
test_3_accelero.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08009ff8  08009ff8  00019ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a100  0800a100  000201c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a100  0800a100  0001a100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a108  0800a108  000201c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a108  0800a108  0001a108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a10c  0800a10c  0001a10c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0800a110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  200001c8  0800a2d8  000201c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  0800a2d8  000204dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033afd  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de2  00000000  00000000  00053cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002480  00000000  00000000  00057ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002318  00000000  00000000  00059f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028a7b  00000000  00000000  0005c270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c26e  00000000  00000000  00084ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8b13  00000000  00000000  000a0f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00199a6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a098  00000000  00000000  00199ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c8 	.word	0x200001c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009fe0 	.word	0x08009fe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001cc 	.word	0x200001cc
 80001cc:	08009fe0 	.word	0x08009fe0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b088      	sub	sp, #32
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f005 fe1b 	bl	80061b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f925 	bl	80007d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f9d5 	bl	8000934 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058a:	f000 f9a3 	bl	80008d4 <MX_USART2_UART_Init>
  MX_UART4_Init();
 800058e:	f000 f971 	bl	8000874 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  if(IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM6DSL_0,MOTION_GYRO)==HAL_OK){
 8000592:	2101      	movs	r1, #1
 8000594:	2000      	movs	r0, #0
 8000596:	f005 fa89 	bl	8005aac <IKS01A2_MOTION_SENSOR_Init>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d103      	bne.n	80005a8 <main+0x30>
	  IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM6DSL_0,MOTION_GYRO);
 80005a0:	2101      	movs	r1, #1
 80005a2:	2000      	movs	r0, #0
 80005a4:	f005 fb7e 	bl	8005ca4 <IKS01A2_MOTION_SENSOR_Enable>
  }

  if(IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM303AGR_ACC_0,MOTION_ACCELERO)==HAL_OK){
 80005a8:	2102      	movs	r1, #2
 80005aa:	2001      	movs	r0, #1
 80005ac:	f005 fa7e 	bl	8005aac <IKS01A2_MOTION_SENSOR_Init>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d103      	bne.n	80005be <main+0x46>
	  IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM303AGR_ACC_0,MOTION_ACCELERO);
 80005b6:	2102      	movs	r1, #2
 80005b8:	2001      	movs	r0, #1
 80005ba:	f005 fb73 	bl	8005ca4 <IKS01A2_MOTION_SENSOR_Enable>
  }

  if(IKS01A2_ENV_SENSOR_Init(IKS01A2_HTS221_0,ENV_TEMPERATURE)==HAL_OK){
 80005be:	2101      	movs	r1, #1
 80005c0:	2000      	movs	r0, #0
 80005c2:	f004 ffb7 	bl	8005534 <IKS01A2_ENV_SENSOR_Init>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d103      	bne.n	80005d4 <main+0x5c>
	  IKS01A2_ENV_SENSOR_Enable(IKS01A2_HTS221_0,ENV_TEMPERATURE);
 80005cc:	2101      	movs	r1, #1
 80005ce:	2000      	movs	r0, #0
 80005d0:	f005 f870 	bl	80056b4 <IKS01A2_ENV_SENSOR_Enable>
  }
  if(IKS01A2_ENV_SENSOR_Init(IKS01A2_HTS221_0,ENV_HUMIDITY)==HAL_OK){
 80005d4:	2104      	movs	r1, #4
 80005d6:	2000      	movs	r0, #0
 80005d8:	f004 ffac 	bl	8005534 <IKS01A2_ENV_SENSOR_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d103      	bne.n	80005ea <main+0x72>
	  IKS01A2_ENV_SENSOR_Enable(IKS01A2_HTS221_0,ENV_HUMIDITY);
 80005e2:	2104      	movs	r1, #4
 80005e4:	2000      	movs	r0, #0
 80005e6:	f005 f865 	bl	80056b4 <IKS01A2_ENV_SENSOR_Enable>
  while (1)
  {



	  IKS01A2_ENV_SENSOR_GetValue(IKS01A2_HTS221_0,ENV_TEMPERATURE, &data);
 80005ea:	4a6b      	ldr	r2, [pc, #428]	; (8000798 <main+0x220>)
 80005ec:	2101      	movs	r1, #1
 80005ee:	2000      	movs	r0, #0
 80005f0:	f005 f8a2 	bl	8005738 <IKS01A2_ENV_SENSOR_GetValue>
	  sprintf((char*)buf,"Température : %u\r\n",(unsigned int)data);
 80005f4:	4b68      	ldr	r3, [pc, #416]	; (8000798 <main+0x220>)
 80005f6:	edd3 7a00 	vldr	s15, [r3]
 80005fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005fe:	463b      	mov	r3, r7
 8000600:	ee17 2a90 	vmov	r2, s15
 8000604:	4965      	ldr	r1, [pc, #404]	; (800079c <main+0x224>)
 8000606:	4618      	mov	r0, r3
 8000608:	f009 f8bc 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 800060c:	463b      	mov	r3, r7
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fdde 	bl	80001d0 <strlen>
 8000614:	4603      	mov	r3, r0
 8000616:	b29a      	uxth	r2, r3
 8000618:	4639      	mov	r1, r7
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
 800061e:	4860      	ldr	r0, [pc, #384]	; (80007a0 <main+0x228>)
 8000620:	f008 fbb0 	bl	8008d84 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8000624:	2064      	movs	r0, #100	; 0x64
 8000626:	f005 fe3b 	bl	80062a0 <HAL_Delay>


	  IKS01A2_ENV_SENSOR_GetValue(IKS01A2_HTS221_0,ENV_HUMIDITY, &data_humidity);
 800062a:	4a5e      	ldr	r2, [pc, #376]	; (80007a4 <main+0x22c>)
 800062c:	2104      	movs	r1, #4
 800062e:	2000      	movs	r0, #0
 8000630:	f005 f882 	bl	8005738 <IKS01A2_ENV_SENSOR_GetValue>
	  sprintf((char*)buf,"Humidité : %u\r\n",(unsigned int)data_humidity);
 8000634:	4b5b      	ldr	r3, [pc, #364]	; (80007a4 <main+0x22c>)
 8000636:	edd3 7a00 	vldr	s15, [r3]
 800063a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800063e:	463b      	mov	r3, r7
 8000640:	ee17 2a90 	vmov	r2, s15
 8000644:	4958      	ldr	r1, [pc, #352]	; (80007a8 <main+0x230>)
 8000646:	4618      	mov	r0, r3
 8000648:	f009 f89c 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 800064c:	463b      	mov	r3, r7
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff fdbe 	bl	80001d0 <strlen>
 8000654:	4603      	mov	r3, r0
 8000656:	b29a      	uxth	r2, r3
 8000658:	4639      	mov	r1, r7
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	4850      	ldr	r0, [pc, #320]	; (80007a0 <main+0x228>)
 8000660:	f008 fb90 	bl	8008d84 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8000664:	2064      	movs	r0, #100	; 0x64
 8000666:	f005 fe1b 	bl	80062a0 <HAL_Delay>


	  IKS01A2_MOTION_SENSOR_GetAxes(IKS01A2_LSM303AGR_ACC_0,MOTION_ACCELERO, &data_axe_acc);
 800066a:	4a50      	ldr	r2, [pc, #320]	; (80007ac <main+0x234>)
 800066c:	2102      	movs	r1, #2
 800066e:	2001      	movs	r0, #1
 8000670:	f005 fb5a 	bl	8005d28 <IKS01A2_MOTION_SENSOR_GetAxes>
	  sprintf((char*)buf,"Accelero : \t x : %u\r\n ",(unsigned int)data_axe_acc.x);
 8000674:	4b4d      	ldr	r3, [pc, #308]	; (80007ac <main+0x234>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	461a      	mov	r2, r3
 800067a:	463b      	mov	r3, r7
 800067c:	494c      	ldr	r1, [pc, #304]	; (80007b0 <main+0x238>)
 800067e:	4618      	mov	r0, r3
 8000680:	f009 f880 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 8000684:	463b      	mov	r3, r7
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff fda2 	bl	80001d0 <strlen>
 800068c:	4603      	mov	r3, r0
 800068e:	b29a      	uxth	r2, r3
 8000690:	4639      	mov	r1, r7
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	4842      	ldr	r0, [pc, #264]	; (80007a0 <main+0x228>)
 8000698:	f008 fb74 	bl	8008d84 <HAL_UART_Transmit>

	  sprintf((char*)buf," \t\t y : %u \r\n",(unsigned int)data_axe_acc.y);
 800069c:	4b43      	ldr	r3, [pc, #268]	; (80007ac <main+0x234>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	461a      	mov	r2, r3
 80006a2:	463b      	mov	r3, r7
 80006a4:	4943      	ldr	r1, [pc, #268]	; (80007b4 <main+0x23c>)
 80006a6:	4618      	mov	r0, r3
 80006a8:	f009 f86c 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 80006ac:	463b      	mov	r3, r7
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fd8e 	bl	80001d0 <strlen>
 80006b4:	4603      	mov	r3, r0
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4639      	mov	r1, r7
 80006ba:	f04f 33ff 	mov.w	r3, #4294967295
 80006be:	4838      	ldr	r0, [pc, #224]	; (80007a0 <main+0x228>)
 80006c0:	f008 fb60 	bl	8008d84 <HAL_UART_Transmit>

	  sprintf((char*)buf,"\t\t z : %u \r\n",(unsigned int)data_axe_acc.z);
 80006c4:	4b39      	ldr	r3, [pc, #228]	; (80007ac <main+0x234>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	461a      	mov	r2, r3
 80006ca:	463b      	mov	r3, r7
 80006cc:	493a      	ldr	r1, [pc, #232]	; (80007b8 <main+0x240>)
 80006ce:	4618      	mov	r0, r3
 80006d0:	f009 f858 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 80006d4:	463b      	mov	r3, r7
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff fd7a 	bl	80001d0 <strlen>
 80006dc:	4603      	mov	r3, r0
 80006de:	b29a      	uxth	r2, r3
 80006e0:	4639      	mov	r1, r7
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295
 80006e6:	482e      	ldr	r0, [pc, #184]	; (80007a0 <main+0x228>)
 80006e8:	f008 fb4c 	bl	8008d84 <HAL_UART_Transmit>
	  HAL_Delay(100);
 80006ec:	2064      	movs	r0, #100	; 0x64
 80006ee:	f005 fdd7 	bl	80062a0 <HAL_Delay>



	  IKS01A2_MOTION_SENSOR_GetAxes(IKS01A2_LSM6DSL_0,MOTION_GYRO, &data_axe_gyro);
 80006f2:	4a32      	ldr	r2, [pc, #200]	; (80007bc <main+0x244>)
 80006f4:	2101      	movs	r1, #1
 80006f6:	2000      	movs	r0, #0
 80006f8:	f005 fb16 	bl	8005d28 <IKS01A2_MOTION_SENSOR_GetAxes>
	  val = data_axe_gyro.x ;
 80006fc:	4b2f      	ldr	r3, [pc, #188]	; (80007bc <main+0x244>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a2f      	ldr	r2, [pc, #188]	; (80007c0 <main+0x248>)
 8000702:	6013      	str	r3, [r2, #0]
	  val |= 0xF000;
 8000704:	4b2e      	ldr	r3, [pc, #184]	; (80007c0 <main+0x248>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 800070c:	4a2c      	ldr	r2, [pc, #176]	; (80007c0 <main+0x248>)
 800070e:	6013      	str	r3, [r2, #0]
	  sprintf((char*)buf,"gyro \t x : %u\r\n",(unsigned int)val);
 8000710:	4b2b      	ldr	r3, [pc, #172]	; (80007c0 <main+0x248>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	461a      	mov	r2, r3
 8000716:	463b      	mov	r3, r7
 8000718:	492a      	ldr	r1, [pc, #168]	; (80007c4 <main+0x24c>)
 800071a:	4618      	mov	r0, r3
 800071c:	f009 f832 	bl	8009784 <siprintf>

//	  val = ((int16_t)buf[0] << 4) | (buf[1] >> 4);
//	  if (val > 0x7FF){
//		  val |=0xF000;
//	  }
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 8000720:	463b      	mov	r3, r7
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff fd54 	bl	80001d0 <strlen>
 8000728:	4603      	mov	r3, r0
 800072a:	b29a      	uxth	r2, r3
 800072c:	4639      	mov	r1, r7
 800072e:	f04f 33ff 	mov.w	r3, #4294967295
 8000732:	481b      	ldr	r0, [pc, #108]	; (80007a0 <main+0x228>)
 8000734:	f008 fb26 	bl	8008d84 <HAL_UART_Transmit>

	  sprintf((char*)buf," \t y : %u\r\n",(unsigned int)data_axe_gyro.y);
 8000738:	4b20      	ldr	r3, [pc, #128]	; (80007bc <main+0x244>)
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	461a      	mov	r2, r3
 800073e:	463b      	mov	r3, r7
 8000740:	4921      	ldr	r1, [pc, #132]	; (80007c8 <main+0x250>)
 8000742:	4618      	mov	r0, r3
 8000744:	f009 f81e 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 8000748:	463b      	mov	r3, r7
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff fd40 	bl	80001d0 <strlen>
 8000750:	4603      	mov	r3, r0
 8000752:	b29a      	uxth	r2, r3
 8000754:	4639      	mov	r1, r7
 8000756:	f04f 33ff 	mov.w	r3, #4294967295
 800075a:	4811      	ldr	r0, [pc, #68]	; (80007a0 <main+0x228>)
 800075c:	f008 fb12 	bl	8008d84 <HAL_UART_Transmit>

	  sprintf((char*)buf," \t z : %u\r\n\n",(unsigned int)data_axe_gyro.z);
 8000760:	4b16      	ldr	r3, [pc, #88]	; (80007bc <main+0x244>)
 8000762:	689b      	ldr	r3, [r3, #8]
 8000764:	461a      	mov	r2, r3
 8000766:	463b      	mov	r3, r7
 8000768:	4918      	ldr	r1, [pc, #96]	; (80007cc <main+0x254>)
 800076a:	4618      	mov	r0, r3
 800076c:	f009 f80a 	bl	8009784 <siprintf>
	  HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 8000770:	463b      	mov	r3, r7
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fd2c 	bl	80001d0 <strlen>
 8000778:	4603      	mov	r3, r0
 800077a:	b29a      	uxth	r2, r3
 800077c:	4639      	mov	r1, r7
 800077e:	f04f 33ff 	mov.w	r3, #4294967295
 8000782:	4807      	ldr	r0, [pc, #28]	; (80007a0 <main+0x228>)
 8000784:	f008 fafe 	bl	8008d84 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8000788:	2064      	movs	r0, #100	; 0x64
 800078a:	f005 fd89 	bl	80062a0 <HAL_Delay>


	  HAL_Delay(1000);
 800078e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000792:	f005 fd85 	bl	80062a0 <HAL_Delay>
	  IKS01A2_ENV_SENSOR_GetValue(IKS01A2_HTS221_0,ENV_TEMPERATURE, &data);
 8000796:	e728      	b.n	80005ea <main+0x72>
 8000798:	2000034c 	.word	0x2000034c
 800079c:	08009ff8 	.word	0x08009ff8
 80007a0:	200003e4 	.word	0x200003e4
 80007a4:	20000338 	.word	0x20000338
 80007a8:	0800a00c 	.word	0x0800a00c
 80007ac:	200003d8 	.word	0x200003d8
 80007b0:	0800a020 	.word	0x0800a020
 80007b4:	0800a038 	.word	0x0800a038
 80007b8:	0800a048 	.word	0x0800a048
 80007bc:	20000340 	.word	0x20000340
 80007c0:	2000033c 	.word	0x2000033c
 80007c4:	0800a058 	.word	0x0800a058
 80007c8:	0800a068 	.word	0x0800a068
 80007cc:	0800a074 	.word	0x0800a074

080007d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b096      	sub	sp, #88	; 0x58
 80007d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	2244      	movs	r2, #68	; 0x44
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f008 ffc8 	bl	8009774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e4:	463b      	mov	r3, r7
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007f6:	f006 ff79 	bl	80076ec <HAL_PWREx_ControlVoltageScaling>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000800:	f000 f8f2 	bl	80009e8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000804:	2302      	movs	r3, #2
 8000806:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000808:	f44f 7380 	mov.w	r3, #256	; 0x100
 800080c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800080e:	2310      	movs	r3, #16
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000812:	2302      	movs	r3, #2
 8000814:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000816:	2302      	movs	r3, #2
 8000818:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800081a:	2301      	movs	r3, #1
 800081c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800081e:	230a      	movs	r3, #10
 8000820:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000822:	2307      	movs	r3, #7
 8000824:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000826:	2302      	movs	r3, #2
 8000828:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800082a:	2302      	movs	r3, #2
 800082c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082e:	f107 0314 	add.w	r3, r7, #20
 8000832:	4618      	mov	r0, r3
 8000834:	f006 ffb0 	bl	8007798 <HAL_RCC_OscConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800083e:	f000 f8d3 	bl	80009e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000842:	230f      	movs	r3, #15
 8000844:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000846:	2303      	movs	r3, #3
 8000848:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000856:	463b      	mov	r3, r7
 8000858:	2104      	movs	r1, #4
 800085a:	4618      	mov	r0, r3
 800085c:	f007 fb82 	bl	8007f64 <HAL_RCC_ClockConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000866:	f000 f8bf 	bl	80009e8 <Error_Handler>
  }
}
 800086a:	bf00      	nop
 800086c:	3758      	adds	r7, #88	; 0x58
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <MX_UART4_Init+0x58>)
 800087a:	4a15      	ldr	r2, [pc, #84]	; (80008d0 <MX_UART4_Init+0x5c>)
 800087c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800087e:	4b13      	ldr	r3, [pc, #76]	; (80008cc <MX_UART4_Init+0x58>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_UART4_Init+0x58>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <MX_UART4_Init+0x58>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_UART4_Init+0x58>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <MX_UART4_Init+0x58>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <MX_UART4_Init+0x58>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_UART4_Init+0x58>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <MX_UART4_Init+0x58>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_UART4_Init+0x58>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <MX_UART4_Init+0x58>)
 80008b8:	f008 fa16 	bl	8008ce8 <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80008c2:	f000 f891 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000350 	.word	0x20000350
 80008d0:	40004c00 	.word	0x40004c00

080008d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008d8:	4b14      	ldr	r3, [pc, #80]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008da:	4a15      	ldr	r2, [pc, #84]	; (8000930 <MX_USART2_UART_Init+0x5c>)
 80008dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008de:	4b13      	ldr	r3, [pc, #76]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008e6:	4b11      	ldr	r3, [pc, #68]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <MX_USART2_UART_Init+0x58>)
 80008fa:	220c      	movs	r2, #12
 80008fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <MX_USART2_UART_Init+0x58>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_USART2_UART_Init+0x58>)
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <MX_USART2_UART_Init+0x58>)
 800090c:	2200      	movs	r2, #0
 800090e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <MX_USART2_UART_Init+0x58>)
 8000912:	2200      	movs	r2, #0
 8000914:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <MX_USART2_UART_Init+0x58>)
 8000918:	f008 f9e6 	bl	8008ce8 <HAL_UART_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000922:	f000 f861 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200003e4 	.word	0x200003e4
 8000930:	40004400 	.word	0x40004400

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094a:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <MX_GPIO_Init+0xac>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	4a24      	ldr	r2, [pc, #144]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000950:	f043 0304 	orr.w	r3, r3, #4
 8000954:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000956:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095a:	f003 0304 	and.w	r3, r3, #4
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000966:	4a1e      	ldr	r2, [pc, #120]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800096e:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800097a:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <MX_GPIO_Init+0xac>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097e:	4a18      	ldr	r2, [pc, #96]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000980:	f043 0302 	orr.w	r3, r3, #2
 8000984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000986:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <MX_GPIO_Init+0xac>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	2120      	movs	r1, #32
 8000996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800099a:	f006 f829 	bl	80069f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800099e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 030c 	add.w	r3, r7, #12
 80009b2:	4619      	mov	r1, r3
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <MX_GPIO_Init+0xb0>)
 80009b6:	f005 fd7d 	bl	80064b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009ba:	2320      	movs	r3, #32
 80009bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009be:	2301      	movs	r3, #1
 80009c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c2:	2301      	movs	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 030c 	add.w	r3, r7, #12
 80009ce:	4619      	mov	r1, r3
 80009d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d4:	f005 fd6e 	bl	80064b4 <HAL_GPIO_Init>

}
 80009d8:	bf00      	nop
 80009da:	3720      	adds	r7, #32
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40021000 	.word	0x40021000
 80009e4:	48000800 	.word	0x48000800

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <Error_Handler+0x8>
	...

080009f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <HAL_MspInit+0x44>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fe:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <HAL_MspInit+0x44>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6613      	str	r3, [r2, #96]	; 0x60
 8000a06:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <HAL_MspInit+0x44>)
 8000a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a12:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <HAL_MspInit+0x44>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a16:	4a08      	ldr	r2, [pc, #32]	; (8000a38 <HAL_MspInit+0x44>)
 8000a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a1c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <HAL_MspInit+0x44>)
 8000a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40021000 	.word	0x40021000

08000a3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b0ae      	sub	sp, #184	; 0xb8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a54:	f107 031c 	add.w	r3, r7, #28
 8000a58:	2288      	movs	r2, #136	; 0x88
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f008 fe89 	bl	8009774 <memset>
  if(huart->Instance==UART4)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a42      	ldr	r2, [pc, #264]	; (8000b70 <HAL_UART_MspInit+0x134>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d13c      	bne.n	8000ae6 <HAL_UART_MspInit+0xaa>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000a70:	2300      	movs	r3, #0
 8000a72:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a74:	f107 031c 	add.w	r3, r7, #28
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f007 fc79 	bl	8008370 <HAL_RCCEx_PeriphCLKConfig>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a84:	f7ff ffb0 	bl	80009e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000a88:	4b3a      	ldr	r3, [pc, #232]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a8c:	4a39      	ldr	r2, [pc, #228]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000a8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a92:	6593      	str	r3, [r2, #88]	; 0x58
 8000a94:	4b37      	ldr	r3, [pc, #220]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a9c:	61bb      	str	r3, [r7, #24]
 8000a9e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	4b34      	ldr	r3, [pc, #208]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa4:	4a33      	ldr	r2, [pc, #204]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000aa6:	f043 0301 	orr.w	r3, r3, #1
 8000aaa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aac:	4b31      	ldr	r3, [pc, #196]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab0:	f003 0301 	and.w	r3, r3, #1
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aca:	2303      	movs	r3, #3
 8000acc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ada:	4619      	mov	r1, r3
 8000adc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae0:	f005 fce8 	bl	80064b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ae4:	e040      	b.n	8000b68 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a23      	ldr	r2, [pc, #140]	; (8000b78 <HAL_UART_MspInit+0x13c>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d13b      	bne.n	8000b68 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af8:	f107 031c 	add.w	r3, r7, #28
 8000afc:	4618      	mov	r0, r3
 8000afe:	f007 fc37 	bl	8008370 <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8000b08:	f7ff ff6e 	bl	80009e8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b10:	4a18      	ldr	r2, [pc, #96]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b16:	6593      	str	r3, [r2, #88]	; 0x58
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b20:	613b      	str	r3, [r7, #16]
 8000b22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b24:	4b13      	ldr	r3, [pc, #76]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b28:	4a12      	ldr	r2, [pc, #72]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b30:	4b10      	ldr	r3, [pc, #64]	; (8000b74 <HAL_UART_MspInit+0x138>)
 8000b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b3c:	230c      	movs	r3, #12
 8000b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b54:	2307      	movs	r3, #7
 8000b56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b5e:	4619      	mov	r1, r3
 8000b60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b64:	f005 fca6 	bl	80064b4 <HAL_GPIO_Init>
}
 8000b68:	bf00      	nop
 8000b6a:	37b8      	adds	r7, #184	; 0xb8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40004c00 	.word	0x40004c00
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40004400 	.word	0x40004400

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <NMI_Handler+0x4>

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f005 fb4a 	bl	8006260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 8000bda:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <BSP_I2C1_Init+0x70>)
 8000bdc:	4a19      	ldr	r2, [pc, #100]	; (8000c44 <BSP_I2C1_Init+0x74>)
 8000bde:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 8000be0:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <BSP_I2C1_Init+0x78>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	1c5a      	adds	r2, r3, #1
 8000be6:	4918      	ldr	r1, [pc, #96]	; (8000c48 <BSP_I2C1_Init+0x78>)
 8000be8:	600a      	str	r2, [r1, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d122      	bne.n	8000c34 <BSP_I2C1_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 8000bee:	4814      	ldr	r0, [pc, #80]	; (8000c40 <BSP_I2C1_Init+0x70>)
 8000bf0:	f006 fa16 	bl	8007020 <HAL_I2C_GetState>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d11c      	bne.n	8000c34 <BSP_I2C1_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8000bfa:	4811      	ldr	r0, [pc, #68]	; (8000c40 <BSP_I2C1_Init+0x70>)
 8000bfc:	f000 f8fe 	bl	8000dfc <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d116      	bne.n	8000c34 <BSP_I2C1_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8000c06:	480e      	ldr	r0, [pc, #56]	; (8000c40 <BSP_I2C1_Init+0x70>)
 8000c08:	f000 f8b4 	bl	8000d74 <MX_I2C1_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d003      	beq.n	8000c1a <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8000c12:	f06f 0307 	mvn.w	r3, #7
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	e00c      	b.n	8000c34 <BSP_I2C1_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4808      	ldr	r0, [pc, #32]	; (8000c40 <BSP_I2C1_Init+0x70>)
 8000c1e:	f006 fcbf 	bl	80075a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d003      	beq.n	8000c30 <BSP_I2C1_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8000c28:	f06f 0307 	mvn.w	r3, #7
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	e001      	b.n	8000c34 <BSP_I2C1_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8000c30:	2300      	movs	r3, #0
 8000c32:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8000c34:	687b      	ldr	r3, [r7, #4]
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000468 	.word	0x20000468
 8000c44:	40005400 	.word	0x40005400
 8000c48:	200001e4 	.word	0x200001e4

08000c4c <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <BSP_I2C1_DeInit+0x48>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d014      	beq.n	8000c88 <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <BSP_I2C1_DeInit+0x48>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	4a0b      	ldr	r2, [pc, #44]	; (8000c94 <BSP_I2C1_DeInit+0x48>)
 8000c66:	6013      	str	r3, [r2, #0]
 8000c68:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <BSP_I2C1_DeInit+0x48>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d10b      	bne.n	8000c88 <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 8000c70:	4809      	ldr	r0, [pc, #36]	; (8000c98 <BSP_I2C1_DeInit+0x4c>)
 8000c72:	f000 f909 	bl	8000e88 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 8000c76:	4808      	ldr	r0, [pc, #32]	; (8000c98 <BSP_I2C1_DeInit+0x4c>)
 8000c78:	f005 ff61 	bl	8006b3e <HAL_I2C_DeInit>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d002      	beq.n	8000c88 <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8000c82:	f06f 0307 	mvn.w	r3, #7
 8000c86:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8000c88:	687b      	ldr	r3, [r7, #4]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	200001e4 	.word	0x200001e4
 8000c98:	20000468 	.word	0x20000468

08000c9c <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08a      	sub	sp, #40	; 0x28
 8000ca0:	af04      	add	r7, sp, #16
 8000ca2:	60ba      	str	r2, [r7, #8]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	81fb      	strh	r3, [r7, #14]
 8000caa:	460b      	mov	r3, r1
 8000cac:	81bb      	strh	r3, [r7, #12]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8000cb6:	89ba      	ldrh	r2, [r7, #12]
 8000cb8:	89f9      	ldrh	r1, [r7, #14]
 8000cba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cbe:	9302      	str	r3, [sp, #8]
 8000cc0:	88fb      	ldrh	r3, [r7, #6]
 8000cc2:	9301      	str	r3, [sp, #4]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	9300      	str	r3, [sp, #0]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	480c      	ldr	r0, [pc, #48]	; (8000cfc <BSP_I2C1_WriteReg+0x60>)
 8000ccc:	f005 ff7a 	bl	8006bc4 <HAL_I2C_Mem_Write>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d00c      	beq.n	8000cf0 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8000cd6:	4809      	ldr	r0, [pc, #36]	; (8000cfc <BSP_I2C1_WriteReg+0x60>)
 8000cd8:	f006 f9b0 	bl	800703c <HAL_I2C_GetError>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	d103      	bne.n	8000cea <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8000ce2:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	e002      	b.n	8000cf0 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8000cea:	f06f 0303 	mvn.w	r3, #3
 8000cee:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8000cf0:	697b      	ldr	r3, [r7, #20]
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3718      	adds	r7, #24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000468 	.word	0x20000468

08000d00 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	; 0x28
 8000d04:	af04      	add	r7, sp, #16
 8000d06:	60ba      	str	r2, [r7, #8]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	81fb      	strh	r3, [r7, #14]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	81bb      	strh	r3, [r7, #12]
 8000d12:	4613      	mov	r3, r2
 8000d14:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8000d1a:	89ba      	ldrh	r2, [r7, #12]
 8000d1c:	89f9      	ldrh	r1, [r7, #14]
 8000d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d22:	9302      	str	r3, [sp, #8]
 8000d24:	88fb      	ldrh	r3, [r7, #6]
 8000d26:	9301      	str	r3, [sp, #4]
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	480c      	ldr	r0, [pc, #48]	; (8000d60 <BSP_I2C1_ReadReg+0x60>)
 8000d30:	f006 f85c 	bl	8006dec <HAL_I2C_Mem_Read>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d00c      	beq.n	8000d54 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8000d3a:	4809      	ldr	r0, [pc, #36]	; (8000d60 <BSP_I2C1_ReadReg+0x60>)
 8000d3c:	f006 f97e 	bl	800703c <HAL_I2C_GetError>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d103      	bne.n	8000d4e <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8000d46:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	e002      	b.n	8000d54 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000d4e:	f06f 0303 	mvn.w	r3, #3
 8000d52:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8000d54:	697b      	ldr	r3, [r7, #20]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000468 	.word	0x20000468

08000d64 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000d68:	f005 fa8e 	bl	8006288 <HAL_GetTick>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a1c      	ldr	r2, [pc, #112]	; (8000df4 <MX_I2C1_Init+0x80>)
 8000d84:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x10909CEC;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a1b      	ldr	r2, [pc, #108]	; (8000df8 <MX_I2C1_Init+0x84>)
 8000d8a:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2201      	movs	r2, #1
 8000d96:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2200      	movs	r2, #0
 8000dae:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2200      	movs	r2, #0
 8000db4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f005 fe32 	bl	8006a20 <HAL_I2C_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_I2C1_Init+0x52>
  {
    ret = HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f006 fbe9 	bl	80075a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_I2C1_Init+0x64>
  {
    ret = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f006 fc2b 	bl	8007636 <HAL_I2CEx_ConfigDigitalFilter>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_I2C1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40005400 	.word	0x40005400
 8000df8:	10909cec 	.word	0x10909cec

08000dfc <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e04:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e08:	4a1d      	ldr	r2, [pc, #116]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e0a:	f043 0302 	orr.w	r3, r3, #2
 8000e0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e10:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e14:	f003 0302 	and.w	r3, r3, #2
 8000e18:	613b      	str	r3, [r7, #16]
 8000e1a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 8000e1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e22:	2312      	movs	r3, #18
 8000e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 8000e2e:	2304      	movs	r3, #4
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	4619      	mov	r1, r3
 8000e38:	4812      	ldr	r0, [pc, #72]	; (8000e84 <I2C1_MspInit+0x88>)
 8000e3a:	f005 fb3b 	bl	80064b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 8000e3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e44:	2312      	movs	r3, #18
 8000e46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8000e50:	2304      	movs	r3, #4
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	480a      	ldr	r0, [pc, #40]	; (8000e84 <I2C1_MspInit+0x88>)
 8000e5c:	f005 fb2a 	bl	80064b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e60:	4b07      	ldr	r3, [pc, #28]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e64:	4a06      	ldr	r2, [pc, #24]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e6a:	6593      	str	r3, [r2, #88]	; 0x58
 8000e6c:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <I2C1_MspInit+0x84>)
 8000e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	3728      	adds	r7, #40	; 0x28
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40021000 	.word	0x40021000
 8000e84:	48000400 	.word	0x48000400

08000e88 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <I2C1_MspDeInit+0x30>)
 8000e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e94:	4a08      	ldr	r2, [pc, #32]	; (8000eb8 <I2C1_MspDeInit+0x30>)
 8000e96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000e9a:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8000e9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea0:	4806      	ldr	r0, [pc, #24]	; (8000ebc <I2C1_MspDeInit+0x34>)
 8000ea2:	f005 fcb1 	bl	8006808 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 8000ea6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eaa:	4804      	ldr	r0, [pc, #16]	; (8000ebc <I2C1_MspDeInit+0x34>)
 8000eac:	f005 fcac 	bl	8006808 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec8:	4a14      	ldr	r2, [pc, #80]	; (8000f1c <_sbrk+0x5c>)
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <_sbrk+0x60>)
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed4:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <_sbrk+0x64>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d102      	bne.n	8000ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000edc:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <_sbrk+0x64>)
 8000ede:	4a12      	ldr	r2, [pc, #72]	; (8000f28 <_sbrk+0x68>)
 8000ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ee2:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <_sbrk+0x64>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d207      	bcs.n	8000f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ef0:	f008 fc16 	bl	8009720 <__errno>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	e009      	b.n	8000f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f00:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <_sbrk+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f06:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <_sbrk+0x64>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <_sbrk+0x64>)
 8000f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20018000 	.word	0x20018000
 8000f20:	00000400 	.word	0x00000400
 8000f24:	200001e8 	.word	0x200001e8
 8000f28:	200004e0 	.word	0x200004e0

08000f2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <SystemInit+0x20>)
 8000f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f36:	4a05      	ldr	r2, [pc, #20]	; (8000f4c <SystemInit+0x20>)
 8000f38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f54:	f7ff ffea 	bl	8000f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f58:	480c      	ldr	r0, [pc, #48]	; (8000f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5a:	490d      	ldr	r1, [pc, #52]	; (8000f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <LoopForever+0xe>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f60:	e002      	b.n	8000f68 <LoopCopyDataInit>

08000f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f66:	3304      	adds	r3, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f6c:	d3f9      	bcc.n	8000f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f70:	4c0a      	ldr	r4, [pc, #40]	; (8000f9c <LoopForever+0x16>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f74:	e001      	b.n	8000f7a <LoopFillZerobss>

08000f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f78:	3204      	adds	r2, #4

08000f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f7c:	d3fb      	bcc.n	8000f76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f7e:	f008 fbd5 	bl	800972c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f82:	f7ff faf9 	bl	8000578 <main>

08000f86 <LoopForever>:

LoopForever:
    b LoopForever
 8000f86:	e7fe      	b.n	8000f86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f90:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8000f94:	0800a110 	.word	0x0800a110
  ldr r2, =_sbss
 8000f98:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8000f9c:	200004dc 	.word	0x200004dc

08000fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_2_IRQHandler>
	...

08000fa4 <HTS221_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_RegisterBusIO(HTS221_Object_t *pObj, HTS221_IO_t *pIO)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d103      	bne.n	8000fbc <HTS221_RegisterBusIO+0x18>
  {
    ret = HTS221_ERROR;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	e030      	b.n	800101e <HTS221_RegisterBusIO+0x7a>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	689a      	ldr	r2, [r3, #8]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	7b1a      	ldrb	r2, [r3, #12]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	691a      	ldr	r2, [r3, #16]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	695a      	ldr	r2, [r3, #20]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	699a      	ldr	r2, [r3, #24]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a0c      	ldr	r2, [pc, #48]	; (8001028 <HTS221_RegisterBusIO+0x84>)
 8000ff8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a0b      	ldr	r2, [pc, #44]	; (800102c <HTS221_RegisterBusIO+0x88>)
 8000ffe:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init != NULL)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d004      	beq.n	8001018 <HTS221_RegisterBusIO+0x74>
    {
      ret = pObj->IO.Init();
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4798      	blx	r3
 8001014:	60f8      	str	r0, [r7, #12]
 8001016:	e002      	b.n	800101e <HTS221_RegisterBusIO+0x7a>
    }
    else
    {
      ret = HTS221_ERROR;
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800101e:	68fb      	ldr	r3, [r7, #12]
}
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	0800165b 	.word	0x0800165b
 800102c:	080016bd 	.word	0x080016bd

08001030 <HTS221_Init>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_Init(HTS221_Object_t *pObj)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800103e:	2b00      	cmp	r3, #0
 8001040:	d108      	bne.n	8001054 <HTS221_Init+0x24>
  {
    if (HTS221_Initialize(pObj) != HTS221_OK)
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f000 faa4 	bl	8001590 <HTS221_Initialize>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d002      	beq.n	8001054 <HTS221_Init+0x24>
    {
      return HTS221_ERROR;
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	e004      	b.n	800105e <HTS221_Init+0x2e>
    }
  }

  pObj->is_initialized = 1;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2201      	movs	r2, #1
 8001058:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return HTS221_OK;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HTS221_DeInit>:
 * @brief  Deinitialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_DeInit(HTS221_Object_t *pObj)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001074:	2b01      	cmp	r3, #1
 8001076:	d111      	bne.n	800109c <HTS221_DeInit+0x36>
  {
    if (HTS221_HUM_Disable(pObj) != HTS221_OK)
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f878 	bl	800116e <HTS221_HUM_Disable>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <HTS221_DeInit+0x24>
    {
      return HTS221_ERROR;
 8001084:	f04f 33ff 	mov.w	r3, #4294967295
 8001088:	e00d      	b.n	80010a6 <HTS221_DeInit+0x40>
    }

    if (HTS221_TEMP_Disable(pObj) != HTS221_OK)
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f95f 	bl	800134e <HTS221_TEMP_Disable>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d002      	beq.n	800109c <HTS221_DeInit+0x36>
    {
      return HTS221_ERROR;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	e004      	b.n	80010a6 <HTS221_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return HTS221_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HTS221_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_ReadID(HTS221_Object_t *pObj, uint8_t *Id)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	6039      	str	r1, [r7, #0]
  if (hts221_device_id_get(&(pObj->Ctx), Id) != HTS221_OK)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	331c      	adds	r3, #28
 80010bc:	6839      	ldr	r1, [r7, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fc28 	bl	8001914 <hts221_device_id_get>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d002      	beq.n	80010d0 <HTS221_ReadID+0x22>
  {
    return HTS221_ERROR;
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295
 80010ce:	e000      	b.n	80010d2 <HTS221_ReadID+0x24>
  }

  return HTS221_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HTS221_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to HTS221 sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_GetCapabilities(HTS221_Object_t *pObj, HTS221_Capabilities_t *Capabilities)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 1;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	2201      	movs	r2, #1
 80010ea:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2200      	movs	r2, #0
 80010fc:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 12.5f;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	4a07      	ldr	r2, [pc, #28]	; (8001120 <HTS221_GetCapabilities+0x44>)
 8001102:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 12.5f;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	4a06      	ldr	r2, [pc, #24]	; (8001120 <HTS221_GetCapabilities+0x44>)
 8001108:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 0.0f;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  return HTS221_OK;
 8001112:	2300      	movs	r3, #0
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	41480000 	.word	0x41480000

08001124 <HTS221_HUM_Enable>:
 * @brief  Enable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Enable(HTS221_Object_t *pObj)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->hum_is_enabled == 1U)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001132:	2b01      	cmp	r3, #1
 8001134:	d101      	bne.n	800113a <HTS221_HUM_Enable+0x16>
  {
    return HTS221_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e015      	b.n	8001166 <HTS221_HUM_Enable+0x42>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->temp_is_enabled == 0U)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10b      	bne.n	800115c <HTS221_HUM_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	331c      	adds	r3, #28
 8001148:	2101      	movs	r1, #1
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fbf3 	bl	8001936 <hts221_power_on_set>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <HTS221_HUM_Enable+0x38>
    {
      return HTS221_ERROR;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	e004      	b.n	8001166 <HTS221_HUM_Enable+0x42>
    }
  }

  pObj->hum_is_enabled = 1;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2201      	movs	r2, #1
 8001160:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return HTS221_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HTS221_HUM_Disable>:
 * @brief  Disable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Disable(HTS221_Object_t *pObj)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->hum_is_enabled == 0U)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800117c:	2b00      	cmp	r3, #0
 800117e:	d101      	bne.n	8001184 <HTS221_HUM_Disable+0x16>
  {
    return HTS221_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	e015      	b.n	80011b0 <HTS221_HUM_Disable+0x42>
  }

  /* Check if the HTS221 temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800118a:	2b00      	cmp	r3, #0
 800118c:	d10b      	bne.n	80011a6 <HTS221_HUM_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	331c      	adds	r3, #28
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f000 fbce 	bl	8001936 <hts221_power_on_set>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <HTS221_HUM_Disable+0x38>
    {
      return HTS221_ERROR;
 80011a0:	f04f 33ff 	mov.w	r3, #4294967295
 80011a4:	e004      	b.n	80011b0 <HTS221_HUM_Disable+0x42>
    }
  }

  pObj->hum_is_enabled = 0;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return HTS221_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HTS221_HUM_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 80011c2:	6839      	ldr	r1, [r7, #0]
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 f96f 	bl	80014a8 <HTS221_GetOutputDataRate>
 80011ca:	4603      	mov	r3, r0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HTS221_HUM_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 80011e0:	ed97 0a00 	vldr	s0, [r7]
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f000 f9a3 	bl	8001530 <HTS221_SetOutputDataRate>
 80011ea:	4603      	mov	r3, r0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HTS221_HUM_GetHumidity>:
 * @param  pObj the device pObj
 * @param  Value pointer where the humidity value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetHumidity(HTS221_Object_t *pObj, float *Value)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_humidity;
  lin_t lin_hum;

  if (hts221_hum_adc_point_0_get(&(pObj->Ctx), &lin_hum.x0) != HTS221_OK)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	331c      	adds	r3, #28
 8001202:	f107 020c 	add.w	r2, r7, #12
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f000 fc58 	bl	8001abe <hts221_hum_adc_point_0_get>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <HTS221_HUM_GetHumidity+0x26>
  {
    return HTS221_ERROR;
 8001214:	f04f 33ff 	mov.w	r3, #4294967295
 8001218:	e06b      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_rh_point_0_get(&(pObj->Ctx), &lin_hum.y0) != HTS221_OK)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f103 021c 	add.w	r2, r3, #28
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	3304      	adds	r3, #4
 8001226:	4619      	mov	r1, r3
 8001228:	4610      	mov	r0, r2
 800122a:	f000 fbaa 	bl	8001982 <hts221_hum_rh_point_0_get>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <HTS221_HUM_GetHumidity+0x46>
  {
    return HTS221_ERROR;
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	e05b      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_adc_point_1_get(&(pObj->Ctx), &lin_hum.x1) != HTS221_OK)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f103 021c 	add.w	r2, r3, #28
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	3308      	adds	r3, #8
 8001246:	4619      	mov	r1, r3
 8001248:	4610      	mov	r0, r2
 800124a:	f000 fc5c 	bl	8001b06 <hts221_hum_adc_point_1_get>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <HTS221_HUM_GetHumidity+0x66>
  {
    return HTS221_ERROR;
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	e04b      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_rh_point_1_get(&(pObj->Ctx), &lin_hum.y1) != HTS221_OK)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f103 021c 	add.w	r2, r3, #28
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	330c      	adds	r3, #12
 8001266:	4619      	mov	r1, r3
 8001268:	4610      	mov	r0, r2
 800126a:	f000 fba8 	bl	80019be <hts221_hum_rh_point_1_get>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <HTS221_HUM_GetHumidity+0x86>
  {
    return HTS221_ERROR;
 8001274:	f04f 33ff 	mov.w	r3, #4294967295
 8001278:	e03b      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xfe>
 800127a:	2300      	movs	r3, #0
 800127c:	83bb      	strh	r3, [r7, #28]
  }

  (void)memset(&data_raw_humidity.i16bit, 0x00, sizeof(int16_t));
  if (hts221_humidity_raw_get(&(pObj->Ctx), &data_raw_humidity.i16bit) != HTS221_OK)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	331c      	adds	r3, #28
 8001282:	f107 021c 	add.w	r2, r7, #28
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fafd 	bl	8001888 <hts221_humidity_raw_get>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d002      	beq.n	800129a <HTS221_HUM_GetHumidity+0xa6>
  {
    return HTS221_ERROR;
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	e02b      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xfe>
  }

  *Value = Linear_Interpolation(&lin_hum, (float)data_raw_humidity.i16bit);
 800129a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800129e:	ee07 3a90 	vmov	s15, r3
 80012a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a6:	f107 030c 	add.w	r3, r7, #12
 80012aa:	eeb0 0a67 	vmov.f32	s0, s15
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f99a 	bl	80015e8 <Linear_Interpolation>
 80012b4:	eef0 7a40 	vmov.f32	s15, s0
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	edc3 7a00 	vstr	s15, [r3]

  if (*Value < 0.0f)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d503      	bpl.n	80012d6 <HTS221_HUM_GetHumidity+0xe2>
  {
    *Value = 0.0f;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
  }

  if (*Value > 100.0f)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80012fc <HTS221_HUM_GetHumidity+0x108>
 80012e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e8:	dd02      	ble.n	80012f0 <HTS221_HUM_GetHumidity+0xfc>
  {
    *Value = 100.0f;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <HTS221_HUM_GetHumidity+0x10c>)
 80012ee:	601a      	str	r2, [r3, #0]
  }

  return HTS221_OK;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3720      	adds	r7, #32
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	42c80000 	.word	0x42c80000
 8001300:	42c80000 	.word	0x42c80000

08001304 <HTS221_TEMP_Enable>:
 * @brief  Enable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Enable(HTS221_Object_t *pObj)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001312:	2b01      	cmp	r3, #1
 8001314:	d101      	bne.n	800131a <HTS221_TEMP_Enable+0x16>
  {
    return HTS221_OK;
 8001316:	2300      	movs	r3, #0
 8001318:	e015      	b.n	8001346 <HTS221_TEMP_Enable+0x42>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->hum_is_enabled == 0U)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001320:	2b00      	cmp	r3, #0
 8001322:	d10b      	bne.n	800133c <HTS221_TEMP_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	331c      	adds	r3, #28
 8001328:	2101      	movs	r1, #1
 800132a:	4618      	mov	r0, r3
 800132c:	f000 fb03 	bl	8001936 <hts221_power_on_set>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <HTS221_TEMP_Enable+0x38>
    {
      return HTS221_ERROR;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	e004      	b.n	8001346 <HTS221_TEMP_Enable+0x42>
    }
  }

  pObj->temp_is_enabled = 1;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2201      	movs	r2, #1
 8001340:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HTS221_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <HTS221_TEMP_Disable>:
 * @brief  Disable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Disable(HTS221_Object_t *pObj)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HTS221_TEMP_Disable+0x16>
  {
    return HTS221_OK;
 8001360:	2300      	movs	r3, #0
 8001362:	e015      	b.n	8001390 <HTS221_TEMP_Disable+0x42>
  }

  /* Check if the HTS221 humidity sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->hum_is_enabled == 0U)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10b      	bne.n	8001386 <HTS221_TEMP_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	331c      	adds	r3, #28
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fade 	bl	8001936 <hts221_power_on_set>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <HTS221_TEMP_Disable+0x38>
    {
      return HTS221_ERROR;
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	e004      	b.n	8001390 <HTS221_TEMP_Disable+0x42>
    }
  }

  pObj->temp_is_enabled = 0;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HTS221_OK;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <HTS221_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 80013a2:	6839      	ldr	r1, [r7, #0]
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f87f 	bl	80014a8 <HTS221_GetOutputDataRate>
 80013aa:	4603      	mov	r3, r0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HTS221_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 80013c0:	ed97 0a00 	vldr	s0, [r7]
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 f8b3 	bl	8001530 <HTS221_SetOutputDataRate>
 80013ca:	4603      	mov	r3, r0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <HTS221_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetTemperature(HTS221_Object_t *pObj, float *Value)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_temperature;
  lin_t lin_temp;

  if (hts221_temp_adc_point_0_get(&(pObj->Ctx), &lin_temp.x0) != HTS221_OK)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	331c      	adds	r3, #28
 80013e2:	f107 020c 	add.w	r2, r7, #12
 80013e6:	4611      	mov	r1, r2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fbb0 	bl	8001b4e <hts221_temp_adc_point_0_get>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d002      	beq.n	80013fa <HTS221_TEMP_GetTemperature+0x26>
  {
    return HTS221_ERROR;
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	e052      	b.n	80014a0 <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_deg_point_0_get(&(pObj->Ctx), &lin_temp.y0) != HTS221_OK)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f103 021c 	add.w	r2, r3, #28
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	3304      	adds	r3, #4
 8001406:	4619      	mov	r1, r3
 8001408:	4610      	mov	r0, r2
 800140a:	f000 faf6 	bl	80019fa <hts221_temp_deg_point_0_get>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d002      	beq.n	800141a <HTS221_TEMP_GetTemperature+0x46>
  {
    return HTS221_ERROR;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
 8001418:	e042      	b.n	80014a0 <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_adc_point_1_get(&(pObj->Ctx), &lin_temp.x1) != HTS221_OK)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f103 021c 	add.w	r2, r3, #28
 8001420:	f107 030c 	add.w	r3, r7, #12
 8001424:	3308      	adds	r3, #8
 8001426:	4619      	mov	r1, r3
 8001428:	4610      	mov	r0, r2
 800142a:	f000 fbb4 	bl	8001b96 <hts221_temp_adc_point_1_get>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <HTS221_TEMP_GetTemperature+0x66>
  {
    return HTS221_ERROR;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	e032      	b.n	80014a0 <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_deg_point_1_get(&(pObj->Ctx), &lin_temp.y1) != HTS221_OK)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f103 021c 	add.w	r2, r3, #28
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	330c      	adds	r3, #12
 8001446:	4619      	mov	r1, r3
 8001448:	4610      	mov	r0, r2
 800144a:	f000 fb07 	bl	8001a5c <hts221_temp_deg_point_1_get>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <HTS221_TEMP_GetTemperature+0x86>
  {
    return HTS221_ERROR;
 8001454:	f04f 33ff 	mov.w	r3, #4294967295
 8001458:	e022      	b.n	80014a0 <HTS221_TEMP_GetTemperature+0xcc>
 800145a:	2300      	movs	r3, #0
 800145c:	83bb      	strh	r3, [r7, #28]
  }

  (void)memset(&data_raw_temperature.i16bit, 0x00, sizeof(int16_t));
  if (hts221_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != HTS221_OK)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	331c      	adds	r3, #28
 8001462:	f107 021c 	add.w	r2, r7, #28
 8001466:	4611      	mov	r1, r2
 8001468:	4618      	mov	r0, r3
 800146a:	f000 fa30 	bl	80018ce <hts221_temperature_raw_get>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <HTS221_TEMP_GetTemperature+0xa6>
  {
    return HTS221_ERROR;
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	e012      	b.n	80014a0 <HTS221_TEMP_GetTemperature+0xcc>
  }

  *Value = Linear_Interpolation(&lin_temp, (float)data_raw_temperature.i16bit);
 800147a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	eeb0 0a67 	vmov.f32	s0, s15
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f8aa 	bl	80015e8 <Linear_Interpolation>
 8001494:	eef0 7a40 	vmov.f32	s15, s0
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	edc3 7a00 	vstr	s15, [r3]

  return HTS221_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HTS221_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  int32_t ret = HTS221_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
  hts221_odr_t odr_low_level;

  if (hts221_data_rate_get(&(pObj->Ctx), &odr_low_level) != HTS221_OK)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	331c      	adds	r3, #28
 80014ba:	f107 020b 	add.w	r2, r7, #11
 80014be:	4611      	mov	r1, r2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 f983 	bl	80017cc <hts221_data_rate_get>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <HTS221_GetOutputDataRate+0x2a>
  {
    return HTS221_ERROR;
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	e025      	b.n	800151e <HTS221_GetOutputDataRate+0x76>
  }

  switch (odr_low_level)
 80014d2:	7afb      	ldrb	r3, [r7, #11]
 80014d4:	2b03      	cmp	r3, #3
 80014d6:	d81d      	bhi.n	8001514 <HTS221_GetOutputDataRate+0x6c>
 80014d8:	a201      	add	r2, pc, #4	; (adr r2, 80014e0 <HTS221_GetOutputDataRate+0x38>)
 80014da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014de:	bf00      	nop
 80014e0:	080014f1 	.word	0x080014f1
 80014e4:	080014fb 	.word	0x080014fb
 80014e8:	08001505 	.word	0x08001505
 80014ec:	0800150d 	.word	0x0800150d
  {
    case HTS221_ONE_SHOT:
      *Odr = 0.0f;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
      break;
 80014f8:	e010      	b.n	800151c <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_1Hz:
      *Odr = 1.0f;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001500:	601a      	str	r2, [r3, #0]
      break;
 8001502:	e00b      	b.n	800151c <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_7Hz:
      *Odr = 7.0f;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	4a08      	ldr	r2, [pc, #32]	; (8001528 <HTS221_GetOutputDataRate+0x80>)
 8001508:	601a      	str	r2, [r3, #0]
      break;
 800150a:	e007      	b.n	800151c <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_12Hz5:
      *Odr = 12.5f;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	4a07      	ldr	r2, [pc, #28]	; (800152c <HTS221_GetOutputDataRate+0x84>)
 8001510:	601a      	str	r2, [r3, #0]
      break;
 8001512:	e003      	b.n	800151c <HTS221_GetOutputDataRate+0x74>

    default:
      ret = HTS221_ERROR;
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
 8001518:	60fb      	str	r3, [r7, #12]
      break;
 800151a:	bf00      	nop
  }

  return ret;
 800151c:	68fb      	ldr	r3, [r7, #12]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40e00000 	.word	0x40e00000
 800152c:	41480000 	.word	0x41480000

08001530 <HTS221_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	ed87 0a00 	vstr	s0, [r7]
  hts221_odr_t new_odr;

  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
            : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 800153c:	edd7 7a00 	vldr	s15, [r7]
 8001540:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	d801      	bhi.n	8001552 <HTS221_SetOutputDataRate+0x22>
 800154e:	2301      	movs	r3, #1
 8001550:	e00b      	b.n	800156a <HTS221_SetOutputDataRate+0x3a>
 8001552:	edd7 7a00 	vldr	s15, [r7]
 8001556:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 800155a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800155e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001562:	d801      	bhi.n	8001568 <HTS221_SetOutputDataRate+0x38>
 8001564:	2302      	movs	r3, #2
 8001566:	e000      	b.n	800156a <HTS221_SetOutputDataRate+0x3a>
 8001568:	2303      	movs	r3, #3
  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
 800156a:	73fb      	strb	r3, [r7, #15]
            :                 HTS221_ODR_12Hz5;

  if (hts221_data_rate_set(&(pObj->Ctx), new_odr) != HTS221_OK)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	331c      	adds	r3, #28
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f902 	bl	800177e <hts221_data_rate_set>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HTS221_SetOutputDataRate+0x56>
  {
    return HTS221_ERROR;
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	e000      	b.n	8001588 <HTS221_SetOutputDataRate+0x58>
  }

  return HTS221_OK;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <HTS221_Initialize>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_Initialize(HTS221_Object_t *pObj)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Power off the component. */
  if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	331c      	adds	r3, #28
 800159c:	2100      	movs	r1, #0
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 f9c9 	bl	8001936 <hts221_power_on_set>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d002      	beq.n	80015b0 <HTS221_Initialize+0x20>
  {
    return HTS221_ERROR;
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
 80015ae:	e017      	b.n	80015e0 <HTS221_Initialize+0x50>
  }

  /* Enable BDU */
  if (hts221_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	331c      	adds	r3, #28
 80015b4:	2101      	movs	r1, #1
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 f940 	bl	800183c <hts221_block_data_update_set>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <HTS221_Initialize+0x38>
  {
    return HTS221_ERROR;
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295
 80015c6:	e00b      	b.n	80015e0 <HTS221_Initialize+0x50>
  }

  /* Set default ODR */
  if (HTS221_SetOutputDataRate(pObj, 1.0f) != HTS221_OK)
 80015c8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ffaf 	bl	8001530 <HTS221_SetOutputDataRate>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <HTS221_Initialize+0x4e>
  {
    return HTS221_ERROR;
 80015d8:	f04f 33ff 	mov.w	r3, #4294967295
 80015dc:	e000      	b.n	80015e0 <HTS221_Initialize+0x50>
  }

  return HTS221_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <Linear_Interpolation>:
 * @param  Lin the line
 * @param  Coeff the coefficient
 * @retval Calculation result
 */
static float Linear_Interpolation(lin_t *Lin, float Coeff)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	ed87 0a00 	vstr	s0, [r7]
  return (((Lin->y1 - Lin->y0) * Coeff) + ((Lin->x1 * Lin->y0) - (Lin->x0 * Lin->y1))) / (Lin->x1 - Lin->x0);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	ed93 7a03 	vldr	s14, [r3, #12]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001600:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001604:	edd7 7a00 	vldr	s15, [r7]
 8001608:	ee27 7a27 	vmul.f32	s14, s14, s15
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	edd3 7a01 	vldr	s15, [r3, #4]
 8001618:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	ed93 6a00 	vldr	s12, [r3]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	edd3 7a03 	vldr	s15, [r3, #12]
 8001628:	ee66 7a27 	vmul.f32	s15, s12, s15
 800162c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001630:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	edd3 6a02 	vldr	s13, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001644:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001648:	eef0 7a66 	vmov.f32	s15, s13
}
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800165a:	b590      	push	{r4, r7, lr}
 800165c:	b087      	sub	sp, #28
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	461a      	mov	r2, r3
 8001666:	460b      	mov	r3, r1
 8001668:	72fb      	strb	r3, [r7, #11]
 800166a:	4613      	mov	r3, r2
 800166c:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d10e      	bne.n	8001698 <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	695c      	ldr	r4, [r3, #20]
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	7b1b      	ldrb	r3, [r3, #12]
 8001682:	b298      	uxth	r0, r3
 8001684:	7afb      	ldrb	r3, [r7, #11]
 8001686:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800168a:	b2db      	uxtb	r3, r3
 800168c:	b299      	uxth	r1, r3
 800168e:	893b      	ldrh	r3, [r7, #8]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	47a0      	blx	r4
 8001694:	4603      	mov	r3, r0
 8001696:	e00d      	b.n	80016b4 <ReadRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	695c      	ldr	r4, [r3, #20]
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	7b1b      	ldrb	r3, [r3, #12]
 80016a0:	b298      	uxth	r0, r3
 80016a2:	7afb      	ldrb	r3, [r7, #11]
 80016a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	b299      	uxth	r1, r3
 80016ac:	893b      	ldrh	r3, [r7, #8]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	47a0      	blx	r4
 80016b2:	4603      	mov	r3, r0
  }
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	371c      	adds	r7, #28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}

080016bc <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	461a      	mov	r2, r3
 80016c8:	460b      	mov	r3, r1
 80016ca:	72fb      	strb	r3, [r7, #11]
 80016cc:	4613      	mov	r3, r2
 80016ce:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d10e      	bne.n	80016fa <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	691c      	ldr	r4, [r3, #16]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	7b1b      	ldrb	r3, [r3, #12]
 80016e4:	b298      	uxth	r0, r3
 80016e6:	7afb      	ldrb	r3, [r7, #11]
 80016e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	b299      	uxth	r1, r3
 80016f0:	893b      	ldrh	r3, [r7, #8]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	47a0      	blx	r4
 80016f6:	4603      	mov	r3, r0
 80016f8:	e00d      	b.n	8001716 <WriteRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	691c      	ldr	r4, [r3, #16]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	7b1b      	ldrb	r3, [r3, #12]
 8001702:	b298      	uxth	r0, r3
 8001704:	7afb      	ldrb	r3, [r7, #11]
 8001706:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800170a:	b2db      	uxtb	r3, r3
 800170c:	b299      	uxth	r1, r3
 800170e:	893b      	ldrh	r3, [r7, #8]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	47a0      	blx	r4
 8001714:	4603      	mov	r3, r0
  }
}
 8001716:	4618      	mov	r0, r3
 8001718:	371c      	adds	r7, #28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}

0800171e <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_read_reg(stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                        uint16_t len)
{
 800171e:	b590      	push	{r4, r7, lr}
 8001720:	b087      	sub	sp, #28
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	607a      	str	r2, [r7, #4]
 8001728:	461a      	mov	r2, r3
 800172a:	460b      	mov	r3, r1
 800172c:	72fb      	strb	r3, [r7, #11]
 800172e:	4613      	mov	r3, r2
 8001730:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	685c      	ldr	r4, [r3, #4]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	6898      	ldr	r0, [r3, #8]
 800173a:	893b      	ldrh	r3, [r7, #8]
 800173c:	7af9      	ldrb	r1, [r7, #11]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	47a0      	blx	r4
 8001742:	6178      	str	r0, [r7, #20]
  return ret;
 8001744:	697b      	ldr	r3, [r7, #20]
}
 8001746:	4618      	mov	r0, r3
 8001748:	371c      	adds	r7, #28
 800174a:	46bd      	mov	sp, r7
 800174c:	bd90      	pop	{r4, r7, pc}

0800174e <hts221_write_reg>:
  *
  */
int32_t hts221_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800174e:	b590      	push	{r4, r7, lr}
 8001750:	b087      	sub	sp, #28
 8001752:	af00      	add	r7, sp, #0
 8001754:	60f8      	str	r0, [r7, #12]
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	461a      	mov	r2, r3
 800175a:	460b      	mov	r3, r1
 800175c:	72fb      	strb	r3, [r7, #11]
 800175e:	4613      	mov	r3, r2
 8001760:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681c      	ldr	r4, [r3, #0]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6898      	ldr	r0, [r3, #8]
 800176a:	893b      	ldrh	r3, [r7, #8]
 800176c:	7af9      	ldrb	r1, [r7, #11]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	47a0      	blx	r4
 8001772:	6178      	str	r0, [r7, #20]
  return ret;
 8001774:	697b      	ldr	r3, [r7, #20]
}
 8001776:	4618      	mov	r0, r3
 8001778:	371c      	adds	r7, #28
 800177a:	46bd      	mov	sp, r7
 800177c:	bd90      	pop	{r4, r7, pc}

0800177e <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b084      	sub	sp, #16
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800178a:	f107 0208 	add.w	r2, r7, #8
 800178e:	2301      	movs	r3, #1
 8001790:	2120      	movs	r1, #32
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ffc3 	bl	800171e <hts221_read_reg>
 8001798:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10f      	bne.n	80017c0 <hts221_data_rate_set+0x42>
    reg.odr = (uint8_t)val;
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	7a3b      	ldrb	r3, [r7, #8]
 80017aa:	f362 0301 	bfi	r3, r2, #0, #2
 80017ae:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80017b0:	f107 0208 	add.w	r2, r7, #8
 80017b4:	2301      	movs	r3, #1
 80017b6:	2120      	movs	r1, #32
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ffc8 	bl	800174e <hts221_write_reg>
 80017be:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80017c0:	68fb      	ldr	r3, [r7, #12]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <hts221_data_rate_get>:
  * @param  val     Get the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_get(stmdev_ctx_t *ctx, hts221_odr_t *val)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80017d6:	f107 0208 	add.w	r2, r7, #8
 80017da:	2301      	movs	r3, #1
 80017dc:	2120      	movs	r1, #32
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff ff9d 	bl	800171e <hts221_read_reg>
 80017e4:	60f8      	str	r0, [r7, #12]

  switch (reg.odr) {
 80017e6:	7a3b      	ldrb	r3, [r7, #8]
 80017e8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d81a      	bhi.n	8001828 <hts221_data_rate_get+0x5c>
 80017f2:	a201      	add	r2, pc, #4	; (adr r2, 80017f8 <hts221_data_rate_get+0x2c>)
 80017f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f8:	08001809 	.word	0x08001809
 80017fc:	08001811 	.word	0x08001811
 8001800:	08001819 	.word	0x08001819
 8001804:	08001821 	.word	0x08001821
    case HTS221_ONE_SHOT:
      *val = HTS221_ONE_SHOT;
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
      break;
 800180e:	e00f      	b.n	8001830 <hts221_data_rate_get+0x64>

    case HTS221_ODR_1Hz:
      *val = HTS221_ODR_1Hz;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
      break;
 8001816:	e00b      	b.n	8001830 <hts221_data_rate_get+0x64>

    case HTS221_ODR_7Hz:
      *val = HTS221_ODR_7Hz;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2202      	movs	r2, #2
 800181c:	701a      	strb	r2, [r3, #0]
      break;
 800181e:	e007      	b.n	8001830 <hts221_data_rate_get+0x64>

    case HTS221_ODR_12Hz5:
      *val = HTS221_ODR_12Hz5;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	2203      	movs	r2, #3
 8001824:	701a      	strb	r2, [r3, #0]
      break;
 8001826:	e003      	b.n	8001830 <hts221_data_rate_get+0x64>

    default:
      *val = HTS221_ODR_ND;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	2204      	movs	r2, #4
 800182c:	701a      	strb	r2, [r3, #0]
      break;
 800182e:	bf00      	nop
  }

  return ret;
 8001830:	68fb      	ldr	r3, [r7, #12]
}
 8001832:	4618      	mov	r0, r3
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop

0800183c <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8001848:	f107 0208 	add.w	r2, r7, #8
 800184c:	2301      	movs	r3, #1
 800184e:	2120      	movs	r1, #32
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ff64 	bl	800171e <hts221_read_reg>
 8001856:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10f      	bne.n	800187e <hts221_block_data_update_set+0x42>
    reg.bdu = val;
 800185e:	78fb      	ldrb	r3, [r7, #3]
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	b2da      	uxtb	r2, r3
 8001866:	7a3b      	ldrb	r3, [r7, #8]
 8001868:	f362 0382 	bfi	r3, r2, #2, #1
 800186c:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800186e:	f107 0208 	add.w	r2, r7, #8
 8001872:	2301      	movs	r3, #1
 8001874:	2120      	movs	r1, #32
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff ff69 	bl	800174e <hts221_write_reg>
 800187c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800187e:	68fb      	ldr	r3, [r7, #12]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 8001892:	f107 0208 	add.w	r2, r7, #8
 8001896:	2302      	movs	r3, #2
 8001898:	2128      	movs	r1, #40	; 0x28
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ff3f 	bl	800171e <hts221_read_reg>
 80018a0:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 80018a2:	7a7b      	ldrb	r3, [r7, #9]
 80018a4:	b21a      	sxth	r2, r3
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) +  (int16_t)buff[0];
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	7a3b      	ldrb	r3, [r7, #8]
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	4413      	add	r3, r2
 80018bc:	b29b      	uxth	r3, r3
 80018be:	b21a      	sxth	r2, r3
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	801a      	strh	r2, [r3, #0]
  return ret;
 80018c4:	68fb      	ldr	r3, [r7, #12]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b084      	sub	sp, #16
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 80018d8:	f107 0208 	add.w	r2, r7, #8
 80018dc:	2302      	movs	r3, #2
 80018de:	212a      	movs	r1, #42	; 0x2a
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ff1c 	bl	800171e <hts221_read_reg>
 80018e6:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 80018e8:	7a7b      	ldrb	r3, [r7, #9]
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) +  (int16_t)buff[0];
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	7a3b      	ldrb	r3, [r7, #8]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	4413      	add	r3, r2
 8001902:	b29b      	uxth	r3, r3
 8001904:	b21a      	sxth	r2, r3
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	801a      	strh	r2, [r3, #0]
  return ret;
 800190a:	68fb      	ldr	r3, [r7, #12]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 800191e:	2301      	movs	r3, #1
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	210f      	movs	r1, #15
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff fefa 	bl	800171e <hts221_read_reg>
 800192a:	60f8      	str	r0, [r7, #12]
  return ret;
 800192c:	68fb      	ldr	r3, [r7, #12]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	460b      	mov	r3, r1
 8001940:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8001942:	f107 0208 	add.w	r2, r7, #8
 8001946:	2301      	movs	r3, #1
 8001948:	2120      	movs	r1, #32
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff fee7 	bl	800171e <hts221_read_reg>
 8001950:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10f      	bne.n	8001978 <hts221_power_on_set+0x42>
    reg.pd = val;
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	7a3b      	ldrb	r3, [r7, #8]
 8001962:	f362 13c7 	bfi	r3, r2, #7, #1
 8001966:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8001968:	f107 0208 	add.w	r2, r7, #8
 800196c:	2301      	movs	r3, #1
 800196e:	2120      	movs	r1, #32
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff feec 	bl	800174e <hts221_write_reg>
 8001976:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001978:	68fb      	ldr	r3, [r7, #12]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 800198c:	f107 020b 	add.w	r2, r7, #11
 8001990:	2301      	movs	r3, #1
 8001992:	2130      	movs	r1, #48	; 0x30
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff fec2 	bl	800171e <hts221_read_reg>
 800199a:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	ee07 3a90 	vmov	s15, r3
 80019a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 80019b4:	68fb      	ldr	r3, [r7, #12]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b084      	sub	sp, #16
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 80019c8:	f107 020b 	add.w	r2, r7, #11
 80019cc:	2301      	movs	r3, #1
 80019ce:	2131      	movs	r1, #49	; 0x31
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7ff fea4 	bl	800171e <hts221_read_reg>
 80019d6:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 80019d8:	7afb      	ldrb	r3, [r7, #11]
 80019da:	ee07 3a90 	vmov	s15, r3
 80019de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 80019f0:	68fb      	ldr	r3, [r7, #12]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8001a04:	f107 020f 	add.w	r2, r7, #15
 8001a08:	2301      	movs	r3, #1
 8001a0a:	2132      	movs	r1, #50	; 0x32
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff fe86 	bl	800171e <hts221_read_reg>
 8001a12:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d11b      	bne.n	8001a52 <hts221_temp_deg_point_0_get+0x58>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8001a1a:	f107 0210 	add.w	r2, r7, #16
 8001a1e:	2301      	movs	r3, #1
 8001a20:	2135      	movs	r1, #53	; 0x35
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff fe7b 	bl	800171e <hts221_read_reg>
 8001a28:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8001a2a:	7c3b      	ldrb	r3, [r7, #16]
 8001a2c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8001a34:	7cfb      	ldrb	r3, [r7, #19]
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	7bfa      	ldrb	r2, [r7, #15]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	ee07 3a90 	vmov	s15, r3
 8001a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a44:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8001a52:	697b      	ldr	r3, [r7, #20]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8001a66:	f107 020f 	add.w	r2, r7, #15
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	2133      	movs	r1, #51	; 0x33
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff fe55 	bl	800171e <hts221_read_reg>
 8001a74:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d11b      	bne.n	8001ab4 <hts221_temp_deg_point_1_get+0x58>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8001a7c:	f107 0210 	add.w	r2, r7, #16
 8001a80:	2301      	movs	r3, #1
 8001a82:	2135      	movs	r1, #53	; 0x35
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f7ff fe4a 	bl	800171e <hts221_read_reg>
 8001a8a:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 8001a8c:	7c3b      	ldrb	r3, [r7, #16]
 8001a8e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8001a96:	7cfb      	ldrb	r3, [r7, #19]
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	7bfa      	ldrb	r2, [r7, #15]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa6:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001aaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8001ab4:	697b      	ldr	r3, [r7, #20]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3718      	adds	r7, #24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b084      	sub	sp, #16
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 8001ac8:	f107 0208 	add.w	r2, r7, #8
 8001acc:	2302      	movs	r3, #2
 8001ace:	2136      	movs	r1, #54	; 0x36
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff fe24 	bl	800171e <hts221_read_reg>
 8001ad6:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8001ad8:	7a7b      	ldrb	r3, [r7, #9]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	7a3b      	ldrb	r3, [r7, #8]
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8001aea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aee:	ee07 3a90 	vmov	s15, r3
 8001af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 8001afc:	68fb      	ldr	r3, [r7, #12]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b084      	sub	sp, #16
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8001b10:	f107 0208 	add.w	r2, r7, #8
 8001b14:	2302      	movs	r3, #2
 8001b16:	213a      	movs	r1, #58	; 0x3a
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff fe00 	bl	800171e <hts221_read_reg>
 8001b1e:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8001b20:	7a7b      	ldrb	r3, [r7, #9]
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	021b      	lsls	r3, r3, #8
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	7a3b      	ldrb	r3, [r7, #8]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	4413      	add	r3, r2
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8001b32:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b36:	ee07 3a90 	vmov	s15, r3
 8001b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 8001b44:	68fb      	ldr	r3, [r7, #12]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b084      	sub	sp, #16
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 8001b58:	f107 0208 	add.w	r2, r7, #8
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	213c      	movs	r1, #60	; 0x3c
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff fddc 	bl	800171e <hts221_read_reg>
 8001b66:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8001b68:	7a7b      	ldrb	r3, [r7, #9]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	7a3b      	ldrb	r3, [r7, #8]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	4413      	add	r3, r2
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8001b7a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b7e:	ee07 3a90 	vmov	s15, r3
 8001b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 8001ba0:	f107 0208 	add.w	r2, r7, #8
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	213e      	movs	r1, #62	; 0x3e
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff fdb8 	bl	800171e <hts221_read_reg>
 8001bae:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8001bb0:	7a7b      	ldrb	r3, [r7, #9]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	021b      	lsls	r3, r3, #8
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	7a3b      	ldrb	r3, [r7, #8]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	4413      	add	r3, r2
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8001bc2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	edc3 7a00 	vstr	s15, [r3]
  return ret;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <LPS22HB_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_RegisterBusIO(LPS22HB_Object_t *pObj, LPS22HB_IO_t *pIO)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d103      	bne.n	8001bfc <LPS22HB_RegisterBusIO+0x1c>
  {
    ret = LPS22HB_ERROR;
 8001bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	e04d      	b.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	7b1a      	ldrb	r2, [r3, #12]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	699a      	ldr	r2, [r3, #24]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a1b      	ldr	r2, [pc, #108]	; (8001ca4 <LPS22HB_RegisterBusIO+0xc4>)
 8001c38:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a1a      	ldr	r2, [pc, #104]	; (8001ca8 <LPS22HB_RegisterBusIO+0xc8>)
 8001c3e:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d103      	bne.n	8001c56 <LPS22HB_RegisterBusIO+0x76>
    {
      ret = LPS22HB_ERROR;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	e020      	b.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LPS22HB_OK)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4798      	blx	r3
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <LPS22HB_RegisterBusIO+0x8a>
    {
      ret = LPS22HB_ERROR;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	e016      	b.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LPS22HB_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d112      	bne.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10d      	bne.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	72fb      	strb	r3, [r7, #11]

          if (LPS22HB_Write_Reg(pObj, LPS22HB_CTRL_REG1, data) != LPS22HB_OK)
 8001c80:	7afb      	ldrb	r3, [r7, #11]
 8001c82:	461a      	mov	r2, r3
 8001c84:	2110      	movs	r1, #16
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f9df 	bl	800204a <LPS22HB_Write_Reg>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <LPS22HB_RegisterBusIO+0xb8>
          {
            ret = LPS22HB_ERROR;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
 8001c96:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001c98:	68fb      	ldr	r3, [r7, #12]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	0800230b 	.word	0x0800230b
 8001ca8:	08002391 	.word	0x08002391

08001cac <LPS22HB_Init>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Init(LPS22HB_Object_t *pObj)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d108      	bne.n	8001cd0 <LPS22HB_Init+0x24>
  {
    if (LPS22HB_Initialize(pObj) != LPS22HB_OK)
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 faca 	bl	8002258 <LPS22HB_Initialize>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <LPS22HB_Init+0x24>
    {
      return LPS22HB_ERROR;
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295
 8001cce:	e004      	b.n	8001cda <LPS22HB_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LPS22HB_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <LPS22HB_DeInit>:
 * @brief  Deinitialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_DeInit(LPS22HB_Object_t *pObj)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d111      	bne.n	8001d18 <LPS22HB_DeInit+0x36>
  {
    if (LPS22HB_PRESS_Disable(pObj) != LPS22HB_OK)
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f877 	bl	8001de8 <LPS22HB_PRESS_Disable>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d002      	beq.n	8001d06 <LPS22HB_DeInit+0x24>
    {
      return LPS22HB_ERROR;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
 8001d04:	e00d      	b.n	8001d22 <LPS22HB_DeInit+0x40>
    }

    if (LPS22HB_TEMP_Disable(pObj) != LPS22HB_OK)
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f918 	bl	8001f3c <LPS22HB_TEMP_Disable>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <LPS22HB_DeInit+0x36>
    {
      return LPS22HB_ERROR;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e004      	b.n	8001d22 <LPS22HB_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LPS22HB_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <LPS22HB_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_ReadID(LPS22HB_Object_t *pObj, uint8_t *Id)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
  if (lps22hb_device_id_get(&(pObj->Ctx), Id) != LPS22HB_OK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	331c      	adds	r3, #28
 8001d38:	6839      	ldr	r1, [r7, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f000 fcd0 	bl	80026e0 <lps22hb_device_id_get>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <LPS22HB_ReadID+0x22>
  {
    return LPS22HB_ERROR;
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4a:	e000      	b.n	8001d4e <LPS22HB_ReadID+0x24>
  }

  return LPS22HB_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <LPS22HB_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LPS22HB sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_GetCapabilities(LPS22HB_Object_t *pObj, LPS22HB_Capabilities_t *Capabilities)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2200      	movs	r2, #0
 8001d66:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 1;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2201      	movs	r2, #1
 8001d72:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 0.0f;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 75.0f;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	4a05      	ldr	r2, [pc, #20]	; (8001d9c <LPS22HB_GetCapabilities+0x44>)
 8001d86:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 75.0f;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <LPS22HB_GetCapabilities+0x44>)
 8001d8c:	60da      	str	r2, [r3, #12]
  return LPS22HB_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	42960000 	.word	0x42960000

08001da0 <LPS22HB_PRESS_Enable>:
 * @brief  Enable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Enable(LPS22HB_Object_t *pObj)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <LPS22HB_PRESS_Enable+0x16>
  {
    return LPS22HB_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e014      	b.n	8001de0 <LPS22HB_PRESS_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f103 021c 	add.w	r2, r3, #28
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	f000 fbd5 	bl	8002574 <lps22hb_data_rate_set>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d002      	beq.n	8001dd6 <LPS22HB_PRESS_Enable+0x36>
  {
    return LPS22HB_ERROR;
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	e004      	b.n	8001de0 <LPS22HB_PRESS_Enable+0x40>
  }

  pObj->press_is_enabled = 1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LPS22HB_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <LPS22HB_PRESS_Disable>:
 * @brief  Disable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Disable(LPS22HB_Object_t *pObj)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->press_is_enabled == 0U)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <LPS22HB_PRESS_Disable+0x16>
  {
    return LPS22HB_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e024      	b.n	8001e48 <LPS22HB_PRESS_Disable+0x60>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d11a      	bne.n	8001e3e <LPS22HB_PRESS_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f103 021c 	add.w	r2, r3, #28
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	332b      	adds	r3, #43	; 0x2b
 8001e12:	4619      	mov	r1, r3
 8001e14:	4610      	mov	r0, r2
 8001e16:	f000 fbd3 	bl	80025c0 <lps22hb_data_rate_get>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <LPS22HB_PRESS_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
 8001e24:	e010      	b.n	8001e48 <LPS22HB_PRESS_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	331c      	adds	r3, #28
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 fba1 	bl	8002574 <lps22hb_data_rate_set>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <LPS22HB_PRESS_Disable+0x56>
    {
      return LPS22HB_ERROR;
 8001e38:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3c:	e004      	b.n	8001e48 <LPS22HB_PRESS_Disable+0x60>
    }
  }

  pObj->press_is_enabled = 0;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LPS22HB_OK;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <LPS22HB_PRESS_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 8001e5a:	6839      	ldr	r1, [r7, #0]
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f90f 	bl	8002080 <LPS22HB_GetOutputDataRate>
 8001e62:	4603      	mov	r3, r0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <LPS22HB_PRESS_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d106      	bne.n	8001e90 <LPS22HB_PRESS_SetOutputDataRate+0x24>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 8001e82:	ed97 0a00 	vldr	s0, [r7]
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f94e 	bl	8002128 <LPS22HB_SetOutputDataRate_When_Enabled>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	e005      	b.n	8001e9c <LPS22HB_PRESS_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8001e90:	ed97 0a00 	vldr	s0, [r7]
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f99f 	bl	80021d8 <LPS22HB_SetOutputDataRate_When_Disabled>
 8001e9a:	4603      	mov	r3, r0
  }
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <LPS22HB_PRESS_GetPressure>:
 * @param  pObj the device pObj
 * @param  Value pointer where the pressure value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetPressure(LPS22HB_Object_t *pObj, float *Value)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit32_t data_raw_pressure;

  (void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 8001eae:	f107 030c 	add.w	r3, r7, #12
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f007 fc5c 	bl	8009774 <memset>
  if (lps22hb_pressure_raw_get(&(pObj->Ctx), (uint32_t *)&data_raw_pressure.i32bit) != LPS22HB_OK)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	331c      	adds	r3, #28
 8001ec0:	f107 020c 	add.w	r2, r7, #12
 8001ec4:	4611      	mov	r1, r2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 fbbe 	bl	8002648 <lps22hb_pressure_raw_get>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d002      	beq.n	8001ed8 <LPS22HB_PRESS_GetPressure+0x34>
  {
    return LPS22HB_ERROR;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed6:	e009      	b.n	8001eec <LPS22HB_PRESS_GetPressure+0x48>
  }

  *Value = lps22hb_from_lsb_to_hpa(data_raw_pressure.i32bit);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 facc 	bl	8002478 <lps22hb_from_lsb_to_hpa>
 8001ee0:	eef0 7a40 	vmov.f32	s15, s0
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HB_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <LPS22HB_TEMP_Enable>:
 * @brief  Enable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Enable(LPS22HB_Object_t *pObj)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d101      	bne.n	8001f0a <LPS22HB_TEMP_Enable+0x16>
  {
    return LPS22HB_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	e014      	b.n	8001f34 <LPS22HB_TEMP_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f103 021c 	add.w	r2, r3, #28
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001f16:	4619      	mov	r1, r3
 8001f18:	4610      	mov	r0, r2
 8001f1a:	f000 fb2b 	bl	8002574 <lps22hb_data_rate_set>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <LPS22HB_TEMP_Enable+0x36>
  {
    return LPS22HB_ERROR;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295
 8001f28:	e004      	b.n	8001f34 <LPS22HB_TEMP_Enable+0x40>
  }

  pObj->temp_is_enabled = 1;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LPS22HB_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <LPS22HB_TEMP_Disable>:
 * @brief  Disable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Disable(LPS22HB_Object_t *pObj)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <LPS22HB_TEMP_Disable+0x16>
  {
    return LPS22HB_OK;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e024      	b.n	8001f9c <LPS22HB_TEMP_Disable+0x60>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->press_is_enabled == 0U)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d11a      	bne.n	8001f92 <LPS22HB_TEMP_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f103 021c 	add.w	r2, r3, #28
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	332b      	adds	r3, #43	; 0x2b
 8001f66:	4619      	mov	r1, r3
 8001f68:	4610      	mov	r0, r2
 8001f6a:	f000 fb29 	bl	80025c0 <lps22hb_data_rate_get>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d002      	beq.n	8001f7a <LPS22HB_TEMP_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295
 8001f78:	e010      	b.n	8001f9c <LPS22HB_TEMP_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	331c      	adds	r3, #28
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 faf7 	bl	8002574 <lps22hb_data_rate_set>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <LPS22HB_TEMP_Disable+0x56>
    {
      return LPS22HB_ERROR;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f90:	e004      	b.n	8001f9c <LPS22HB_TEMP_Disable+0x60>
    }
  }

  pObj->temp_is_enabled = 0;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LPS22HB_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <LPS22HB_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 8001fae:	6839      	ldr	r1, [r7, #0]
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f865 	bl	8002080 <LPS22HB_GetOutputDataRate>
 8001fb6:	4603      	mov	r3, r0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <LPS22HB_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->temp_is_enabled == 1U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d106      	bne.n	8001fe4 <LPS22HB_TEMP_SetOutputDataRate+0x24>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 8001fd6:	ed97 0a00 	vldr	s0, [r7]
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f8a4 	bl	8002128 <LPS22HB_SetOutputDataRate_When_Enabled>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	e005      	b.n	8001ff0 <LPS22HB_TEMP_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8001fe4:	ed97 0a00 	vldr	s0, [r7]
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f8f5 	bl	80021d8 <LPS22HB_SetOutputDataRate_When_Disabled>
 8001fee:	4603      	mov	r3, r0
  }
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <LPS22HB_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetTemperature(LPS22HB_Object_t *pObj, float *Value)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit16_t data_raw_temperature;

  (void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 8002002:	f107 030c 	add.w	r3, r7, #12
 8002006:	2202      	movs	r2, #2
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f007 fbb2 	bl	8009774 <memset>
  if (lps22hb_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != LPS22HB_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	331c      	adds	r3, #28
 8002014:	f107 020c 	add.w	r2, r7, #12
 8002018:	4611      	mov	r1, r2
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fb3d 	bl	800269a <lps22hb_temperature_raw_get>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <LPS22HB_TEMP_GetTemperature+0x34>
  {
    return LPS22HB_ERROR;
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
 800202a:	e00a      	b.n	8002042 <LPS22HB_TEMP_GetTemperature+0x4a>
  }

  *Value = lps22hb_from_lsb_to_degc(data_raw_temperature.i16bit);
 800202c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002030:	4618      	mov	r0, r3
 8002032:	f000 fa39 	bl	80024a8 <lps22hb_from_lsb_to_degc>
 8002036:	eef0 7a40 	vmov.f32	s15, s0
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HB_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <LPS22HB_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Write_Reg(LPS22HB_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	70fb      	strb	r3, [r7, #3]
 8002056:	4613      	mov	r3, r2
 8002058:	70bb      	strb	r3, [r7, #2]
  if (lps22hb_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HB_OK)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f103 001c 	add.w	r0, r3, #28
 8002060:	1cba      	adds	r2, r7, #2
 8002062:	78f9      	ldrb	r1, [r7, #3]
 8002064:	2301      	movs	r3, #1
 8002066:	f000 f9ee 	bl	8002446 <lps22hb_write_reg>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d002      	beq.n	8002076 <LPS22HB_Write_Reg+0x2c>
  {
    return LPS22HB_ERROR;
 8002070:	f04f 33ff 	mov.w	r3, #4294967295
 8002074:	e000      	b.n	8002078 <LPS22HB_Write_Reg+0x2e>
  }

  return LPS22HB_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <LPS22HB_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
  lps22hb_odr_t odr_low_level;

  if (lps22hb_data_rate_get(&(pObj->Ctx), &odr_low_level) != LPS22HB_OK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	331c      	adds	r3, #28
 8002092:	f107 020b 	add.w	r2, r7, #11
 8002096:	4611      	mov	r1, r2
 8002098:	4618      	mov	r0, r3
 800209a:	f000 fa91 	bl	80025c0 <lps22hb_data_rate_get>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <LPS22HB_GetOutputDataRate+0x2a>
  {
    return LPS22HB_ERROR;
 80020a4:	f04f 33ff 	mov.w	r3, #4294967295
 80020a8:	e031      	b.n	800210e <LPS22HB_GetOutputDataRate+0x8e>
  }

  switch (odr_low_level)
 80020aa:	7afb      	ldrb	r3, [r7, #11]
 80020ac:	2b05      	cmp	r3, #5
 80020ae:	d829      	bhi.n	8002104 <LPS22HB_GetOutputDataRate+0x84>
 80020b0:	a201      	add	r2, pc, #4	; (adr r2, 80020b8 <LPS22HB_GetOutputDataRate+0x38>)
 80020b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b6:	bf00      	nop
 80020b8:	080020d1 	.word	0x080020d1
 80020bc:	080020db 	.word	0x080020db
 80020c0:	080020e5 	.word	0x080020e5
 80020c4:	080020ed 	.word	0x080020ed
 80020c8:	080020f5 	.word	0x080020f5
 80020cc:	080020fd 	.word	0x080020fd
  {
    case LPS22HB_POWER_DOWN:
      *Odr = 0.0f;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
      break;
 80020d8:	e018      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_1_Hz:
      *Odr = 1.0f;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020e0:	601a      	str	r2, [r3, #0]
      break;
 80020e2:	e013      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_10_Hz:
      *Odr = 10.0f;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <LPS22HB_GetOutputDataRate+0x98>)
 80020e8:	601a      	str	r2, [r3, #0]
      break;
 80020ea:	e00f      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_25_Hz:
      *Odr = 25.0f;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	4a0b      	ldr	r2, [pc, #44]	; (800211c <LPS22HB_GetOutputDataRate+0x9c>)
 80020f0:	601a      	str	r2, [r3, #0]
      break;
 80020f2:	e00b      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_50_Hz:
      *Odr = 50.0f;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <LPS22HB_GetOutputDataRate+0xa0>)
 80020f8:	601a      	str	r2, [r3, #0]
      break;
 80020fa:	e007      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_75_Hz:
      *Odr = 75.0f;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4a09      	ldr	r2, [pc, #36]	; (8002124 <LPS22HB_GetOutputDataRate+0xa4>)
 8002100:	601a      	str	r2, [r3, #0]
      break;
 8002102:	e003      	b.n	800210c <LPS22HB_GetOutputDataRate+0x8c>

    default:
      ret = LPS22HB_ERROR;
 8002104:	f04f 33ff 	mov.w	r3, #4294967295
 8002108:	60fb      	str	r3, [r7, #12]
      break;
 800210a:	bf00      	nop
  }

  return ret;
 800210c:	68fb      	ldr	r3, [r7, #12]
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	41200000 	.word	0x41200000
 800211c:	41c80000 	.word	0x41c80000
 8002120:	42480000 	.word	0x42480000
 8002124:	42960000 	.word	0x42960000

08002128 <LPS22HB_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Enabled(LPS22HB_Object_t *pObj, float Odr)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	ed87 0a00 	vstr	s0, [r7]
  lps22hb_odr_t new_odr;

  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
            : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8002134:	edd7 7a00 	vldr	s15, [r7]
 8002138:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800213c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002144:	d801      	bhi.n	800214a <LPS22HB_SetOutputDataRate_When_Enabled+0x22>
 8002146:	2301      	movs	r3, #1
 8002148:	e021      	b.n	800218e <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 800214a:	edd7 7a00 	vldr	s15, [r7]
 800214e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215a:	d801      	bhi.n	8002160 <LPS22HB_SetOutputDataRate_When_Enabled+0x38>
 800215c:	2302      	movs	r3, #2
 800215e:	e016      	b.n	800218e <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8002160:	edd7 7a00 	vldr	s15, [r7]
 8002164:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800216c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002170:	d801      	bhi.n	8002176 <LPS22HB_SetOutputDataRate_When_Enabled+0x4e>
 8002172:	2303      	movs	r3, #3
 8002174:	e00b      	b.n	800218e <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8002176:	edd7 7a00 	vldr	s15, [r7]
 800217a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80021d4 <LPS22HB_SetOutputDataRate_When_Enabled+0xac>
 800217e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002186:	d801      	bhi.n	800218c <LPS22HB_SetOutputDataRate_When_Enabled+0x64>
 8002188:	2304      	movs	r3, #4
 800218a:	e000      	b.n	800218e <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 800218c:	2305      	movs	r3, #5
  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 800218e:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
            : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
            :                  LPS22HB_ODR_75_Hz;

  if (lps22hb_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HB_OK)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	331c      	adds	r3, #28
 8002194:	7bfa      	ldrb	r2, [r7, #15]
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f000 f9eb 	bl	8002574 <lps22hb_data_rate_set>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <LPS22HB_SetOutputDataRate_When_Enabled+0x82>
  {
    return LPS22HB_ERROR;
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
 80021a8:	e00f      	b.n	80021ca <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f103 021c 	add.w	r2, r3, #28
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	332b      	adds	r3, #43	; 0x2b
 80021b4:	4619      	mov	r1, r3
 80021b6:	4610      	mov	r0, r2
 80021b8:	f000 fa02 	bl	80025c0 <lps22hb_data_rate_get>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d002      	beq.n	80021c8 <LPS22HB_SetOutputDataRate_When_Enabled+0xa0>
  {
    return LPS22HB_ERROR;
 80021c2:	f04f 33ff 	mov.w	r3, #4294967295
 80021c6:	e000      	b.n	80021ca <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  return LPS22HB_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	42480000 	.word	0x42480000

080021d8 <LPS22HB_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Disabled(LPS22HB_Object_t *pObj, float Odr)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	ed87 0a00 	vstr	s0, [r7]
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
                   : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 80021e4:	edd7 7a00 	vldr	s15, [r7]
 80021e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80021ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f4:	d801      	bhi.n	80021fa <LPS22HB_SetOutputDataRate_When_Disabled+0x22>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e021      	b.n	800223e <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 80021fa:	edd7 7a00 	vldr	s15, [r7]
 80021fe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	d801      	bhi.n	8002210 <LPS22HB_SetOutputDataRate_When_Disabled+0x38>
 800220c:	2302      	movs	r3, #2
 800220e:	e016      	b.n	800223e <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8002210:	edd7 7a00 	vldr	s15, [r7]
 8002214:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800221c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002220:	d801      	bhi.n	8002226 <LPS22HB_SetOutputDataRate_When_Disabled+0x4e>
 8002222:	2303      	movs	r3, #3
 8002224:	e00b      	b.n	800223e <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8002226:	edd7 7a00 	vldr	s15, [r7]
 800222a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002254 <LPS22HB_SetOutputDataRate_When_Disabled+0x7c>
 800222e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002236:	d801      	bhi.n	800223c <LPS22HB_SetOutputDataRate_When_Disabled+0x64>
 8002238:	2304      	movs	r3, #4
 800223a:	e000      	b.n	800223e <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 800223c:	2305      	movs	r3, #5
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                   : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
                   : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
                   :                  LPS22HB_ODR_75_Hz;

  return LPS22HB_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	42480000 	.word	0x42480000

08002258 <LPS22HB_Initialize>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_Initialize(LPS22HB_Object_t *pObj)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Set Power mode */
  if (lps22hb_low_power_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	331c      	adds	r3, #28
 8002264:	2101      	movs	r1, #1
 8002266:	4618      	mov	r0, r3
 8002268:	f000 fa4b 	bl	8002702 <lps22hb_low_power_set>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <LPS22HB_Initialize+0x20>
  {
    return LPS22HB_ERROR;
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	e044      	b.n	8002302 <LPS22HB_Initialize+0xaa>
  }

  /* Power down the device */
  if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	331c      	adds	r3, #28
 800227c:	2100      	movs	r1, #0
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f978 	bl	8002574 <lps22hb_data_rate_set>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <LPS22HB_Initialize+0x38>
  {
    return LPS22HB_ERROR;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e038      	b.n	8002302 <LPS22HB_Initialize+0xaa>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if (lps22hb_low_pass_filter_mode_set(&(pObj->Ctx), LPS22HB_LPF_ODR_DIV_9) != LPS22HB_OK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	331c      	adds	r3, #28
 8002294:	2102      	movs	r1, #2
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f946 	bl	8002528 <lps22hb_low_pass_filter_mode_set>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <LPS22HB_Initialize+0x50>
  {
    return LPS22HB_ERROR;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
 80022a6:	e02c      	b.n	8002302 <LPS22HB_Initialize+0xaa>
  }

  if (lps22hb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	331c      	adds	r3, #28
 80022ac:	2101      	movs	r1, #1
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 f914 	bl	80024dc <lps22hb_block_data_update_set>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <LPS22HB_Initialize+0x68>
  {
    return LPS22HB_ERROR;
 80022ba:	f04f 33ff 	mov.w	r3, #4294967295
 80022be:	e020      	b.n	8002302 <LPS22HB_Initialize+0xaa>
  }

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d10b      	bne.n	80022e0 <LPS22HB_Initialize+0x88>
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_DISABLE) != LPS22HB_OK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	331c      	adds	r3, #28
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f000 fa3d 	bl	800274e <lps22hb_auto_add_inc_set>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00e      	beq.n	80022f8 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	e010      	b.n	8002302 <LPS22HB_Initialize+0xaa>
    }
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	331c      	adds	r3, #28
 80022e4:	2101      	movs	r1, #1
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fa31 	bl	800274e <lps22hb_auto_add_inc_set>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295
 80022f6:	e004      	b.n	8002302 <LPS22HB_Initialize+0xaa>
    }
  }

  pObj->last_odr = LPS22HB_ODR_25_Hz;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2203      	movs	r2, #3
 80022fc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  return LPS22HB_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800230a:	b590      	push	{r4, r7, lr}
 800230c:	b089      	sub	sp, #36	; 0x24
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	461a      	mov	r2, r3
 8002316:	460b      	mov	r3, r1
 8002318:	72fb      	strb	r3, [r7, #11]
 800231a:	4613      	mov	r3, r2
 800231c:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d121      	bne.n	8002372 <ReadRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 800232e:	2300      	movs	r3, #0
 8002330:	83fb      	strh	r3, [r7, #30]
 8002332:	e018      	b.n	8002366 <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	695c      	ldr	r4, [r3, #20]
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	7b1b      	ldrb	r3, [r3, #12]
 800233c:	b298      	uxth	r0, r3
 800233e:	7afb      	ldrb	r3, [r7, #11]
 8002340:	b29a      	uxth	r2, r3
 8002342:	8bfb      	ldrh	r3, [r7, #30]
 8002344:	4413      	add	r3, r2
 8002346:	b299      	uxth	r1, r3
 8002348:	8bfb      	ldrh	r3, [r7, #30]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	441a      	add	r2, r3
 800234e:	2301      	movs	r3, #1
 8002350:	47a0      	blx	r4
 8002352:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <ReadRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 800235a:	f04f 33ff 	mov.w	r3, #4294967295
 800235e:	e013      	b.n	8002388 <ReadRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 8002360:	8bfb      	ldrh	r3, [r7, #30]
 8002362:	3301      	adds	r3, #1
 8002364:	83fb      	strh	r3, [r7, #30]
 8002366:	8bfa      	ldrh	r2, [r7, #30]
 8002368:	893b      	ldrh	r3, [r7, #8]
 800236a:	429a      	cmp	r2, r3
 800236c:	d3e2      	bcc.n	8002334 <ReadRegWrap+0x2a>
      }
    }

    return ret;
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	e00a      	b.n	8002388 <ReadRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	695c      	ldr	r4, [r3, #20]
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	7b1b      	ldrb	r3, [r3, #12]
 800237a:	b298      	uxth	r0, r3
 800237c:	7afb      	ldrb	r3, [r7, #11]
 800237e:	b299      	uxth	r1, r3
 8002380:	893b      	ldrh	r3, [r7, #8]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	47a0      	blx	r4
 8002386:	4603      	mov	r3, r0
  }
}
 8002388:	4618      	mov	r0, r3
 800238a:	3724      	adds	r7, #36	; 0x24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd90      	pop	{r4, r7, pc}

08002390 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002390:	b590      	push	{r4, r7, lr}
 8002392:	b089      	sub	sp, #36	; 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	461a      	mov	r2, r3
 800239c:	460b      	mov	r3, r1
 800239e:	72fb      	strb	r3, [r7, #11]
 80023a0:	4613      	mov	r3, r2
 80023a2:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d121      	bne.n	80023f8 <WriteRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	83fb      	strh	r3, [r7, #30]
 80023b8:	e018      	b.n	80023ec <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	691c      	ldr	r4, [r3, #16]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	7b1b      	ldrb	r3, [r3, #12]
 80023c2:	b298      	uxth	r0, r3
 80023c4:	7afb      	ldrb	r3, [r7, #11]
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	8bfb      	ldrh	r3, [r7, #30]
 80023ca:	4413      	add	r3, r2
 80023cc:	b299      	uxth	r1, r3
 80023ce:	8bfb      	ldrh	r3, [r7, #30]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	441a      	add	r2, r3
 80023d4:	2301      	movs	r3, #1
 80023d6:	47a0      	blx	r4
 80023d8:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d002      	beq.n	80023e6 <WriteRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 80023e0:	f04f 33ff 	mov.w	r3, #4294967295
 80023e4:	e013      	b.n	800240e <WriteRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 80023e6:	8bfb      	ldrh	r3, [r7, #30]
 80023e8:	3301      	adds	r3, #1
 80023ea:	83fb      	strh	r3, [r7, #30]
 80023ec:	8bfa      	ldrh	r2, [r7, #30]
 80023ee:	893b      	ldrh	r3, [r7, #8]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d3e2      	bcc.n	80023ba <WriteRegWrap+0x2a>
      }
    }

    return ret;
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	e00a      	b.n	800240e <WriteRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	691c      	ldr	r4, [r3, #16]
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	7b1b      	ldrb	r3, [r3, #12]
 8002400:	b298      	uxth	r0, r3
 8002402:	7afb      	ldrb	r3, [r7, #11]
 8002404:	b299      	uxth	r1, r3
 8002406:	893b      	ldrh	r3, [r7, #8]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	47a0      	blx	r4
 800240c:	4603      	mov	r3, r0
  }
}
 800240e:	4618      	mov	r0, r3
 8002410:	3724      	adds	r7, #36	; 0x24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd90      	pop	{r4, r7, pc}

08002416 <lps22hb_read_reg>:
  *
  */
int32_t lps22hb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8002416:	b590      	push	{r4, r7, lr}
 8002418:	b087      	sub	sp, #28
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	607a      	str	r2, [r7, #4]
 8002420:	461a      	mov	r2, r3
 8002422:	460b      	mov	r3, r1
 8002424:	72fb      	strb	r3, [r7, #11]
 8002426:	4613      	mov	r3, r2
 8002428:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685c      	ldr	r4, [r3, #4]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6898      	ldr	r0, [r3, #8]
 8002432:	893b      	ldrh	r3, [r7, #8]
 8002434:	7af9      	ldrb	r1, [r7, #11]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	47a0      	blx	r4
 800243a:	6178      	str	r0, [r7, #20]
  return ret;
 800243c:	697b      	ldr	r3, [r7, #20]
}
 800243e:	4618      	mov	r0, r3
 8002440:	371c      	adds	r7, #28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd90      	pop	{r4, r7, pc}

08002446 <lps22hb_write_reg>:
  *
  */
int32_t lps22hb_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8002446:	b590      	push	{r4, r7, lr}
 8002448:	b087      	sub	sp, #28
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	607a      	str	r2, [r7, #4]
 8002450:	461a      	mov	r2, r3
 8002452:	460b      	mov	r3, r1
 8002454:	72fb      	strb	r3, [r7, #11]
 8002456:	4613      	mov	r3, r2
 8002458:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681c      	ldr	r4, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6898      	ldr	r0, [r3, #8]
 8002462:	893b      	ldrh	r3, [r7, #8]
 8002464:	7af9      	ldrb	r1, [r7, #11]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	47a0      	blx	r4
 800246a:	6178      	str	r0, [r7, #20]
  return ret;
 800246c:	697b      	ldr	r3, [r7, #20]
}
 800246e:	4618      	mov	r0, r3
 8002470:	371c      	adds	r7, #28
 8002472:	46bd      	mov	sp, r7
 8002474:	bd90      	pop	{r4, r7, pc}
	...

08002478 <lps22hb_from_lsb_to_hpa>:
  * @{
  *
  */

float_t lps22hb_from_lsb_to_hpa(int32_t lsb)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  return ( (float_t)lsb / 1048576.0f );
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	ee07 3a90 	vmov	s15, r3
 8002486:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800248a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80024a4 <lps22hb_from_lsb_to_hpa+0x2c>
 800248e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002492:	eef0 7a66 	vmov.f32	s15, s13
}
 8002496:	eeb0 0a67 	vmov.f32	s0, s15
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	49800000 	.word	0x49800000

080024a8 <lps22hb_from_lsb_to_degc>:

float_t lps22hb_from_lsb_to_degc(int16_t lsb)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	80fb      	strh	r3, [r7, #6]
  return ( (float_t)lsb / 100.0f );
 80024b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024b6:	ee07 3a90 	vmov	s15, r3
 80024ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024be:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80024d8 <lps22hb_from_lsb_to_degc+0x30>
 80024c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024c6:	eef0 7a66 	vmov.f32	s15, s13
}
 80024ca:	eeb0 0a67 	vmov.f32	s0, s15
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	42c80000 	.word	0x42c80000

080024dc <lps22hb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80024e8:	f107 0208 	add.w	r2, r7, #8
 80024ec:	2301      	movs	r3, #1
 80024ee:	2110      	movs	r1, #16
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff ff90 	bl	8002416 <lps22hb_read_reg>
 80024f6:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10f      	bne.n	800251e <lps22hb_block_data_update_set+0x42>
    ctrl_reg1.bdu = val;
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	b2da      	uxtb	r2, r3
 8002506:	7a3b      	ldrb	r3, [r7, #8]
 8002508:	f362 0341 	bfi	r3, r2, #1, #1
 800250c:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 800250e:	f107 0208 	add.w	r2, r7, #8
 8002512:	2301      	movs	r3, #1
 8002514:	2110      	movs	r1, #16
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ff95 	bl	8002446 <lps22hb_write_reg>
 800251c:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 800251e:	68fb      	ldr	r3, [r7, #12]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(stmdev_ctx_t *ctx,
                                         lps22hb_lpfp_t val)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8002534:	f107 0208 	add.w	r2, r7, #8
 8002538:	2301      	movs	r3, #1
 800253a:	2110      	movs	r1, #16
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f7ff ff6a 	bl	8002416 <lps22hb_read_reg>
 8002542:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10f      	bne.n	800256a <lps22hb_low_pass_filter_mode_set+0x42>
    ctrl_reg1.lpfp = (uint8_t)val;
 800254a:	78fb      	ldrb	r3, [r7, #3]
 800254c:	f003 0303 	and.w	r3, r3, #3
 8002550:	b2da      	uxtb	r2, r3
 8002552:	7a3b      	ldrb	r3, [r7, #8]
 8002554:	f362 0383 	bfi	r3, r2, #2, #2
 8002558:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 800255a:	f107 0208 	add.w	r2, r7, #8
 800255e:	2301      	movs	r3, #1
 8002560:	2110      	movs	r1, #16
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ff6f 	bl	8002446 <lps22hb_write_reg>
 8002568:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 800256a:	68fb      	ldr	r3, [r7, #12]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8002580:	f107 0208 	add.w	r2, r7, #8
 8002584:	2301      	movs	r3, #1
 8002586:	2110      	movs	r1, #16
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7ff ff44 	bl	8002416 <lps22hb_read_reg>
 800258e:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10f      	bne.n	80025b6 <lps22hb_data_rate_set+0x42>
    ctrl_reg1.odr = (uint8_t)val;
 8002596:	78fb      	ldrb	r3, [r7, #3]
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	b2da      	uxtb	r2, r3
 800259e:	7a3b      	ldrb	r3, [r7, #8]
 80025a0:	f362 1306 	bfi	r3, r2, #4, #3
 80025a4:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80025a6:	f107 0208 	add.w	r2, r7, #8
 80025aa:	2301      	movs	r3, #1
 80025ac:	2110      	movs	r1, #16
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7ff ff49 	bl	8002446 <lps22hb_write_reg>
 80025b4:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 80025b6:	68fb      	ldr	r3, [r7, #12]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <lps22hb_data_rate_get>:
  * @param  val    Get the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_get(stmdev_ctx_t *ctx, lps22hb_odr_t *val)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80025ca:	f107 0208 	add.w	r2, r7, #8
 80025ce:	2301      	movs	r3, #1
 80025d0:	2110      	movs	r1, #16
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ff1f 	bl	8002416 <lps22hb_read_reg>
 80025d8:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl_reg1.odr) {
 80025da:	7a3b      	ldrb	r3, [r7, #8]
 80025dc:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b05      	cmp	r3, #5
 80025e4:	d826      	bhi.n	8002634 <lps22hb_data_rate_get+0x74>
 80025e6:	a201      	add	r2, pc, #4	; (adr r2, 80025ec <lps22hb_data_rate_get+0x2c>)
 80025e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ec:	08002605 	.word	0x08002605
 80025f0:	0800260d 	.word	0x0800260d
 80025f4:	08002615 	.word	0x08002615
 80025f8:	0800261d 	.word	0x0800261d
 80025fc:	08002625 	.word	0x08002625
 8002600:	0800262d 	.word	0x0800262d
    case LPS22HB_POWER_DOWN:
      *val = LPS22HB_POWER_DOWN;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	701a      	strb	r2, [r3, #0]
      break;
 800260a:	e017      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_1_Hz:
      *val = LPS22HB_ODR_1_Hz;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	2201      	movs	r2, #1
 8002610:	701a      	strb	r2, [r3, #0]
      break;
 8002612:	e013      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_10_Hz:
      *val = LPS22HB_ODR_10_Hz;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	2202      	movs	r2, #2
 8002618:	701a      	strb	r2, [r3, #0]
      break;
 800261a:	e00f      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_25_Hz:
      *val = LPS22HB_ODR_25_Hz;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	2203      	movs	r2, #3
 8002620:	701a      	strb	r2, [r3, #0]
      break;
 8002622:	e00b      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_50_Hz:
      *val = LPS22HB_ODR_50_Hz;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	2204      	movs	r2, #4
 8002628:	701a      	strb	r2, [r3, #0]
      break;
 800262a:	e007      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_75_Hz:
      *val = LPS22HB_ODR_75_Hz;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	2205      	movs	r2, #5
 8002630:	701a      	strb	r2, [r3, #0]
      break;
 8002632:	e003      	b.n	800263c <lps22hb_data_rate_get+0x7c>

    default:
      *val = LPS22HB_ODR_1_Hz;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
      break;
 800263a:	bf00      	nop
  }

  return ret;
 800263c:	68fb      	ldr	r3, [r7, #12]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop

08002648 <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint8_t reg[3];
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, reg, 3);
 8002652:	f107 0208 	add.w	r2, r7, #8
 8002656:	2303      	movs	r3, #3
 8002658:	2128      	movs	r1, #40	; 0x28
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff fedb 	bl	8002416 <lps22hb_read_reg>
 8002660:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8002662:	7abb      	ldrb	r3, [r7, #10]
 8002664:	461a      	mov	r2, r3
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	021b      	lsls	r3, r3, #8
 8002670:	7a7a      	ldrb	r2, [r7, #9]
 8002672:	441a      	add	r2, r3
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	021b      	lsls	r3, r3, #8
 800267e:	7a3a      	ldrb	r2, [r7, #8]
 8002680:	441a      	add	r2, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	021a      	lsls	r2, r3, #8
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	601a      	str	r2, [r3, #0]
  return ret;
 8002690:	68fb      	ldr	r3, [r7, #12]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <lps22hb_temperature_raw_get>:
  * @param  buff   Buffer that stores data read.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b084      	sub	sp, #16
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
  uint8_t reg[2];
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t *) reg, 2);
 80026a4:	f107 0208 	add.w	r2, r7, #8
 80026a8:	2302      	movs	r3, #2
 80026aa:	212b      	movs	r1, #43	; 0x2b
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff feb2 	bl	8002416 <lps22hb_read_reg>
 80026b2:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 80026b4:	7a7b      	ldrb	r3, [r7, #9]
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	021b      	lsls	r3, r3, #8
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	7a3b      	ldrb	r3, [r7, #8]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	4413      	add	r3, r2
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	b21a      	sxth	r2, r3
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	801a      	strh	r2, [r3, #0]
  return ret;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t *) buff, 1);
 80026ea:	2301      	movs	r3, #1
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	210f      	movs	r1, #15
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff fe90 	bl	8002416 <lps22hb_read_reg>
 80026f6:	60f8      	str	r0, [r7, #12]
  return ret;
 80026f8:	68fb      	ldr	r3, [r7, #12]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <lps22hb_low_power_set>:
  * @param  val    Change the values of lc_en in reg RES_CONF
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_power_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	460b      	mov	r3, r1
 800270c:	70fb      	strb	r3, [r7, #3]
  lps22hb_res_conf_t res_conf;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf,
 800270e:	f107 0208 	add.w	r2, r7, #8
 8002712:	2301      	movs	r3, #1
 8002714:	211a      	movs	r1, #26
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff fe7d 	bl	8002416 <lps22hb_read_reg>
 800271c:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10f      	bne.n	8002744 <lps22hb_low_power_set+0x42>
    res_conf.lc_en = val;
 8002724:	78fb      	ldrb	r3, [r7, #3]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	b2da      	uxtb	r2, r3
 800272c:	7a3b      	ldrb	r3, [r7, #8]
 800272e:	f362 0300 	bfi	r3, r2, #0, #1
 8002732:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf,
 8002734:	f107 0208 	add.w	r2, r7, #8
 8002738:	2301      	movs	r3, #1
 800273a:	211a      	movs	r1, #26
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff fe82 	bl	8002446 <lps22hb_write_reg>
 8002742:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8002744:	68fb      	ldr	r3, [r7, #12]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <lps22hb_auto_add_inc_set>:
  * @param  val    Change the values of if_add_inc in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_auto_add_inc_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	460b      	mov	r3, r1
 8002758:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 800275a:	f107 0208 	add.w	r2, r7, #8
 800275e:	2301      	movs	r3, #1
 8002760:	2111      	movs	r1, #17
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff fe57 	bl	8002416 <lps22hb_read_reg>
 8002768:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10f      	bne.n	8002790 <lps22hb_auto_add_inc_set+0x42>
    ctrl_reg2.if_add_inc = val;
 8002770:	78fb      	ldrb	r3, [r7, #3]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	b2da      	uxtb	r2, r3
 8002778:	7a3b      	ldrb	r3, [r7, #8]
 800277a:	f362 1304 	bfi	r3, r2, #4, #1
 800277e:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8002780:	f107 0208 	add.w	r2, r7, #8
 8002784:	2301      	movs	r3, #1
 8002786:	2111      	movs	r1, #17
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff fe5c 	bl	8002446 <lps22hb_write_reg>
 800278e:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8002790:	68fb      	ldr	r3, [r7, #12]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
	...

0800279c <LSM303AGR_ACC_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_RegisterBusIO(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d103      	bne.n	80027b8 <LSM303AGR_ACC_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 80027b0:	f04f 33ff 	mov.w	r3, #4294967295
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	e04d      	b.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	7b1a      	ldrb	r2, [r3, #12]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	695a      	ldr	r2, [r3, #20]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	699a      	ldr	r2, [r3, #24]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadAccRegWrap;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a1b      	ldr	r2, [pc, #108]	; (8002860 <LSM303AGR_ACC_RegisterBusIO+0xc4>)
 80027f4:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteAccRegWrap;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <LSM303AGR_ACC_RegisterBusIO+0xc8>)
 80027fa:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <LSM303AGR_ACC_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	e020      	b.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4798      	blx	r3
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <LSM303AGR_ACC_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	e016      	b.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM303AGR_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d112      	bne.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002834:	2b00      	cmp	r3, #0
 8002836:	d10d      	bne.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 8002838:	2301      	movs	r3, #1
 800283a:	72fb      	strb	r3, [r7, #11]

          if (LSM303AGR_ACC_Write_Reg(pObj, LSM303AGR_CTRL_REG4_A, data) != LSM303AGR_OK)
 800283c:	7afb      	ldrb	r3, [r7, #11]
 800283e:	461a      	mov	r2, r3
 8002840:	2123      	movs	r1, #35	; 0x23
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fb55 	bl	8002ef2 <LSM303AGR_ACC_Write_Reg>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <LSM303AGR_ACC_RegisterBusIO+0xb8>
          {
            return LSM303AGR_ERROR;
 800284e:	f04f 33ff 	mov.w	r3, #4294967295
 8002852:	e000      	b.n	8002856 <LSM303AGR_ACC_RegisterBusIO+0xba>
        }
      }
    }
  }

  return ret;
 8002854:	68fb      	ldr	r3, [r7, #12]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	08003701 	.word	0x08003701
 8002864:	08003763 	.word	0x08003763

08002868 <LSM303AGR_ACC_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Init(LSM303AGR_ACC_Object_t *pObj)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_xl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	331c      	adds	r3, #28
 8002874:	2101      	movs	r1, #1
 8002876:	4618      	mov	r0, r3
 8002878:	f001 f94a 	bl	8003b10 <lsm303agr_xl_block_data_update_set>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <LSM303AGR_ACC_Init+0x20>
  {
    return LSM303AGR_ERROR;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e02c      	b.n	80028e2 <LSM303AGR_ACC_Init+0x7a>
  }

  /* FIFO mode selection */
  if (lsm303agr_xl_fifo_mode_set(&(pObj->Ctx), LSM303AGR_BYPASS_MODE) != LSM303AGR_OK)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	331c      	adds	r3, #28
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f001 faed 	bl	8003e6e <lsm303agr_xl_fifo_mode_set>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d002      	beq.n	80028a0 <LSM303AGR_ACC_Init+0x38>
  {
    return LSM303AGR_ERROR;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	e020      	b.n	80028e2 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM303AGR_XL_ODR_100Hz;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2205      	movs	r2, #5
 80028a4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	331c      	adds	r3, #28
 80028ac:	2100      	movs	r1, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f001 f84e 	bl	8003950 <lsm303agr_xl_data_rate_set>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <LSM303AGR_ACC_Init+0x58>
  {
    return LSM303AGR_ERROR;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295
 80028be:	e010      	b.n	80028e2 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Full scale selection. */
  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), LSM303AGR_2g) != LSM303AGR_OK)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	331c      	adds	r3, #28
 80028c4:	2100      	movs	r1, #0
 80028c6:	4618      	mov	r0, r3
 80028c8:	f001 f8c4 	bl	8003a54 <lsm303agr_xl_full_scale_set>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <LSM303AGR_ACC_Init+0x70>
  {
    return LSM303AGR_ERROR;
 80028d2:	f04f 33ff 	mov.w	r3, #4294967295
 80028d6:	e004      	b.n	80028e2 <LSM303AGR_ACC_Init+0x7a>
  }

  pObj->is_initialized = 1;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <LSM303AGR_ACC_DeInit>:
 * @brief  Deinitialize the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_DeInit(LSM303AGR_ACC_Object_t *pObj)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_ACC_Disable(pObj) != LSM303AGR_OK)
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f87c 	bl	80029f0 <LSM303AGR_ACC_Disable>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <LSM303AGR_ACC_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 80028fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002902:	e008      	b.n	8002916 <LSM303AGR_ACC_DeInit+0x2c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM303AGR_XL_POWER_DOWN;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  pObj->is_initialized = 0;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <LSM303AGR_ACC_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_ReadID(LSM303AGR_ACC_Object_t *pObj, uint8_t *Id)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  if (lsm303agr_xl_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	331c      	adds	r3, #28
 800292c:	6839      	ldr	r1, [r7, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f001 fa55 	bl	8003dde <lsm303agr_xl_device_id_get>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <LSM303AGR_ACC_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 800293a:	f04f 33ff 	mov.w	r3, #4294967295
 800293e:	e000      	b.n	8002942 <LSM303AGR_ACC_ReadID+0x24>
  }

  return LSM303AGR_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
	...

0800294c <LSM303AGR_ACC_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR accelerometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_ACC_GetCapabilities(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2201      	movs	r2, #1
 800295a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	2200      	movs	r2, #0
 8002960:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	2200      	movs	r2, #0
 8002966:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	2200      	movs	r2, #0
 800296c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2200      	movs	r2, #0
 8002972:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2210      	movs	r2, #16
 8002978:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	2200      	movs	r2, #0
 800297e:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 400.0f;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	4a06      	ldr	r2, [pc, #24]	; (80029a4 <LSM303AGR_ACC_GetCapabilities+0x58>)
 800298c:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	43c80000 	.word	0x43c80000

080029a8 <LSM303AGR_ACC_Enable>:
 * @brief  Enable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Enable(LSM303AGR_ACC_Object_t *pObj)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <LSM303AGR_ACC_Enable+0x16>
  {
    return LSM303AGR_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e014      	b.n	80029e8 <LSM303AGR_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM303AGR_OK)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f103 021c 	add.w	r2, r3, #28
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80029ca:	4619      	mov	r1, r3
 80029cc:	4610      	mov	r0, r2
 80029ce:	f000 ffbf 	bl	8003950 <lsm303agr_xl_data_rate_set>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d002      	beq.n	80029de <LSM303AGR_ACC_Enable+0x36>
  {
    return LSM303AGR_ERROR;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
 80029dc:	e004      	b.n	80029e8 <LSM303AGR_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <LSM303AGR_ACC_Disable>:
 * @brief  Disable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Disable(LSM303AGR_ACC_Object_t *pObj)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <LSM303AGR_ACC_Disable+0x16>
  {
    return LSM303AGR_OK;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e01f      	b.n	8002a46 <LSM303AGR_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM303AGR_OK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f103 021c 	add.w	r2, r3, #28
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	332a      	adds	r3, #42	; 0x2a
 8002a10:	4619      	mov	r1, r3
 8002a12:	4610      	mov	r0, r2
 8002a14:	f000 ffc2 	bl	800399c <lsm303agr_xl_data_rate_get>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d002      	beq.n	8002a24 <LSM303AGR_ACC_Disable+0x34>
  {
    return LSM303AGR_ERROR;
 8002a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a22:	e010      	b.n	8002a46 <LSM303AGR_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	331c      	adds	r3, #28
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f000 ff90 	bl	8003950 <lsm303agr_xl_data_rate_set>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <LSM303AGR_ACC_Disable+0x4c>
  {
    return LSM303AGR_ERROR;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3a:	e004      	b.n	8002a46 <LSM303AGR_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <LSM303AGR_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetSensitivity(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b084      	sub	sp, #16
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	331c      	adds	r3, #28
 8002a60:	f107 020b 	add.w	r2, r7, #11
 8002a64:	4611      	mov	r1, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 ff3e 	bl	80038e8 <lsm303agr_xl_operating_mode_get>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <LSM303AGR_ACC_GetSensitivity+0x2a>
  {
    return LSM303AGR_ERROR;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	e031      	b.n	8002adc <LSM303AGR_ACC_GetSensitivity+0x8e>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (op_mode)
 8002a78:	7afb      	ldrb	r3, [r7, #11]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d01a      	beq.n	8002ab4 <LSM303AGR_ACC_GetSensitivity+0x66>
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	dc22      	bgt.n	8002ac8 <LSM303AGR_ACC_GetSensitivity+0x7a>
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <LSM303AGR_ACC_GetSensitivity+0x3e>
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d00a      	beq.n	8002aa0 <LSM303AGR_ACC_GetSensitivity+0x52>
 8002a8a:	e01d      	b.n	8002ac8 <LSM303AGR_ACC_GetSensitivity+0x7a>
  {
    case LSM303AGR_HR_12bit:
      if (LSM303AGR_ACC_GetSensitivityHR(pObj, Sensitivity) != LSM303AGR_OK)
 8002a8c:	6839      	ldr	r1, [r7, #0]
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fca8 	bl	80033e4 <LSM303AGR_ACC_GetSensitivityHR>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d01a      	beq.n	8002ad0 <LSM303AGR_ACC_GetSensitivity+0x82>
      {
        return LSM303AGR_ERROR;
 8002a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9e:	e01d      	b.n	8002adc <LSM303AGR_ACC_GetSensitivity+0x8e>
      }
      break;

    case LSM303AGR_NM_10bit:
      if (LSM303AGR_ACC_GetSensitivityNM(pObj, Sensitivity) != LSM303AGR_OK)
 8002aa0:	6839      	ldr	r1, [r7, #0]
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fce4 	bl	8003470 <LSM303AGR_ACC_GetSensitivityNM>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d012      	beq.n	8002ad4 <LSM303AGR_ACC_GetSensitivity+0x86>
      {
        return LSM303AGR_ERROR;
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab2:	e013      	b.n	8002adc <LSM303AGR_ACC_GetSensitivity+0x8e>
      }
      break;

    case LSM303AGR_LP_8bit:
      if (LSM303AGR_ACC_GetSensitivityLP(pObj, Sensitivity) != LSM303AGR_OK)
 8002ab4:	6839      	ldr	r1, [r7, #0]
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 fd20 	bl	80034fc <LSM303AGR_ACC_GetSensitivityLP>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00a      	beq.n	8002ad8 <LSM303AGR_ACC_GetSensitivity+0x8a>
      {
        return LSM303AGR_ERROR;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac6:	e009      	b.n	8002adc <LSM303AGR_ACC_GetSensitivity+0x8e>
      }
      break;

    default:
      ret = LSM303AGR_ERROR;
 8002ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8002acc:	60fb      	str	r3, [r7, #12]
      break;
 8002ace:	e004      	b.n	8002ada <LSM303AGR_ACC_GetSensitivity+0x8c>
      break;
 8002ad0:	bf00      	nop
 8002ad2:	e002      	b.n	8002ada <LSM303AGR_ACC_GetSensitivity+0x8c>
      break;
 8002ad4:	bf00      	nop
 8002ad6:	e000      	b.n	8002ada <LSM303AGR_ACC_GetSensitivity+0x8c>
      break;
 8002ad8:	bf00      	nop
  }

  return ret;
 8002ada:	68fb      	ldr	r3, [r7, #12]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <LSM303AGR_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float *Odr)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;
  lsm303agr_odr_a_t odr_low_level;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	331c      	adds	r3, #28
 8002af6:	f107 020b 	add.w	r2, r7, #11
 8002afa:	4611      	mov	r1, r2
 8002afc:	4618      	mov	r0, r3
 8002afe:	f000 fef3 	bl	80038e8 <lsm303agr_xl_operating_mode_get>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <LSM303AGR_ACC_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 8002b08:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0c:	e09d      	b.n	8002c4a <LSM303AGR_ACC_GetOutputDataRate+0x166>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	331c      	adds	r3, #28
 8002b12:	f107 020a 	add.w	r2, r7, #10
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f000 ff3f 	bl	800399c <lsm303agr_xl_data_rate_get>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d002      	beq.n	8002b2a <LSM303AGR_ACC_GetOutputDataRate+0x46>
  {
    return LSM303AGR_ERROR;
 8002b24:	f04f 33ff 	mov.w	r3, #4294967295
 8002b28:	e08f      	b.n	8002c4a <LSM303AGR_ACC_GetOutputDataRate+0x166>
  }

  if (op_mode == LSM303AGR_LP_8bit) /* LP mode */
 8002b2a:	7afb      	ldrb	r3, [r7, #11]
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d147      	bne.n	8002bc0 <LSM303AGR_ACC_GetOutputDataRate+0xdc>
  {
    switch (odr_low_level)
 8002b30:	7abb      	ldrb	r3, [r7, #10]
 8002b32:	2b09      	cmp	r3, #9
 8002b34:	d840      	bhi.n	8002bb8 <LSM303AGR_ACC_GetOutputDataRate+0xd4>
 8002b36:	a201      	add	r2, pc, #4	; (adr r2, 8002b3c <LSM303AGR_ACC_GetOutputDataRate+0x58>)
 8002b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3c:	08002b65 	.word	0x08002b65
 8002b40:	08002b6f 	.word	0x08002b6f
 8002b44:	08002b79 	.word	0x08002b79
 8002b48:	08002b81 	.word	0x08002b81
 8002b4c:	08002b89 	.word	0x08002b89
 8002b50:	08002b91 	.word	0x08002b91
 8002b54:	08002b99 	.word	0x08002b99
 8002b58:	08002ba1 	.word	0x08002ba1
 8002b5c:	08002ba9 	.word	0x08002ba9
 8002b60:	08002bb1 	.word	0x08002bb1
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
        break;
 8002b6c:	e06c      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002b74:	601a      	str	r2, [r3, #0]
        break;
 8002b76:	e067      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	4a36      	ldr	r2, [pc, #216]	; (8002c54 <LSM303AGR_ACC_GetOutputDataRate+0x170>)
 8002b7c:	601a      	str	r2, [r3, #0]
        break;
 8002b7e:	e063      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	4a35      	ldr	r2, [pc, #212]	; (8002c58 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 8002b84:	601a      	str	r2, [r3, #0]
        break;
 8002b86:	e05f      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	4a34      	ldr	r2, [pc, #208]	; (8002c5c <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 8002b8c:	601a      	str	r2, [r3, #0]
        break;
 8002b8e:	e05b      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	4a33      	ldr	r2, [pc, #204]	; (8002c60 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 8002b94:	601a      	str	r2, [r3, #0]
        break;
 8002b96:	e057      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	4a32      	ldr	r2, [pc, #200]	; (8002c64 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 8002b9c:	601a      	str	r2, [r3, #0]
        break;
 8002b9e:	e053      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	4a31      	ldr	r2, [pc, #196]	; (8002c68 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 8002ba4:	601a      	str	r2, [r3, #0]
        break;
 8002ba6:	e04f      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_1kHz620_LP:
        *Odr = 1620.0f;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	4a30      	ldr	r2, [pc, #192]	; (8002c6c <LSM303AGR_ACC_GetOutputDataRate+0x188>)
 8002bac:	601a      	str	r2, [r3, #0]
        break;
 8002bae:	e04b      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 5376.0f;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	4a2f      	ldr	r2, [pc, #188]	; (8002c70 <LSM303AGR_ACC_GetOutputDataRate+0x18c>)
 8002bb4:	601a      	str	r2, [r3, #0]
        break;
 8002bb6:	e047      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      default:
        ret = LSM303AGR_ERROR;
 8002bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbc:	60fb      	str	r3, [r7, #12]
        break;
 8002bbe:	e043      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>
    }
  }
  else /* HR and NM modes */
  {
    switch (odr_low_level)
 8002bc0:	7abb      	ldrb	r3, [r7, #10]
 8002bc2:	2b09      	cmp	r3, #9
 8002bc4:	d83c      	bhi.n	8002c40 <LSM303AGR_ACC_GetOutputDataRate+0x15c>
 8002bc6:	a201      	add	r2, pc, #4	; (adr r2, 8002bcc <LSM303AGR_ACC_GetOutputDataRate+0xe8>)
 8002bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bcc:	08002bf5 	.word	0x08002bf5
 8002bd0:	08002bff 	.word	0x08002bff
 8002bd4:	08002c09 	.word	0x08002c09
 8002bd8:	08002c11 	.word	0x08002c11
 8002bdc:	08002c19 	.word	0x08002c19
 8002be0:	08002c21 	.word	0x08002c21
 8002be4:	08002c29 	.word	0x08002c29
 8002be8:	08002c31 	.word	0x08002c31
 8002bec:	08002c41 	.word	0x08002c41
 8002bf0:	08002c39 	.word	0x08002c39
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
        break;
 8002bfc:	e024      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002c04:	601a      	str	r2, [r3, #0]
        break;
 8002c06:	e01f      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	4a12      	ldr	r2, [pc, #72]	; (8002c54 <LSM303AGR_ACC_GetOutputDataRate+0x170>)
 8002c0c:	601a      	str	r2, [r3, #0]
        break;
 8002c0e:	e01b      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	4a11      	ldr	r2, [pc, #68]	; (8002c58 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 8002c14:	601a      	str	r2, [r3, #0]
        break;
 8002c16:	e017      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	4a10      	ldr	r2, [pc, #64]	; (8002c5c <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 8002c1c:	601a      	str	r2, [r3, #0]
        break;
 8002c1e:	e013      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	4a0f      	ldr	r2, [pc, #60]	; (8002c60 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 8002c24:	601a      	str	r2, [r3, #0]
        break;
 8002c26:	e00f      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	4a0e      	ldr	r2, [pc, #56]	; (8002c64 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 8002c2c:	601a      	str	r2, [r3, #0]
        break;
 8002c2e:	e00b      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	4a0d      	ldr	r2, [pc, #52]	; (8002c68 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 8002c34:	601a      	str	r2, [r3, #0]
        break;
 8002c36:	e007      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 1344.0f;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <LSM303AGR_ACC_GetOutputDataRate+0x190>)
 8002c3c:	601a      	str	r2, [r3, #0]
        break;
 8002c3e:	e003      	b.n	8002c48 <LSM303AGR_ACC_GetOutputDataRate+0x164>

      default:
        ret = LSM303AGR_ERROR;
 8002c40:	f04f 33ff 	mov.w	r3, #4294967295
 8002c44:	60fb      	str	r3, [r7, #12]
        break;
 8002c46:	bf00      	nop
    }
  }

  return ret;
 8002c48:	68fb      	ldr	r3, [r7, #12]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	41200000 	.word	0x41200000
 8002c58:	41c80000 	.word	0x41c80000
 8002c5c:	42480000 	.word	0x42480000
 8002c60:	42c80000 	.word	0x42c80000
 8002c64:	43480000 	.word	0x43480000
 8002c68:	43c80000 	.word	0x43c80000
 8002c6c:	44ca8000 	.word	0x44ca8000
 8002c70:	45a80000 	.word	0x45a80000
 8002c74:	44a80000 	.word	0x44a80000

08002c78 <LSM303AGR_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d106      	bne.n	8002c9c <LSM303AGR_ACC_SetOutputDataRate+0x24>
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002c8e:	ed97 0a00 	vldr	s0, [r7]
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fc78 	bl	8003588 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	e005      	b.n	8002ca8 <LSM303AGR_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002c9c:	ed97 0a00 	vldr	s0, [r7]
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 fcd3 	bl	800364c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>
 8002ca6:	4603      	mov	r3, r0
  }
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <LSM303AGR_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t *FullScale)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM303AGR_OK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	331c      	adds	r3, #28
 8002cc2:	f107 020b 	add.w	r2, r7, #11
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fee9 	bl	8003aa0 <lsm303agr_xl_full_scale_get>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <LSM303AGR_ACC_GetFullScale+0x2a>
  {
    return LSM303AGR_ERROR;
 8002cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd8:	e023      	b.n	8002d22 <LSM303AGR_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8002cda:	7afb      	ldrb	r3, [r7, #11]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d81b      	bhi.n	8002d18 <LSM303AGR_ACC_GetFullScale+0x68>
 8002ce0:	a201      	add	r2, pc, #4	; (adr r2, 8002ce8 <LSM303AGR_ACC_GetFullScale+0x38>)
 8002ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce6:	bf00      	nop
 8002ce8:	08002cf9 	.word	0x08002cf9
 8002cec:	08002d01 	.word	0x08002d01
 8002cf0:	08002d09 	.word	0x08002d09
 8002cf4:	08002d11 	.word	0x08002d11
  {
    case LSM303AGR_2g:
      *FullScale =  2;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	601a      	str	r2, [r3, #0]
      break;
 8002cfe:	e00f      	b.n	8002d20 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_4g:
      *FullScale =  4;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2204      	movs	r2, #4
 8002d04:	601a      	str	r2, [r3, #0]
      break;
 8002d06:	e00b      	b.n	8002d20 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_8g:
      *FullScale =  8;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	601a      	str	r2, [r3, #0]
      break;
 8002d0e:	e007      	b.n	8002d20 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_16g:
      *FullScale = 16;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	2210      	movs	r2, #16
 8002d14:	601a      	str	r2, [r3, #0]
      break;
 8002d16:	e003      	b.n	8002d20 <LSM303AGR_ACC_GetFullScale+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002d18:	f04f 33ff 	mov.w	r3, #4294967295
 8002d1c:	60fb      	str	r3, [r7, #12]
      break;
 8002d1e:	bf00      	nop
  }

  return ret;
 8002d20:	68fb      	ldr	r3, [r7, #12]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop

08002d2c <LSM303AGR_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t FullScale)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  lsm303agr_fs_a_t new_fs;

  new_fs = (FullScale <= 2) ? LSM303AGR_2g
           : (FullScale <= 4) ? LSM303AGR_4g
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	dd0b      	ble.n	8002d54 <LSM303AGR_ACC_SetFullScale+0x28>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	dd06      	ble.n	8002d50 <LSM303AGR_ACC_SetFullScale+0x24>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	dc01      	bgt.n	8002d4c <LSM303AGR_ACC_SetFullScale+0x20>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	e004      	b.n	8002d56 <LSM303AGR_ACC_SetFullScale+0x2a>
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e002      	b.n	8002d56 <LSM303AGR_ACC_SetFullScale+0x2a>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <LSM303AGR_ACC_SetFullScale+0x2a>
 8002d54:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM303AGR_2g
 8002d56:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM303AGR_8g
           :                    LSM303AGR_16g;

  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM303AGR_OK)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	331c      	adds	r3, #28
 8002d5c:	7bfa      	ldrb	r2, [r7, #15]
 8002d5e:	4611      	mov	r1, r2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fe77 	bl	8003a54 <lsm303agr_xl_full_scale_set>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <LSM303AGR_ACC_SetFullScale+0x46>
  {
    return LSM303AGR_ERROR;
 8002d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d70:	e000      	b.n	8002d74 <LSM303AGR_ACC_SetFullScale+0x48>
  }

  return LSM303AGR_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <LSM303AGR_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxesRaw(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  int16_t divisor = 1;
 8002d86:	2301      	movs	r3, #1
 8002d88:	83fb      	strh	r3, [r7, #30]
  lsm303agr_axis3bit16_t data_raw;
  int32_t ret = LSM303AGR_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61bb      	str	r3, [r7, #24]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	331c      	adds	r3, #28
 8002d92:	f107 020f 	add.w	r2, r7, #15
 8002d96:	4611      	mov	r1, r2
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 fda5 	bl	80038e8 <lsm303agr_xl_operating_mode_get>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <LSM303AGR_ACC_GetAxesRaw+0x2e>
  {
    return LSM303AGR_ERROR;
 8002da4:	f04f 33ff 	mov.w	r3, #4294967295
 8002da8:	e04a      	b.n	8002e40 <LSM303AGR_ACC_GetAxesRaw+0xc4>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (op_mode)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d00c      	beq.n	8002dca <LSM303AGR_ACC_GetAxesRaw+0x4e>
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	dc0e      	bgt.n	8002dd2 <LSM303AGR_ACC_GetAxesRaw+0x56>
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <LSM303AGR_ACC_GetAxesRaw+0x42>
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d003      	beq.n	8002dc4 <LSM303AGR_ACC_GetAxesRaw+0x48>
 8002dbc:	e009      	b.n	8002dd2 <LSM303AGR_ACC_GetAxesRaw+0x56>
  {
    case LSM303AGR_HR_12bit:
      divisor = 16;
 8002dbe:	2310      	movs	r3, #16
 8002dc0:	83fb      	strh	r3, [r7, #30]
      break;
 8002dc2:	e00a      	b.n	8002dda <LSM303AGR_ACC_GetAxesRaw+0x5e>

    case LSM303AGR_NM_10bit:
      divisor = 64;
 8002dc4:	2340      	movs	r3, #64	; 0x40
 8002dc6:	83fb      	strh	r3, [r7, #30]
      break;
 8002dc8:	e007      	b.n	8002dda <LSM303AGR_ACC_GetAxesRaw+0x5e>

    case LSM303AGR_LP_8bit:
      divisor = 256;
 8002dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dce:	83fb      	strh	r3, [r7, #30]
      break;
 8002dd0:	e003      	b.n	8002dda <LSM303AGR_ACC_GetAxesRaw+0x5e>

    default:
      ret = LSM303AGR_ERROR;
 8002dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd6:	61bb      	str	r3, [r7, #24]
      break;
 8002dd8:	bf00      	nop
  }

  if (ret == LSM303AGR_ERROR)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de0:	d101      	bne.n	8002de6 <LSM303AGR_ACC_GetAxesRaw+0x6a>
  {
    return ret;
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	e02c      	b.n	8002e40 <LSM303AGR_ACC_GetAxesRaw+0xc4>
  }

  /* Read raw data values. */
  if (lsm303agr_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM303AGR_OK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	331c      	adds	r3, #28
 8002dea:	f107 0210 	add.w	r2, r7, #16
 8002dee:	4611      	mov	r1, r2
 8002df0:	4618      	mov	r0, r3
 8002df2:	f000 feb3 	bl	8003b5c <lsm303agr_acceleration_raw_get>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <LSM303AGR_ACC_GetAxesRaw+0x86>
  {
    return LSM303AGR_ERROR;
 8002dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002e00:	e01e      	b.n	8002e40 <LSM303AGR_ACC_GetAxesRaw+0xc4>
  }

  /* Format the data. */
  Value->x = (data_raw.i16bit[0] / divisor);
 8002e02:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002e06:	461a      	mov	r2, r3
 8002e08:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e10:	b21a      	sxth	r2, r3
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	801a      	strh	r2, [r3, #0]
  Value->y = (data_raw.i16bit[1] / divisor);
 8002e16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e20:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e24:	b21a      	sxth	r2, r3
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	805a      	strh	r2, [r3, #2]
  Value->z = (data_raw.i16bit[2] / divisor);
 8002e2a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e34:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e38:	b21a      	sxth	r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	809a      	strh	r2, [r3, #4]

  return ret;
 8002e3e:	69bb      	ldr	r3, [r7, #24]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3720      	adds	r7, #32
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <LSM303AGR_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxes(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Axes_t *Acceleration)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  LSM303AGR_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LSM303AGR_ACC_GetAxesRaw(pObj, &data_raw) != LSM303AGR_OK)
 8002e58:	f107 0310 	add.w	r3, r7, #16
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff ff8c 	bl	8002d7c <LSM303AGR_ACC_GetAxesRaw>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <LSM303AGR_ACC_GetAxes+0x28>
  {
    return LSM303AGR_ERROR;
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	e03c      	b.n	8002eea <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Get LSM303AGR actual sensitivity. */
  if (LSM303AGR_ACC_GetSensitivity(pObj, &sensitivity) != LSM303AGR_OK)
 8002e70:	f107 030c 	add.w	r3, r7, #12
 8002e74:	4619      	mov	r1, r3
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f7ff fde9 	bl	8002a4e <LSM303AGR_ACC_GetSensitivity>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <LSM303AGR_ACC_GetAxes+0x40>
  {
    return LSM303AGR_ERROR;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e030      	b.n	8002eea <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002e88:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002e8c:	ee07 3a90 	vmov	s15, r3
 8002e90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ea0:	ee17 2a90 	vmov	r2, s15
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8002ea8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002eac:	ee07 3a90 	vmov	s15, r3
 8002eb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ebc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ec0:	ee17 2a90 	vmov	r2, s15
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002ec8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ecc:	ee07 3a90 	vmov	s15, r3
 8002ed0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee0:	ee17 2a90 	vmov	r2, s15
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <LSM303AGR_ACC_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Write_Reg(LSM303AGR_ACC_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	460b      	mov	r3, r1
 8002efc:	70fb      	strb	r3, [r7, #3]
 8002efe:	4613      	mov	r3, r2
 8002f00:	70bb      	strb	r3, [r7, #2]
  if (lsm303agr_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM303AGR_OK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f103 001c 	add.w	r0, r3, #28
 8002f08:	1cba      	adds	r2, r7, #2
 8002f0a:	78f9      	ldrb	r1, [r7, #3]
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f000 fcd3 	bl	80038b8 <lsm303agr_write_reg>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <LSM303AGR_ACC_Write_Reg+0x2c>
  {
    return LSM303AGR_ERROR;
 8002f18:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1c:	e000      	b.n	8002f20 <LSM303AGR_ACC_Write_Reg+0x2e>
  }

  return LSM303AGR_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <LSM303AGR_MAG_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_RegisterBusIO(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d103      	bne.n	8002f44 <LSM303AGR_MAG_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 8002f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	e04b      	b.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	7b1a      	ldrb	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	695a      	ldr	r2, [r3, #20]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	699a      	ldr	r2, [r3, #24]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a1a      	ldr	r2, [pc, #104]	; (8002fe8 <LSM303AGR_MAG_RegisterBusIO+0xc0>)
 8002f80:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a19      	ldr	r2, [pc, #100]	; (8002fec <LSM303AGR_MAG_RegisterBusIO+0xc4>)
 8002f86:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d103      	bne.n	8002f9e <LSM303AGR_MAG_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 8002f96:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	e01e      	b.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4798      	blx	r3
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <LSM303AGR_MAG_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 8002faa:	f04f 33ff 	mov.w	r3, #4294967295
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	e014      	b.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else
    {
      if (pObj->IO.BusType != LSM303AGR_I2C_BUS) /* If the bus type is not I2C */
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d010      	beq.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10b      	bne.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
        {
          /* Disable I2C interface on the component */
          if (lsm303agr_mag_i2c_interface_set(&(pObj->Ctx), LSM303AGR_I2C_DISABLE) != LSM303AGR_OK)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	331c      	adds	r3, #28
 8002fc8:	2101      	movs	r1, #1
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f000 ff75 	bl	8003eba <lsm303agr_mag_i2c_interface_set>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <LSM303AGR_MAG_RegisterBusIO+0xb4>
          {
            return LSM303AGR_ERROR;
 8002fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002fda:	e000      	b.n	8002fde <LSM303AGR_MAG_RegisterBusIO+0xb6>
        }
      }
    }
  }

  return ret;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	080037c5 	.word	0x080037c5
 8002fec:	08003827 	.word	0x08003827

08002ff0 <LSM303AGR_MAG_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Init(LSM303AGR_MAG_Object_t *pObj)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_mag_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	331c      	adds	r3, #28
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 fe7c 	bl	8003cfc <lsm303agr_mag_block_data_update_set>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d002      	beq.n	8003010 <LSM303AGR_MAG_Init+0x20>
  {
    return LSM303AGR_ERROR;
 800300a:	f04f 33ff 	mov.w	r3, #4294967295
 800300e:	e028      	b.n	8003062 <LSM303AGR_MAG_Init+0x72>
  }

  /* Operating mode selection - power down */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	331c      	adds	r3, #28
 8003014:	2102      	movs	r1, #2
 8003016:	4618      	mov	r0, r3
 8003018:	f000 fdeb 	bl	8003bf2 <lsm303agr_mag_operating_mode_set>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <LSM303AGR_MAG_Init+0x38>
  {
    return LSM303AGR_ERROR;
 8003022:	f04f 33ff 	mov.w	r3, #4294967295
 8003026:	e01c      	b.n	8003062 <LSM303AGR_MAG_Init+0x72>
  }

  /* Output data rate selection */
  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), LSM303AGR_MG_ODR_100Hz) != LSM303AGR_OK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	331c      	adds	r3, #28
 800302c:	2103      	movs	r1, #3
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fe05 	bl	8003c3e <lsm303agr_mag_data_rate_set>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <LSM303AGR_MAG_Init+0x50>
  {
    return LSM303AGR_ERROR;
 800303a:	f04f 33ff 	mov.w	r3, #4294967295
 800303e:	e010      	b.n	8003062 <LSM303AGR_MAG_Init+0x72>
  }

  /* Self Test disabled. */
  if (lsm303agr_mag_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LSM303AGR_OK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	331c      	adds	r3, #28
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f000 feeb 	bl	8003e22 <lsm303agr_mag_self_test_set>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <LSM303AGR_MAG_Init+0x68>
  {
    return LSM303AGR_ERROR;
 8003052:	f04f 33ff 	mov.w	r3, #4294967295
 8003056:	e004      	b.n	8003062 <LSM303AGR_MAG_Init+0x72>
  }

  pObj->is_initialized = 1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <LSM303AGR_MAG_DeInit>:
 * @brief  Deinitialize the LSM303AGR magnetometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_DeInit(LSM303AGR_MAG_Object_t *pObj)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_MAG_Disable(pObj) != LSM303AGR_OK)
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f874 	bl	8003160 <LSM303AGR_MAG_Disable>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <LSM303AGR_MAG_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 800307e:	f04f 33ff 	mov.w	r3, #4294967295
 8003082:	e004      	b.n	800308e <LSM303AGR_MAG_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <LSM303AGR_MAG_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_ReadID(LSM303AGR_MAG_Object_t *pObj, uint8_t *Id)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
 800309e:	6039      	str	r1, [r7, #0]
  if (lsm303agr_mag_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	331c      	adds	r3, #28
 80030a4:	6839      	ldr	r1, [r7, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 feaa 	bl	8003e00 <lsm303agr_mag_device_id_get>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <LSM303AGR_MAG_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 80030b2:	f04f 33ff 	mov.w	r3, #4294967295
 80030b6:	e000      	b.n	80030ba <LSM303AGR_MAG_ReadID+0x24>
  }

  return LSM303AGR_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <LSM303AGR_MAG_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR magnetometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_MAG_GetCapabilities(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	2201      	movs	r2, #1
 80030de:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	2200      	movs	r2, #0
 80030e4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	2200      	movs	r2, #0
 80030ea:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2232      	movs	r2, #50	; 0x32
 80030f6:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	f04f 0200 	mov.w	r2, #0
 8003106:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	4a04      	ldr	r2, [pc, #16]	; (800311c <LSM303AGR_MAG_GetCapabilities+0x58>)
 800310c:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	42c80000 	.word	0x42c80000

08003120 <LSM303AGR_MAG_Enable>:
 * @brief Enable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Enable(LSM303AGR_MAG_Object_t *pObj)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <LSM303AGR_MAG_Enable+0x16>
  {
    return LSM303AGR_OK;
 8003132:	2300      	movs	r3, #0
 8003134:	e010      	b.n	8003158 <LSM303AGR_MAG_Enable+0x38>
  }

  /* Output data rate selection. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_CONTINUOUS_MODE) != LSM303AGR_OK)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	331c      	adds	r3, #28
 800313a:	2100      	movs	r1, #0
 800313c:	4618      	mov	r0, r3
 800313e:	f000 fd58 	bl	8003bf2 <lsm303agr_mag_operating_mode_set>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <LSM303AGR_MAG_Enable+0x2e>
  {
    return LSM303AGR_ERROR;
 8003148:	f04f 33ff 	mov.w	r3, #4294967295
 800314c:	e004      	b.n	8003158 <LSM303AGR_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <LSM303AGR_MAG_Disable>:
 * @brief Disable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Disable(LSM303AGR_MAG_Object_t *pObj)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <LSM303AGR_MAG_Disable+0x16>
  {
    return LSM303AGR_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e010      	b.n	8003198 <LSM303AGR_MAG_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	331c      	adds	r3, #28
 800317a:	2102      	movs	r1, #2
 800317c:	4618      	mov	r0, r3
 800317e:	f000 fd38 	bl	8003bf2 <lsm303agr_mag_operating_mode_set>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d002      	beq.n	800318e <LSM303AGR_MAG_Disable+0x2e>
  {
    return LSM303AGR_ERROR;
 8003188:	f04f 33ff 	mov.w	r3, #4294967295
 800318c:	e004      	b.n	8003198 <LSM303AGR_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <LSM303AGR_MAG_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetSensitivity(LSM303AGR_MAG_Object_t *pObj, float *Sensitivity)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  *Sensitivity = LSM303AGR_MAG_SENSITIVITY_FS_50GAUSS;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80031b0:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <LSM303AGR_MAG_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float *Odr)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
  lsm303agr_mg_odr_m_t odr_low_level;

  /* Get current output data rate. */
  if (lsm303agr_mag_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	331c      	adds	r3, #28
 80031d2:	f107 020b 	add.w	r2, r7, #11
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 fd57 	bl	8003c8c <lsm303agr_mag_data_rate_get>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <LSM303AGR_MAG_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 80031e4:	f04f 33ff 	mov.w	r3, #4294967295
 80031e8:	e023      	b.n	8003232 <LSM303AGR_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 80031ea:	7afb      	ldrb	r3, [r7, #11]
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d81b      	bhi.n	8003228 <LSM303AGR_MAG_GetOutputDataRate+0x68>
 80031f0:	a201      	add	r2, pc, #4	; (adr r2, 80031f8 <LSM303AGR_MAG_GetOutputDataRate+0x38>)
 80031f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f6:	bf00      	nop
 80031f8:	08003209 	.word	0x08003209
 80031fc:	08003211 	.word	0x08003211
 8003200:	08003219 	.word	0x08003219
 8003204:	08003221 	.word	0x08003221
  {
    case LSM303AGR_MG_ODR_10Hz:
      *Odr = 10.0f;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	4a0c      	ldr	r2, [pc, #48]	; (800323c <LSM303AGR_MAG_GetOutputDataRate+0x7c>)
 800320c:	601a      	str	r2, [r3, #0]
      break;
 800320e:	e00f      	b.n	8003230 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_20Hz:
      *Odr = 20.0f;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	4a0b      	ldr	r2, [pc, #44]	; (8003240 <LSM303AGR_MAG_GetOutputDataRate+0x80>)
 8003214:	601a      	str	r2, [r3, #0]
      break;
 8003216:	e00b      	b.n	8003230 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_50Hz:
      *Odr = 50.0f;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	4a0a      	ldr	r2, [pc, #40]	; (8003244 <LSM303AGR_MAG_GetOutputDataRate+0x84>)
 800321c:	601a      	str	r2, [r3, #0]
      break;
 800321e:	e007      	b.n	8003230 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_100Hz:
      *Odr = 100.0f;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	4a09      	ldr	r2, [pc, #36]	; (8003248 <LSM303AGR_MAG_GetOutputDataRate+0x88>)
 8003224:	601a      	str	r2, [r3, #0]
      break;
 8003226:	e003      	b.n	8003230 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8003228:	f04f 33ff 	mov.w	r3, #4294967295
 800322c:	60fb      	str	r3, [r7, #12]
      break;
 800322e:	bf00      	nop
  }

  return ret;
 8003230:	68fb      	ldr	r3, [r7, #12]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	41200000 	.word	0x41200000
 8003240:	41a00000 	.word	0x41a00000
 8003244:	42480000 	.word	0x42480000
 8003248:	42c80000 	.word	0x42c80000

0800324c <LSM303AGR_MAG_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float Odr)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_mg_odr_m_t new_odr;

  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
            : (Odr <= 20.000f) ? LSM303AGR_MG_ODR_20Hz
 8003258:	edd7 7a00 	vldr	s15, [r7]
 800325c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003268:	d801      	bhi.n	800326e <LSM303AGR_MAG_SetOutputDataRate+0x22>
 800326a:	2300      	movs	r3, #0
 800326c:	e016      	b.n	800329c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 800326e:	edd7 7a00 	vldr	s15, [r7]
 8003272:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	d801      	bhi.n	8003284 <LSM303AGR_MAG_SetOutputDataRate+0x38>
 8003280:	2301      	movs	r3, #1
 8003282:	e00b      	b.n	800329c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8003284:	edd7 7a00 	vldr	s15, [r7]
 8003288:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80032c4 <LSM303AGR_MAG_SetOutputDataRate+0x78>
 800328c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003294:	d801      	bhi.n	800329a <LSM303AGR_MAG_SetOutputDataRate+0x4e>
 8003296:	2302      	movs	r3, #2
 8003298:	e000      	b.n	800329c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 800329a:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
 800329c:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LSM303AGR_MG_ODR_50Hz
            :                    LSM303AGR_MG_ODR_100Hz;

  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	331c      	adds	r3, #28
 80032a2:	7bfa      	ldrb	r2, [r7, #15]
 80032a4:	4611      	mov	r1, r2
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 fcc9 	bl	8003c3e <lsm303agr_mag_data_rate_set>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d002      	beq.n	80032b8 <LSM303AGR_MAG_SetOutputDataRate+0x6c>
  {
    return LSM303AGR_ERROR;
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295
 80032b6:	e000      	b.n	80032ba <LSM303AGR_MAG_SetOutputDataRate+0x6e>
  }

  return LSM303AGR_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	42480000 	.word	0x42480000

080032c8 <LSM303AGR_MAG_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t *FullScale)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2232      	movs	r2, #50	; 0x32
 80032d6:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <LSM303AGR_MAG_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t FullScale)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	6039      	str	r1, [r7, #0]
  return LSM303AGR_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <LSM303AGR_MAG_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxesRaw(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b084      	sub	sp, #16
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
 8003306:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM303AGR_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	331c      	adds	r3, #28
 800330c:	f107 0208 	add.w	r2, r7, #8
 8003310:	4611      	mov	r1, r2
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fd18 	bl	8003d48 <lsm303agr_magnetic_raw_get>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <LSM303AGR_MAG_GetAxesRaw+0x26>
  {
    return LSM303AGR_ERROR;
 800331e:	f04f 33ff 	mov.w	r3, #4294967295
 8003322:	e00c      	b.n	800333e <LSM303AGR_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003324:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800332c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003334:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	809a      	strh	r2, [r3, #4]

  return LSM303AGR_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <LSM303AGR_MAG_GetAxes>:
 * @param  pObj the device pObj
 * @param  MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxes(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Axes_t *MagneticField)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b086      	sub	sp, #24
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM303AGR_OK)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	331c      	adds	r3, #28
 8003354:	f107 0210 	add.w	r2, r7, #16
 8003358:	4611      	mov	r1, r2
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fcf4 	bl	8003d48 <lsm303agr_magnetic_raw_get>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d002      	beq.n	800336c <LSM303AGR_MAG_GetAxes+0x26>
  {
    return LSM303AGR_ERROR;
 8003366:	f04f 33ff 	mov.w	r3, #4294967295
 800336a:	e036      	b.n	80033da <LSM303AGR_MAG_GetAxes+0x94>
  }

  /* Get LSM303AGR actual sensitivity. */
  (void)LSM303AGR_MAG_GetSensitivity(pObj, &sensitivity);
 800336c:	f107 030c 	add.w	r3, r7, #12
 8003370:	4619      	mov	r1, r3
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff ff14 	bl	80031a0 <LSM303AGR_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003378:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800337c:	ee07 3a90 	vmov	s15, r3
 8003380:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003384:	edd7 7a03 	vldr	s15, [r7, #12]
 8003388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800338c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003390:	ee17 2a90 	vmov	r2, s15
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003398:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800339c:	ee07 3a90 	vmov	s15, r3
 80033a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033b0:	ee17 2a90 	vmov	r2, s15
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80033b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80033c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033d0:	ee17 2a90 	vmov	r2, s15
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <LSM303AGR_ACC_GetSensitivityHR>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityHR(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	331c      	adds	r3, #28
 80033f6:	f107 020b 	add.w	r2, r7, #11
 80033fa:	4611      	mov	r1, r2
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fb4f 	bl	8003aa0 <lsm303agr_xl_full_scale_get>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <LSM303AGR_ACC_GetSensitivityHR+0x2a>
  {
    return LSM303AGR_ERROR;
 8003408:	f04f 33ff 	mov.w	r3, #4294967295
 800340c:	e023      	b.n	8003456 <LSM303AGR_ACC_GetSensitivityHR+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 800340e:	7afb      	ldrb	r3, [r7, #11]
 8003410:	2b03      	cmp	r3, #3
 8003412:	d81b      	bhi.n	800344c <LSM303AGR_ACC_GetSensitivityHR+0x68>
 8003414:	a201      	add	r2, pc, #4	; (adr r2, 800341c <LSM303AGR_ACC_GetSensitivityHR+0x38>)
 8003416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341a:	bf00      	nop
 800341c:	0800342d 	.word	0x0800342d
 8003420:	08003435 	.word	0x08003435
 8003424:	0800343d 	.word	0x0800343d
 8003428:	08003445 	.word	0x08003445
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_HIGH_RESOLUTION_MODE;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	4a0c      	ldr	r2, [pc, #48]	; (8003460 <LSM303AGR_ACC_GetSensitivityHR+0x7c>)
 8003430:	601a      	str	r2, [r3, #0]
      break;
 8003432:	e00f      	b.n	8003454 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_HIGH_RESOLUTION_MODE;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <LSM303AGR_ACC_GetSensitivityHR+0x80>)
 8003438:	601a      	str	r2, [r3, #0]
      break;
 800343a:	e00b      	b.n	8003454 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_HIGH_RESOLUTION_MODE;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	4a0a      	ldr	r2, [pc, #40]	; (8003468 <LSM303AGR_ACC_GetSensitivityHR+0x84>)
 8003440:	601a      	str	r2, [r3, #0]
      break;
 8003442:	e007      	b.n	8003454 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_HIGH_RESOLUTION_MODE;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	4a09      	ldr	r2, [pc, #36]	; (800346c <LSM303AGR_ACC_GetSensitivityHR+0x88>)
 8003448:	601a      	str	r2, [r3, #0]
      break;
 800344a:	e003      	b.n	8003454 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    default:
      ret = LSM303AGR_ERROR;
 800344c:	f04f 33ff 	mov.w	r3, #4294967295
 8003450:	60fb      	str	r3, [r7, #12]
      break;
 8003452:	bf00      	nop
  }

  return ret;
 8003454:	68fb      	ldr	r3, [r7, #12]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	3f7ae148 	.word	0x3f7ae148
 8003464:	3ff9999a 	.word	0x3ff9999a
 8003468:	4079999a 	.word	0x4079999a
 800346c:	413b851f 	.word	0x413b851f

08003470 <LSM303AGR_ACC_GetSensitivityNM>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityNM(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	331c      	adds	r3, #28
 8003482:	f107 020b 	add.w	r2, r7, #11
 8003486:	4611      	mov	r1, r2
 8003488:	4618      	mov	r0, r3
 800348a:	f000 fb09 	bl	8003aa0 <lsm303agr_xl_full_scale_get>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d002      	beq.n	800349a <LSM303AGR_ACC_GetSensitivityNM+0x2a>
  {
    return LSM303AGR_ERROR;
 8003494:	f04f 33ff 	mov.w	r3, #4294967295
 8003498:	e023      	b.n	80034e2 <LSM303AGR_ACC_GetSensitivityNM+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 800349a:	7afb      	ldrb	r3, [r7, #11]
 800349c:	2b03      	cmp	r3, #3
 800349e:	d81b      	bhi.n	80034d8 <LSM303AGR_ACC_GetSensitivityNM+0x68>
 80034a0:	a201      	add	r2, pc, #4	; (adr r2, 80034a8 <LSM303AGR_ACC_GetSensitivityNM+0x38>)
 80034a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a6:	bf00      	nop
 80034a8:	080034b9 	.word	0x080034b9
 80034ac:	080034c1 	.word	0x080034c1
 80034b0:	080034c9 	.word	0x080034c9
 80034b4:	080034d1 	.word	0x080034d1
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_NORMAL_MODE;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	4a0c      	ldr	r2, [pc, #48]	; (80034ec <LSM303AGR_ACC_GetSensitivityNM+0x7c>)
 80034bc:	601a      	str	r2, [r3, #0]
      break;
 80034be:	e00f      	b.n	80034e0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_NORMAL_MODE;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	4a0b      	ldr	r2, [pc, #44]	; (80034f0 <LSM303AGR_ACC_GetSensitivityNM+0x80>)
 80034c4:	601a      	str	r2, [r3, #0]
      break;
 80034c6:	e00b      	b.n	80034e0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_NORMAL_MODE;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	4a0a      	ldr	r2, [pc, #40]	; (80034f4 <LSM303AGR_ACC_GetSensitivityNM+0x84>)
 80034cc:	601a      	str	r2, [r3, #0]
      break;
 80034ce:	e007      	b.n	80034e0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_NORMAL_MODE;
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	4a09      	ldr	r2, [pc, #36]	; (80034f8 <LSM303AGR_ACC_GetSensitivityNM+0x88>)
 80034d4:	601a      	str	r2, [r3, #0]
      break;
 80034d6:	e003      	b.n	80034e0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    default:
      ret = LSM303AGR_ERROR;
 80034d8:	f04f 33ff 	mov.w	r3, #4294967295
 80034dc:	60fb      	str	r3, [r7, #12]
      break;
 80034de:	bf00      	nop
  }

  return ret;
 80034e0:	68fb      	ldr	r3, [r7, #12]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	4079999a 	.word	0x4079999a
 80034f0:	40fa3d71 	.word	0x40fa3d71
 80034f4:	417a147b 	.word	0x417a147b
 80034f8:	423b999a 	.word	0x423b999a

080034fc <LSM303AGR_ACC_GetSensitivityLP>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityLP(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	331c      	adds	r3, #28
 800350e:	f107 020b 	add.w	r2, r7, #11
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fac3 	bl	8003aa0 <lsm303agr_xl_full_scale_get>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <LSM303AGR_ACC_GetSensitivityLP+0x2a>
  {
    return LSM303AGR_ERROR;
 8003520:	f04f 33ff 	mov.w	r3, #4294967295
 8003524:	e023      	b.n	800356e <LSM303AGR_ACC_GetSensitivityLP+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8003526:	7afb      	ldrb	r3, [r7, #11]
 8003528:	2b03      	cmp	r3, #3
 800352a:	d81b      	bhi.n	8003564 <LSM303AGR_ACC_GetSensitivityLP+0x68>
 800352c:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <LSM303AGR_ACC_GetSensitivityLP+0x38>)
 800352e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003532:	bf00      	nop
 8003534:	08003545 	.word	0x08003545
 8003538:	0800354d 	.word	0x0800354d
 800353c:	08003555 	.word	0x08003555
 8003540:	0800355d 	.word	0x0800355d
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_LOW_POWER_MODE;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	4a0c      	ldr	r2, [pc, #48]	; (8003578 <LSM303AGR_ACC_GetSensitivityLP+0x7c>)
 8003548:	601a      	str	r2, [r3, #0]
      break;
 800354a:	e00f      	b.n	800356c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_LOW_POWER_MODE;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	4a0b      	ldr	r2, [pc, #44]	; (800357c <LSM303AGR_ACC_GetSensitivityLP+0x80>)
 8003550:	601a      	str	r2, [r3, #0]
      break;
 8003552:	e00b      	b.n	800356c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_LOW_POWER_MODE;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	4a0a      	ldr	r2, [pc, #40]	; (8003580 <LSM303AGR_ACC_GetSensitivityLP+0x84>)
 8003558:	601a      	str	r2, [r3, #0]
      break;
 800355a:	e007      	b.n	800356c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_LOW_POWER_MODE;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	4a09      	ldr	r2, [pc, #36]	; (8003584 <LSM303AGR_ACC_GetSensitivityLP+0x88>)
 8003560:	601a      	str	r2, [r3, #0]
      break;
 8003562:	e003      	b.n	800356c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8003564:	f04f 33ff 	mov.w	r3, #4294967295
 8003568:	60fb      	str	r3, [r7, #12]
      break;
 800356a:	bf00      	nop
  }

  return ret;
 800356c:	68fb      	ldr	r3, [r7, #12]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	417a147b 	.word	0x417a147b
 800357c:	41fa147b 	.word	0x41fa147b
 8003580:	427a147b 	.word	0x427a147b
 8003584:	433b947b 	.word	0x433b947b

08003588 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Enabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_odr_a_t new_odr;

  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
            : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 8003594:	edd7 7a00 	vldr	s15, [r7]
 8003598:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800359c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a4:	d801      	bhi.n	80035aa <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x22>
 80035a6:	2301      	movs	r3, #1
 80035a8:	e037      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80035aa:	edd7 7a00 	vldr	s15, [r7]
 80035ae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80035b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ba:	d801      	bhi.n	80035c0 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x38>
 80035bc:	2302      	movs	r3, #2
 80035be:	e02c      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80035c0:	edd7 7a00 	vldr	s15, [r7]
 80035c4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80035c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d0:	d801      	bhi.n	80035d6 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80035d2:	2303      	movs	r3, #3
 80035d4:	e021      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80035d6:	edd7 7a00 	vldr	s15, [r7]
 80035da:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003640 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb8>
 80035de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e6:	d801      	bhi.n	80035ec <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x64>
 80035e8:	2304      	movs	r3, #4
 80035ea:	e016      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80035ec:	edd7 7a00 	vldr	s15, [r7]
 80035f0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003644 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80035f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	d801      	bhi.n	8003602 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80035fe:	2305      	movs	r3, #5
 8003600:	e00b      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003602:	edd7 7a00 	vldr	s15, [r7]
 8003606:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003648 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xc0>
 800360a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003612:	d801      	bhi.n	8003618 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003614:	2306      	movs	r3, #6
 8003616:	e000      	b.n	800361a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003618:	2307      	movs	r3, #7
  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 800361a:	73fb      	strb	r3, [r7, #15]
            : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
            : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
            :                    LSM303AGR_XL_ODR_400Hz;

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	331c      	adds	r3, #28
 8003620:	7bfa      	ldrb	r2, [r7, #15]
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f000 f993 	bl	8003950 <lsm303agr_xl_data_rate_set>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xae>
  {
    return LSM303AGR_ERROR;
 8003630:	f04f 33ff 	mov.w	r3, #4294967295
 8003634:	e000      	b.n	8003638 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb0>
  }

  return LSM303AGR_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	42480000 	.word	0x42480000
 8003644:	42c80000 	.word	0x42c80000
 8003648:	43480000 	.word	0x43480000

0800364c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Disabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
                  : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 8003658:	edd7 7a00 	vldr	s15, [r7]
 800365c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003660:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003668:	d801      	bhi.n	800366e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x22>
 800366a:	2301      	movs	r3, #1
 800366c:	e037      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 800366e:	edd7 7a00 	vldr	s15, [r7]
 8003672:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800367a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367e:	d801      	bhi.n	8003684 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x38>
 8003680:	2302      	movs	r3, #2
 8003682:	e02c      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 8003684:	edd7 7a00 	vldr	s15, [r7]
 8003688:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800368c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	d801      	bhi.n	800369a <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8003696:	2303      	movs	r3, #3
 8003698:	e021      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 800369a:	edd7 7a00 	vldr	s15, [r7]
 800369e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80036f4 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xa8>
 80036a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036aa:	d801      	bhi.n	80036b0 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x64>
 80036ac:	2304      	movs	r3, #4
 80036ae:	e016      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80036b0:	edd7 7a00 	vldr	s15, [r7]
 80036b4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80036f8 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xac>
 80036b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c0:	d801      	bhi.n	80036c6 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80036c2:	2305      	movs	r3, #5
 80036c4:	e00b      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80036c6:	edd7 7a00 	vldr	s15, [r7]
 80036ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80036fc <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xb0>
 80036ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d6:	d801      	bhi.n	80036dc <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x90>
 80036d8:	2306      	movs	r3, #6
 80036da:	e000      	b.n	80036de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80036dc:	2307      	movs	r3, #7
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	f882 302a 	strb.w	r3, [r2, #42]	; 0x2a
                  : (Odr <=   50.0f) ? LSM303AGR_XL_ODR_50Hz
                  : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
                  : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
                  :                    LSM303AGR_XL_ODR_400Hz;

  return LSM303AGR_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	42480000 	.word	0x42480000
 80036f8:	42c80000 	.word	0x42c80000
 80036fc:	43480000 	.word	0x43480000

08003700 <ReadAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003700:	b590      	push	{r4, r7, lr}
 8003702:	b087      	sub	sp, #28
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	607a      	str	r2, [r7, #4]
 800370a:	461a      	mov	r2, r3
 800370c:	460b      	mov	r3, r1
 800370e:	72fb      	strb	r3, [r7, #11]
 8003710:	4613      	mov	r3, r2
 8003712:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10e      	bne.n	800373e <ReadAccRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	695c      	ldr	r4, [r3, #20]
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	7b1b      	ldrb	r3, [r3, #12]
 8003728:	b298      	uxth	r0, r3
 800372a:	7afb      	ldrb	r3, [r7, #11]
 800372c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003730:	b2db      	uxtb	r3, r3
 8003732:	b299      	uxth	r1, r3
 8003734:	893b      	ldrh	r3, [r7, #8]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	47a0      	blx	r4
 800373a:	4603      	mov	r3, r0
 800373c:	e00d      	b.n	800375a <ReadAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	695c      	ldr	r4, [r3, #20]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	7b1b      	ldrb	r3, [r3, #12]
 8003746:	b298      	uxth	r0, r3
 8003748:	7afb      	ldrb	r3, [r7, #11]
 800374a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800374e:	b2db      	uxtb	r3, r3
 8003750:	b299      	uxth	r1, r3
 8003752:	893b      	ldrh	r3, [r7, #8]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	47a0      	blx	r4
 8003758:	4603      	mov	r3, r0
  }
}
 800375a:	4618      	mov	r0, r3
 800375c:	371c      	adds	r7, #28
 800375e:	46bd      	mov	sp, r7
 8003760:	bd90      	pop	{r4, r7, pc}

08003762 <WriteAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003762:	b590      	push	{r4, r7, lr}
 8003764:	b087      	sub	sp, #28
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	461a      	mov	r2, r3
 800376e:	460b      	mov	r3, r1
 8003770:	72fb      	strb	r3, [r7, #11]
 8003772:	4613      	mov	r3, r2
 8003774:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10e      	bne.n	80037a0 <WriteAccRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	691c      	ldr	r4, [r3, #16]
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	7b1b      	ldrb	r3, [r3, #12]
 800378a:	b298      	uxth	r0, r3
 800378c:	7afb      	ldrb	r3, [r7, #11]
 800378e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003792:	b2db      	uxtb	r3, r3
 8003794:	b299      	uxth	r1, r3
 8003796:	893b      	ldrh	r3, [r7, #8]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	47a0      	blx	r4
 800379c:	4603      	mov	r3, r0
 800379e:	e00d      	b.n	80037bc <WriteAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	691c      	ldr	r4, [r3, #16]
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	7b1b      	ldrb	r3, [r3, #12]
 80037a8:	b298      	uxth	r0, r3
 80037aa:	7afb      	ldrb	r3, [r7, #11]
 80037ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	b299      	uxth	r1, r3
 80037b4:	893b      	ldrh	r3, [r7, #8]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	47a0      	blx	r4
 80037ba:	4603      	mov	r3, r0
  }
}
 80037bc:	4618      	mov	r0, r3
 80037be:	371c      	adds	r7, #28
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd90      	pop	{r4, r7, pc}

080037c4 <ReadMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80037c4:	b590      	push	{r4, r7, lr}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	461a      	mov	r2, r3
 80037d0:	460b      	mov	r3, r1
 80037d2:	72fb      	strb	r3, [r7, #11]
 80037d4:	4613      	mov	r3, r2
 80037d6:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10e      	bne.n	8003802 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	695c      	ldr	r4, [r3, #20]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	7b1b      	ldrb	r3, [r3, #12]
 80037ec:	b298      	uxth	r0, r3
 80037ee:	7afb      	ldrb	r3, [r7, #11]
 80037f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	b299      	uxth	r1, r3
 80037f8:	893b      	ldrh	r3, [r7, #8]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	47a0      	blx	r4
 80037fe:	4603      	mov	r3, r0
 8003800:	e00d      	b.n	800381e <ReadMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	695c      	ldr	r4, [r3, #20]
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	7b1b      	ldrb	r3, [r3, #12]
 800380a:	b298      	uxth	r0, r3
 800380c:	7afb      	ldrb	r3, [r7, #11]
 800380e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003812:	b2db      	uxtb	r3, r3
 8003814:	b299      	uxth	r1, r3
 8003816:	893b      	ldrh	r3, [r7, #8]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	47a0      	blx	r4
 800381c:	4603      	mov	r3, r0
  }
}
 800381e:	4618      	mov	r0, r3
 8003820:	371c      	adds	r7, #28
 8003822:	46bd      	mov	sp, r7
 8003824:	bd90      	pop	{r4, r7, pc}

08003826 <WriteMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003826:	b590      	push	{r4, r7, lr}
 8003828:	b087      	sub	sp, #28
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	461a      	mov	r2, r3
 8003832:	460b      	mov	r3, r1
 8003834:	72fb      	strb	r3, [r7, #11]
 8003836:	4613      	mov	r3, r2
 8003838:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10e      	bne.n	8003864 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	691c      	ldr	r4, [r3, #16]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	7b1b      	ldrb	r3, [r3, #12]
 800384e:	b298      	uxth	r0, r3
 8003850:	7afb      	ldrb	r3, [r7, #11]
 8003852:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003856:	b2db      	uxtb	r3, r3
 8003858:	b299      	uxth	r1, r3
 800385a:	893b      	ldrh	r3, [r7, #8]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	47a0      	blx	r4
 8003860:	4603      	mov	r3, r0
 8003862:	e00d      	b.n	8003880 <WriteMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	691c      	ldr	r4, [r3, #16]
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	7b1b      	ldrb	r3, [r3, #12]
 800386c:	b298      	uxth	r0, r3
 800386e:	7afb      	ldrb	r3, [r7, #11]
 8003870:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003874:	b2db      	uxtb	r3, r3
 8003876:	b299      	uxth	r1, r3
 8003878:	893b      	ldrh	r3, [r7, #8]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	47a0      	blx	r4
 800387e:	4603      	mov	r3, r0
  }
}
 8003880:	4618      	mov	r0, r3
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	bd90      	pop	{r4, r7, pc}

08003888 <lsm303agr_read_reg>:
  *
  */
int32_t lsm303agr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8003888:	b590      	push	{r4, r7, lr}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	461a      	mov	r2, r3
 8003894:	460b      	mov	r3, r1
 8003896:	72fb      	strb	r3, [r7, #11]
 8003898:	4613      	mov	r3, r2
 800389a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	685c      	ldr	r4, [r3, #4]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6898      	ldr	r0, [r3, #8]
 80038a4:	893b      	ldrh	r3, [r7, #8]
 80038a6:	7af9      	ldrb	r1, [r7, #11]
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	47a0      	blx	r4
 80038ac:	6178      	str	r0, [r7, #20]
  return ret;
 80038ae:	697b      	ldr	r3, [r7, #20]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	371c      	adds	r7, #28
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd90      	pop	{r4, r7, pc}

080038b8 <lsm303agr_write_reg>:
  *
  */
int32_t lsm303agr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                            uint8_t *data,
                            uint16_t len)
{
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	461a      	mov	r2, r3
 80038c4:	460b      	mov	r3, r1
 80038c6:	72fb      	strb	r3, [r7, #11]
 80038c8:	4613      	mov	r3, r2
 80038ca:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681c      	ldr	r4, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6898      	ldr	r0, [r3, #8]
 80038d4:	893b      	ldrh	r3, [r7, #8]
 80038d6:	7af9      	ldrb	r1, [r7, #11]
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	47a0      	blx	r4
 80038dc:	6178      	str	r0, [r7, #20]
  return ret;
 80038de:	697b      	ldr	r3, [r7, #20]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd90      	pop	{r4, r7, pc}

080038e8 <lsm303agr_xl_operating_mode_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_operating_mode_get(stmdev_ctx_t *ctx,
                                        lsm303agr_op_md_a_t *val)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80038f2:	f107 020c 	add.w	r2, r7, #12
 80038f6:	2301      	movs	r3, #1
 80038f8:	2120      	movs	r1, #32
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff ffc4 	bl	8003888 <lsm303agr_read_reg>
 8003900:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg1_a, 1);

  if (ret == 0) {
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d107      	bne.n	8003918 <lsm303agr_xl_operating_mode_get+0x30>
    ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003908:	f107 0210 	add.w	r2, r7, #16
 800390c:	2301      	movs	r3, #1
 800390e:	2123      	movs	r1, #35	; 0x23
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff ffb9 	bl	8003888 <lsm303agr_read_reg>
 8003916:	6178      	str	r0, [r7, #20]
                             (uint8_t *)&ctrl_reg4_a, 1);
  }

  if ( ctrl_reg1_a.lpen != PROPERTY_DISABLE ) {
 8003918:	7b3b      	ldrb	r3, [r7, #12]
 800391a:	f003 0308 	and.w	r3, r3, #8
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <lsm303agr_xl_operating_mode_get+0x44>
    *val = LSM303AGR_LP_8bit;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	2202      	movs	r2, #2
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e00c      	b.n	8003946 <lsm303agr_xl_operating_mode_get+0x5e>
  }

  else if (ctrl_reg4_a.hr  != PROPERTY_DISABLE ) {
 800392c:	7c3b      	ldrb	r3, [r7, #16]
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <lsm303agr_xl_operating_mode_get+0x58>
    *val = LSM303AGR_HR_12bit;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2200      	movs	r2, #0
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	e002      	b.n	8003946 <lsm303agr_xl_operating_mode_get+0x5e>
  }

  else {
    *val = LSM303AGR_NM_10bit;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2201      	movs	r2, #1
 8003944:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8003946:	697b      	ldr	r3, [r7, #20]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <lsm303agr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t val)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 800395c:	f107 0208 	add.w	r2, r7, #8
 8003960:	2301      	movs	r3, #1
 8003962:	2120      	movs	r1, #32
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ff8f 	bl	8003888 <lsm303agr_read_reg>
 800396a:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl_reg1_a, 1);

  if (ret == 0) {
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10f      	bne.n	8003992 <lsm303agr_xl_data_rate_set+0x42>
    ctrl_reg1_a.odr = (uint8_t)val;
 8003972:	78fb      	ldrb	r3, [r7, #3]
 8003974:	f003 030f 	and.w	r3, r3, #15
 8003978:	b2da      	uxtb	r2, r3
 800397a:	7a3b      	ldrb	r3, [r7, #8]
 800397c:	f362 1307 	bfi	r3, r2, #4, #4
 8003980:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG1_A,
 8003982:	f107 0208 	add.w	r2, r7, #8
 8003986:	2301      	movs	r3, #1
 8003988:	2120      	movs	r1, #32
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7ff ff94 	bl	80038b8 <lsm303agr_write_reg>
 8003990:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl_reg1_a, 1);
  }

  return ret;
 8003992:	68fb      	ldr	r3, [r7, #12]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <lsm303agr_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_get(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t *val)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80039a6:	f107 0208 	add.w	r2, r7, #8
 80039aa:	2301      	movs	r3, #1
 80039ac:	2120      	movs	r1, #32
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff ff6a 	bl	8003888 <lsm303agr_read_reg>
 80039b4:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl_reg1_a, 1);

  switch (ctrl_reg1_a.odr) {
 80039b6:	7a3b      	ldrb	r3, [r7, #8]
 80039b8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b09      	cmp	r3, #9
 80039c0:	d83e      	bhi.n	8003a40 <lsm303agr_xl_data_rate_get+0xa4>
 80039c2:	a201      	add	r2, pc, #4	; (adr r2, 80039c8 <lsm303agr_xl_data_rate_get+0x2c>)
 80039c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c8:	080039f1 	.word	0x080039f1
 80039cc:	080039f9 	.word	0x080039f9
 80039d0:	08003a01 	.word	0x08003a01
 80039d4:	08003a09 	.word	0x08003a09
 80039d8:	08003a11 	.word	0x08003a11
 80039dc:	08003a19 	.word	0x08003a19
 80039e0:	08003a21 	.word	0x08003a21
 80039e4:	08003a29 	.word	0x08003a29
 80039e8:	08003a31 	.word	0x08003a31
 80039ec:	08003a39 	.word	0x08003a39
    case LSM303AGR_XL_POWER_DOWN:
      *val = LSM303AGR_XL_POWER_DOWN;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2200      	movs	r2, #0
 80039f4:	701a      	strb	r2, [r3, #0]
      break;
 80039f6:	e027      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_1Hz:
      *val = LSM303AGR_XL_ODR_1Hz;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
      break;
 80039fe:	e023      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_10Hz:
      *val = LSM303AGR_XL_ODR_10Hz;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	2202      	movs	r2, #2
 8003a04:	701a      	strb	r2, [r3, #0]
      break;
 8003a06:	e01f      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_25Hz:
      *val = LSM303AGR_XL_ODR_25Hz;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	2203      	movs	r2, #3
 8003a0c:	701a      	strb	r2, [r3, #0]
      break;
 8003a0e:	e01b      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_50Hz:
      *val = LSM303AGR_XL_ODR_50Hz;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	2204      	movs	r2, #4
 8003a14:	701a      	strb	r2, [r3, #0]
      break;
 8003a16:	e017      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_100Hz:
      *val = LSM303AGR_XL_ODR_100Hz;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	2205      	movs	r2, #5
 8003a1c:	701a      	strb	r2, [r3, #0]
      break;
 8003a1e:	e013      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_200Hz:
      *val = LSM303AGR_XL_ODR_200Hz;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2206      	movs	r2, #6
 8003a24:	701a      	strb	r2, [r3, #0]
      break;
 8003a26:	e00f      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_400Hz:
      *val = LSM303AGR_XL_ODR_400Hz;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2207      	movs	r2, #7
 8003a2c:	701a      	strb	r2, [r3, #0]
      break;
 8003a2e:	e00b      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_1kHz620_LP:
      *val = LSM303AGR_XL_ODR_1kHz620_LP;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2208      	movs	r2, #8
 8003a34:	701a      	strb	r2, [r3, #0]
      break;
 8003a36:	e007      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
      *val = LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	2209      	movs	r2, #9
 8003a3c:	701a      	strb	r2, [r3, #0]
      break;
 8003a3e:	e003      	b.n	8003a48 <lsm303agr_xl_data_rate_get+0xac>

    default:
      *val = LSM303AGR_XL_POWER_DOWN;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2200      	movs	r2, #0
 8003a44:	701a      	strb	r2, [r3, #0]
      break;
 8003a46:	bf00      	nop
  }

  return ret;
 8003a48:	68fb      	ldr	r3, [r7, #12]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop

08003a54 <lsm303agr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t val)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003a60:	f107 0208 	add.w	r2, r7, #8
 8003a64:	2301      	movs	r3, #1
 8003a66:	2123      	movs	r1, #35	; 0x23
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff ff0d 	bl	8003888 <lsm303agr_read_reg>
 8003a6e:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl_reg4_a, 1);

  if (ret == 0) {
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10f      	bne.n	8003a96 <lsm303agr_xl_full_scale_set+0x42>
    ctrl_reg4_a.fs = (uint8_t)val;
 8003a76:	78fb      	ldrb	r3, [r7, #3]
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	7a3b      	ldrb	r3, [r7, #8]
 8003a80:	f362 1305 	bfi	r3, r2, #4, #2
 8003a84:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003a86:	f107 0208 	add.w	r2, r7, #8
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	2123      	movs	r1, #35	; 0x23
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7ff ff12 	bl	80038b8 <lsm303agr_write_reg>
 8003a94:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl_reg4_a, 1);
  }

  return ret;
 8003a96:	68fb      	ldr	r3, [r7, #12]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <lsm303agr_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_get(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t *val)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003aaa:	f107 0208 	add.w	r2, r7, #8
 8003aae:	2301      	movs	r3, #1
 8003ab0:	2123      	movs	r1, #35	; 0x23
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7ff fee8 	bl	8003888 <lsm303agr_read_reg>
 8003ab8:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl_reg4_a, 1);

  switch (ctrl_reg4_a.fs) {
 8003aba:	7a3b      	ldrb	r3, [r7, #8]
 8003abc:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	d81a      	bhi.n	8003afc <lsm303agr_xl_full_scale_get+0x5c>
 8003ac6:	a201      	add	r2, pc, #4	; (adr r2, 8003acc <lsm303agr_xl_full_scale_get+0x2c>)
 8003ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003acc:	08003add 	.word	0x08003add
 8003ad0:	08003ae5 	.word	0x08003ae5
 8003ad4:	08003aed 	.word	0x08003aed
 8003ad8:	08003af5 	.word	0x08003af5
    case LSM303AGR_2g:
      *val = LSM303AGR_2g;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
      break;
 8003ae2:	e00f      	b.n	8003b04 <lsm303agr_xl_full_scale_get+0x64>

    case LSM303AGR_4g:
      *val = LSM303AGR_4g;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	701a      	strb	r2, [r3, #0]
      break;
 8003aea:	e00b      	b.n	8003b04 <lsm303agr_xl_full_scale_get+0x64>

    case LSM303AGR_8g:
      *val = LSM303AGR_8g;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	2202      	movs	r2, #2
 8003af0:	701a      	strb	r2, [r3, #0]
      break;
 8003af2:	e007      	b.n	8003b04 <lsm303agr_xl_full_scale_get+0x64>

    case LSM303AGR_16g:
      *val = LSM303AGR_16g;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	2203      	movs	r2, #3
 8003af8:	701a      	strb	r2, [r3, #0]
      break;
 8003afa:	e003      	b.n	8003b04 <lsm303agr_xl_full_scale_get+0x64>

    default:
      *val = LSM303AGR_2g;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]
      break;
 8003b02:	bf00      	nop
  }

  return ret;
 8003b04:	68fb      	ldr	r3, [r7, #12]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop

08003b10 <lsm303agr_xl_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_block_data_update_set(stmdev_ctx_t *ctx,
                                           uint8_t val)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003b1c:	f107 0208 	add.w	r2, r7, #8
 8003b20:	2301      	movs	r3, #1
 8003b22:	2123      	movs	r1, #35	; 0x23
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff feaf 	bl	8003888 <lsm303agr_read_reg>
 8003b2a:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl_reg4_a, 1);

  if (ret == 0) {
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10f      	bne.n	8003b52 <lsm303agr_xl_block_data_update_set+0x42>
    ctrl_reg4_a.bdu = (uint8_t)val;
 8003b32:	78fb      	ldrb	r3, [r7, #3]
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	7a3b      	ldrb	r3, [r7, #8]
 8003b3c:	f362 13c7 	bfi	r3, r2, #7, #1
 8003b40:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003b42:	f107 0208 	add.w	r2, r7, #8
 8003b46:	2301      	movs	r3, #1
 8003b48:	2123      	movs	r1, #35	; 0x23
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7ff feb4 	bl	80038b8 <lsm303agr_write_reg>
 8003b50:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl_reg4_a, 1);
  }

  return ret;
 8003b52:	68fb      	ldr	r3, [r7, #12]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <lsm303agr_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_acceleration_raw_get(stmdev_ctx_t *ctx,
                                       int16_t *val)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUT_X_L_A, buff, 6);
 8003b66:	f107 020c 	add.w	r2, r7, #12
 8003b6a:	2306      	movs	r3, #6
 8003b6c:	2128      	movs	r1, #40	; 0x28
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7ff fe8a 	bl	8003888 <lsm303agr_read_reg>
 8003b74:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003b76:	7b7b      	ldrb	r3, [r7, #13]
 8003b78:	b21a      	sxth	r2, r3
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	7b3b      	ldrb	r3, [r7, #12]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	4413      	add	r3, r2
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	b21a      	sxth	r2, r3
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003b98:	7bfa      	ldrb	r2, [r7, #15]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	b212      	sxth	r2, r2
 8003ba0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	3302      	adds	r3, #2
 8003ba6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	021b      	lsls	r3, r3, #8
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	7bbb      	ldrb	r3, [r7, #14]
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	3302      	adds	r3, #2
 8003bbc:	b212      	sxth	r2, r2
 8003bbe:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8003bc0:	7c7a      	ldrb	r2, [r7, #17]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	b212      	sxth	r2, r2
 8003bc8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	021b      	lsls	r3, r3, #8
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	7c3b      	ldrb	r3, [r7, #16]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	4413      	add	r3, r2
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	3304      	adds	r3, #4
 8003be4:	b212      	sxth	r2, r2
 8003be6:	801a      	strh	r2, [r3, #0]
  return ret;
 8003be8:	697b      	ldr	r3, [r7, #20]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <lsm303agr_mag_operating_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_operating_mode_set(stmdev_ctx_t *ctx,
                                         lsm303agr_md_m_t val)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003bfe:	f107 0208 	add.w	r2, r7, #8
 8003c02:	2301      	movs	r3, #1
 8003c04:	2160      	movs	r1, #96	; 0x60
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff fe3e 	bl	8003888 <lsm303agr_read_reg>
 8003c0c:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_a_m, 1);

  if (ret == 0) {
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10f      	bne.n	8003c34 <lsm303agr_mag_operating_mode_set+0x42>
    cfg_reg_a_m.md = (uint8_t)val;
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	b2da      	uxtb	r2, r3
 8003c1c:	7a3b      	ldrb	r3, [r7, #8]
 8003c1e:	f362 0301 	bfi	r3, r2, #0, #2
 8003c22:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003c24:	f107 0208 	add.w	r2, r7, #8
 8003c28:	2301      	movs	r3, #1
 8003c2a:	2160      	movs	r1, #96	; 0x60
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7ff fe43 	bl	80038b8 <lsm303agr_write_reg>
 8003c32:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&cfg_reg_a_m, 1);
  }

  return ret;
 8003c34:	68fb      	ldr	r3, [r7, #12]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <lsm303agr_mag_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t val)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b084      	sub	sp, #16
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
 8003c46:	460b      	mov	r3, r1
 8003c48:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003c4a:	f107 0208 	add.w	r2, r7, #8
 8003c4e:	2301      	movs	r3, #1
 8003c50:	2160      	movs	r1, #96	; 0x60
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7ff fe18 	bl	8003888 <lsm303agr_read_reg>
 8003c58:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_a_m, 1);

  if (ret == 0) {
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10f      	bne.n	8003c80 <lsm303agr_mag_data_rate_set+0x42>
    cfg_reg_a_m.odr = (uint8_t)val;
 8003c60:	78fb      	ldrb	r3, [r7, #3]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	7a3b      	ldrb	r3, [r7, #8]
 8003c6a:	f362 0383 	bfi	r3, r2, #2, #2
 8003c6e:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003c70:	f107 0208 	add.w	r2, r7, #8
 8003c74:	2301      	movs	r3, #1
 8003c76:	2160      	movs	r1, #96	; 0x60
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff fe1d 	bl	80038b8 <lsm303agr_write_reg>
 8003c7e:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&cfg_reg_a_m, 1);
  }

  return ret;
 8003c80:	68fb      	ldr	r3, [r7, #12]
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <lsm303agr_mag_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_get(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t *val)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003c96:	f107 0208 	add.w	r2, r7, #8
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	2160      	movs	r1, #96	; 0x60
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff fdf2 	bl	8003888 <lsm303agr_read_reg>
 8003ca4:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_a_m, 1);

  switch (cfg_reg_a_m.odr) {
 8003ca6:	7a3b      	ldrb	r3, [r7, #8]
 8003ca8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b03      	cmp	r3, #3
 8003cb0:	d81a      	bhi.n	8003ce8 <lsm303agr_mag_data_rate_get+0x5c>
 8003cb2:	a201      	add	r2, pc, #4	; (adr r2, 8003cb8 <lsm303agr_mag_data_rate_get+0x2c>)
 8003cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb8:	08003cc9 	.word	0x08003cc9
 8003cbc:	08003cd1 	.word	0x08003cd1
 8003cc0:	08003cd9 	.word	0x08003cd9
 8003cc4:	08003ce1 	.word	0x08003ce1
    case LSM303AGR_MG_ODR_10Hz:
      *val = LSM303AGR_MG_ODR_10Hz;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
      break;
 8003cce:	e00f      	b.n	8003cf0 <lsm303agr_mag_data_rate_get+0x64>

    case LSM303AGR_MG_ODR_20Hz:
      *val = LSM303AGR_MG_ODR_20Hz;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	701a      	strb	r2, [r3, #0]
      break;
 8003cd6:	e00b      	b.n	8003cf0 <lsm303agr_mag_data_rate_get+0x64>

    case LSM303AGR_MG_ODR_50Hz:
      *val = LSM303AGR_MG_ODR_50Hz;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	701a      	strb	r2, [r3, #0]
      break;
 8003cde:	e007      	b.n	8003cf0 <lsm303agr_mag_data_rate_get+0x64>

    case LSM303AGR_MG_ODR_100Hz:
      *val = LSM303AGR_MG_ODR_100Hz;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2203      	movs	r2, #3
 8003ce4:	701a      	strb	r2, [r3, #0]
      break;
 8003ce6:	e003      	b.n	8003cf0 <lsm303agr_mag_data_rate_get+0x64>

    default:
      *val = LSM303AGR_MG_ODR_10Hz;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]
      break;
 8003cee:	bf00      	nop
  }

  return ret;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop

08003cfc <lsm303agr_mag_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_block_data_update_set(stmdev_ctx_t *ctx,
                                            uint8_t val)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003d08:	f107 0208 	add.w	r2, r7, #8
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	2162      	movs	r1, #98	; 0x62
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff fdb9 	bl	8003888 <lsm303agr_read_reg>
 8003d16:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_c_m, 1);

  if (ret == 0) {
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10f      	bne.n	8003d3e <lsm303agr_mag_block_data_update_set+0x42>
    cfg_reg_c_m.bdu = (uint8_t)val;
 8003d1e:	78fb      	ldrb	r3, [r7, #3]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	7a3b      	ldrb	r3, [r7, #8]
 8003d28:	f362 1304 	bfi	r3, r2, #4, #1
 8003d2c:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003d2e:	f107 0208 	add.w	r2, r7, #8
 8003d32:	2301      	movs	r3, #1
 8003d34:	2162      	movs	r1, #98	; 0x62
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff fdbe 	bl	80038b8 <lsm303agr_write_reg>
 8003d3c:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&cfg_reg_c_m, 1);
  }

  return ret;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <lsm303agr_magnetic_raw_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUTX_L_REG_M, buff, 6);
 8003d52:	f107 020c 	add.w	r2, r7, #12
 8003d56:	2306      	movs	r3, #6
 8003d58:	2168      	movs	r1, #104	; 0x68
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7ff fd94 	bl	8003888 <lsm303agr_read_reg>
 8003d60:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003d62:	7b7b      	ldrb	r3, [r7, #13]
 8003d64:	b21a      	sxth	r2, r3
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	021b      	lsls	r3, r3, #8
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	7b3b      	ldrb	r3, [r7, #12]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	b21a      	sxth	r2, r3
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	3302      	adds	r3, #2
 8003d8a:	b212      	sxth	r2, r2
 8003d8c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	3302      	adds	r3, #2
 8003d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	7bbb      	ldrb	r3, [r7, #14]
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	4413      	add	r3, r2
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	3302      	adds	r3, #2
 8003da8:	b212      	sxth	r2, r2
 8003daa:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8003dac:	7c7a      	ldrb	r2, [r7, #17]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	3304      	adds	r3, #4
 8003db2:	b212      	sxth	r2, r2
 8003db4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	3304      	adds	r3, #4
 8003dba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	021b      	lsls	r3, r3, #8
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	7c3b      	ldrb	r3, [r7, #16]
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	4413      	add	r3, r2
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	3304      	adds	r3, #4
 8003dd0:	b212      	sxth	r2, r2
 8003dd2:	801a      	strh	r2, [r3, #0]
  return ret;
 8003dd4:	697b      	ldr	r3, [r7, #20]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3718      	adds	r7, #24
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <lsm303agr_xl_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b084      	sub	sp, #16
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
 8003de6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_A, buff, 1);
 8003de8:	2301      	movs	r3, #1
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	210f      	movs	r1, #15
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f7ff fd4a 	bl	8003888 <lsm303agr_read_reg>
 8003df4:	60f8      	str	r0, [r7, #12]
  return ret;
 8003df6:	68fb      	ldr	r3, [r7, #12]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <lsm303agr_mag_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_M, buff, 1);
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	214f      	movs	r1, #79	; 0x4f
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fd39 	bl	8003888 <lsm303agr_read_reg>
 8003e16:	60f8      	str	r0, [r7, #12]
  return ret;
 8003e18:	68fb      	ldr	r3, [r7, #12]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <lsm303agr_mag_self_test_set>:
  * @param  val    Change the values of self_test in reg CFG_REG_C_M
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b084      	sub	sp, #16
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003e2e:	f107 0208 	add.w	r2, r7, #8
 8003e32:	2301      	movs	r3, #1
 8003e34:	2162      	movs	r1, #98	; 0x62
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff fd26 	bl	8003888 <lsm303agr_read_reg>
 8003e3c:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_c_m, 1);

  if (ret == 0) {
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10f      	bne.n	8003e64 <lsm303agr_mag_self_test_set+0x42>
    cfg_reg_c_m.self_test = (uint8_t)val;
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	7a3b      	ldrb	r3, [r7, #8]
 8003e4e:	f362 0341 	bfi	r3, r2, #1, #1
 8003e52:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003e54:	f107 0208 	add.w	r2, r7, #8
 8003e58:	2301      	movs	r3, #1
 8003e5a:	2162      	movs	r1, #98	; 0x62
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f7ff fd2b 	bl	80038b8 <lsm303agr_write_reg>
 8003e62:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&cfg_reg_c_m, 1);
  }

  return ret;
 8003e64:	68fb      	ldr	r3, [r7, #12]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <lsm303agr_xl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_fifo_mode_set(stmdev_ctx_t *ctx,
                                   lsm303agr_fm_a_t val)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	460b      	mov	r3, r1
 8003e78:	70fb      	strb	r3, [r7, #3]
  lsm303agr_fifo_ctrl_reg_a_t fifo_ctrl_reg_a;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 8003e7a:	f107 0208 	add.w	r2, r7, #8
 8003e7e:	2301      	movs	r3, #1
 8003e80:	212e      	movs	r1, #46	; 0x2e
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7ff fd00 	bl	8003888 <lsm303agr_read_reg>
 8003e88:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&fifo_ctrl_reg_a, 1);

  if (ret == 0) {
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10f      	bne.n	8003eb0 <lsm303agr_xl_fifo_mode_set+0x42>
    fifo_ctrl_reg_a.fm = (uint8_t)val;
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	7a3b      	ldrb	r3, [r7, #8]
 8003e9a:	f362 1387 	bfi	r3, r2, #6, #2
 8003e9e:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 8003ea0:	f107 0208 	add.w	r2, r7, #8
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	212e      	movs	r1, #46	; 0x2e
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff fd05 	bl	80038b8 <lsm303agr_write_reg>
 8003eae:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&fifo_ctrl_reg_a, 1);
  }

  return ret;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <lsm303agr_mag_i2c_interface_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_i2c_interface_set(stmdev_ctx_t *ctx,
                                        lsm303agr_i2c_dis_m_t val)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003ec6:	f107 0208 	add.w	r2, r7, #8
 8003eca:	2301      	movs	r3, #1
 8003ecc:	2162      	movs	r1, #98	; 0x62
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff fcda 	bl	8003888 <lsm303agr_read_reg>
 8003ed4:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&cfg_reg_c_m, 1);

  if (ret == 0) {
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10f      	bne.n	8003efc <lsm303agr_mag_i2c_interface_set+0x42>
    cfg_reg_c_m.i2c_dis = (uint8_t)val;
 8003edc:	78fb      	ldrb	r3, [r7, #3]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	7a3b      	ldrb	r3, [r7, #8]
 8003ee6:	f362 1345 	bfi	r3, r2, #5, #1
 8003eea:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003eec:	f107 0208 	add.w	r2, r7, #8
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	2162      	movs	r1, #98	; 0x62
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7ff fcdf 	bl	80038b8 <lsm303agr_write_reg>
 8003efa:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&cfg_reg_c_m, 1);
  }

  return ret;
 8003efc:	68fb      	ldr	r3, [r7, #12]
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
	...

08003f08 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d103      	bne.n	8003f24 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8003f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	e04d      	b.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	7b1a      	ldrb	r2, [r3, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	691a      	ldr	r2, [r3, #16]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	699a      	ldr	r2, [r3, #24]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a1b      	ldr	r2, [pc, #108]	; (8003fcc <LSM6DSL_RegisterBusIO+0xc4>)
 8003f60:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a1a      	ldr	r2, [pc, #104]	; (8003fd0 <LSM6DSL_RegisterBusIO+0xc8>)
 8003f66:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d103      	bne.n	8003f7e <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 8003f76:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7a:	60fb      	str	r3, [r7, #12]
 8003f7c:	e020      	b.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4798      	blx	r3
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d003      	beq.n	8003f92 <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 8003f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	e016      	b.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d112      	bne.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10d      	bne.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8003fa4:	230c      	movs	r3, #12
 8003fa6:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8003fa8:	7afb      	ldrb	r3, [r7, #11]
 8003faa:	461a      	mov	r2, r3
 8003fac:	2112      	movs	r1, #18
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 fd2d 	bl	8004a0e <LSM6DSL_Write_Reg>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d002      	beq.n	8003fc0 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8003fba:	f04f 33ff 	mov.w	r3, #4294967295
 8003fbe:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	08004e7d 	.word	0x08004e7d
 8003fd0:	08004eb3 	.word	0x08004eb3

08003fd4 <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	331c      	adds	r3, #28
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 fa59 	bl	800549a <lsm6dsl_auto_increment_set>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	e054      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	331c      	adds	r3, #28
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f001 f980 	bl	8005300 <lsm6dsl_block_data_update_set>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8004006:	f04f 33ff 	mov.w	r3, #4294967295
 800400a:	e048      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	331c      	adds	r3, #28
 8004010:	2100      	movs	r1, #0
 8004012:	4618      	mov	r0, r3
 8004014:	f001 fa67 	bl	80054e6 <lsm6dsl_fifo_mode_set>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 800401e:	f04f 33ff 	mov.w	r3, #4294967295
 8004022:	e03c      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2204      	movs	r2, #4
 8004028:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	331c      	adds	r3, #28
 8004030:	2100      	movs	r1, #0
 8004032:	4618      	mov	r0, r3
 8004034:	f000 ffe6 	bl	8005004 <lsm6dsl_xl_data_rate_set>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
 8004042:	e02c      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	331c      	adds	r3, #28
 8004048:	2100      	movs	r1, #0
 800404a:	4618      	mov	r0, r3
 800404c:	f000 ff7c 	bl	8004f48 <lsm6dsl_xl_full_scale_set>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d002      	beq.n	800405c <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8004056:	f04f 33ff 	mov.w	r3, #4294967295
 800405a:	e020      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2204      	movs	r2, #4
 8004060:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	331c      	adds	r3, #28
 8004068:	2100      	movs	r1, #0
 800406a:	4618      	mov	r0, r3
 800406c:	f001 f8c0 	bl	80051f0 <lsm6dsl_gy_data_rate_set>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8004076:	f04f 33ff 	mov.w	r3, #4294967295
 800407a:	e010      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	331c      	adds	r3, #28
 8004080:	2106      	movs	r1, #6
 8004082:	4618      	mov	r0, r3
 8004084:	f001 f84c 	bl	8005120 <lsm6dsl_gy_full_scale_set>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 800408e:	f04f 33ff 	mov.w	r3, #4294967295
 8004092:	e004      	b.n	800409e <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f888 	bl	80041c4 <LSM6DSL_ACC_Disable>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295
 80040be:	e015      	b.n	80040ec <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 fa9a 	bl	80045fa <LSM6DSL_GYRO_Disable>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 80040cc:	f04f 33ff 	mov.w	r3, #4294967295
 80040d0:	e00c      	b.n	80040ec <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	331c      	adds	r3, #28
 8004102:	6839      	ldr	r1, [r7, #0]
 8004104:	4618      	mov	r0, r3
 8004106:	f001 f9b7 	bl	8005478 <lsm6dsl_device_id_get>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d002      	beq.n	8004116 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8004110:	f04f 33ff 	mov.w	r3, #4294967295
 8004114:	e000      	b.n	8004118 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2201      	movs	r2, #1
 800412e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	2201      	movs	r2, #1
 8004134:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2200      	movs	r2, #0
 800413a:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2200      	movs	r2, #0
 8004140:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004148:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	2210      	movs	r2, #16
 800414e:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2200      	movs	r2, #0
 8004154:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	4a07      	ldr	r2, [pc, #28]	; (8004178 <LSM6DSL_GetCapabilities+0x58>)
 800415a:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	4a06      	ldr	r2, [pc, #24]	; (8004178 <LSM6DSL_GetCapabilities+0x58>)
 8004160:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	f04f 0200 	mov.w	r2, #0
 8004168:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	45d02000 	.word	0x45d02000

0800417c <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800418a:	2b01      	cmp	r3, #1
 800418c:	d101      	bne.n	8004192 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e014      	b.n	80041bc <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f103 021c 	add.w	r2, r3, #28
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800419e:	4619      	mov	r1, r3
 80041a0:	4610      	mov	r0, r2
 80041a2:	f000 ff2f 	bl	8005004 <lsm6dsl_xl_data_rate_set>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 80041ac:	f04f 33ff 	mov.w	r3, #4294967295
 80041b0:	e004      	b.n	80041bc <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 80041d6:	2300      	movs	r3, #0
 80041d8:	e01f      	b.n	800421a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f103 021c 	add.w	r2, r3, #28
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	332b      	adds	r3, #43	; 0x2b
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f000 ff32 	bl	8005050 <lsm6dsl_xl_data_rate_get>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 80041f2:	f04f 33ff 	mov.w	r3, #4294967295
 80041f6:	e010      	b.n	800421a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	331c      	adds	r3, #28
 80041fc:	2100      	movs	r1, #0
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 ff00 	bl	8005004 <lsm6dsl_xl_data_rate_set>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 800420a:	f04f 33ff 	mov.w	r3, #4294967295
 800420e:	e004      	b.n	800421a <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	331c      	adds	r3, #28
 8004236:	f107 020b 	add.w	r2, r7, #11
 800423a:	4611      	mov	r1, r2
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fea9 	bl	8004f94 <lsm6dsl_xl_full_scale_get>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d002      	beq.n	800424e <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004248:	f04f 33ff 	mov.w	r3, #4294967295
 800424c:	e023      	b.n	8004296 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800424e:	7afb      	ldrb	r3, [r7, #11]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d81b      	bhi.n	800428c <LSM6DSL_ACC_GetSensitivity+0x68>
 8004254:	a201      	add	r2, pc, #4	; (adr r2, 800425c <LSM6DSL_ACC_GetSensitivity+0x38>)
 8004256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425a:	bf00      	nop
 800425c:	0800426d 	.word	0x0800426d
 8004260:	08004285 	.word	0x08004285
 8004264:	08004275 	.word	0x08004275
 8004268:	0800427d 	.word	0x0800427d
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	4a0c      	ldr	r2, [pc, #48]	; (80042a0 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8004270:	601a      	str	r2, [r3, #0]
      break;
 8004272:	e00f      	b.n	8004294 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	4a0b      	ldr	r2, [pc, #44]	; (80042a4 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8004278:	601a      	str	r2, [r3, #0]
      break;
 800427a:	e00b      	b.n	8004294 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	4a0a      	ldr	r2, [pc, #40]	; (80042a8 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8004280:	601a      	str	r2, [r3, #0]
      break;
 8004282:	e007      	b.n	8004294 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	4a09      	ldr	r2, [pc, #36]	; (80042ac <LSM6DSL_ACC_GetSensitivity+0x88>)
 8004288:	601a      	str	r2, [r3, #0]
      break;
 800428a:	e003      	b.n	8004294 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 800428c:	f04f 33ff 	mov.w	r3, #4294967295
 8004290:	60fb      	str	r3, [r7, #12]
      break;
 8004292:	bf00      	nop
  }

  return ret;
 8004294:	68fb      	ldr	r3, [r7, #12]
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	3d79db23 	.word	0x3d79db23
 80042a4:	3df9db23 	.word	0x3df9db23
 80042a8:	3e79db23 	.word	0x3e79db23
 80042ac:	3ef9db23 	.word	0x3ef9db23

080042b0 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	331c      	adds	r3, #28
 80042c2:	f107 020b 	add.w	r2, r7, #11
 80042c6:	4611      	mov	r1, r2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fec1 	bl	8005050 <lsm6dsl_xl_data_rate_get>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d002      	beq.n	80042da <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 80042d4:	f04f 33ff 	mov.w	r3, #4294967295
 80042d8:	e054      	b.n	8004384 <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 80042da:	7afb      	ldrb	r3, [r7, #11]
 80042dc:	2b0b      	cmp	r3, #11
 80042de:	d84c      	bhi.n	800437a <LSM6DSL_ACC_GetOutputDataRate+0xca>
 80042e0:	a201      	add	r2, pc, #4	; (adr r2, 80042e8 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 80042e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e6:	bf00      	nop
 80042e8:	08004319 	.word	0x08004319
 80042ec:	0800432b 	.word	0x0800432b
 80042f0:	08004333 	.word	0x08004333
 80042f4:	0800433b 	.word	0x0800433b
 80042f8:	08004343 	.word	0x08004343
 80042fc:	0800434b 	.word	0x0800434b
 8004300:	08004353 	.word	0x08004353
 8004304:	0800435b 	.word	0x0800435b
 8004308:	08004363 	.word	0x08004363
 800430c:	0800436b 	.word	0x0800436b
 8004310:	08004373 	.word	0x08004373
 8004314:	08004323 	.word	0x08004323
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
      break;
 8004320:	e02f      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	4a19      	ldr	r2, [pc, #100]	; (800438c <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8004326:	601a      	str	r2, [r3, #0]
      break;
 8004328:	e02b      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	4a18      	ldr	r2, [pc, #96]	; (8004390 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 800432e:	601a      	str	r2, [r3, #0]
      break;
 8004330:	e027      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	4a17      	ldr	r2, [pc, #92]	; (8004394 <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8004336:	601a      	str	r2, [r3, #0]
      break;
 8004338:	e023      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	4a16      	ldr	r2, [pc, #88]	; (8004398 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 800433e:	601a      	str	r2, [r3, #0]
      break;
 8004340:	e01f      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	4a15      	ldr	r2, [pc, #84]	; (800439c <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8004346:	601a      	str	r2, [r3, #0]
      break;
 8004348:	e01b      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	4a14      	ldr	r2, [pc, #80]	; (80043a0 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 800434e:	601a      	str	r2, [r3, #0]
      break;
 8004350:	e017      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	4a13      	ldr	r2, [pc, #76]	; (80043a4 <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8004356:	601a      	str	r2, [r3, #0]
      break;
 8004358:	e013      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	4a12      	ldr	r2, [pc, #72]	; (80043a8 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 800435e:	601a      	str	r2, [r3, #0]
      break;
 8004360:	e00f      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	4a11      	ldr	r2, [pc, #68]	; (80043ac <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8004366:	601a      	str	r2, [r3, #0]
      break;
 8004368:	e00b      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	4a10      	ldr	r2, [pc, #64]	; (80043b0 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 800436e:	601a      	str	r2, [r3, #0]
      break;
 8004370:	e007      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	4a0f      	ldr	r2, [pc, #60]	; (80043b4 <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8004376:	601a      	str	r2, [r3, #0]
      break;
 8004378:	e003      	b.n	8004382 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 800437a:	f04f 33ff 	mov.w	r3, #4294967295
 800437e:	60fb      	str	r3, [r7, #12]
      break;
 8004380:	bf00      	nop
  }

  return ret;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	3fcccccd 	.word	0x3fcccccd
 8004390:	41480000 	.word	0x41480000
 8004394:	41d00000 	.word	0x41d00000
 8004398:	42500000 	.word	0x42500000
 800439c:	42d00000 	.word	0x42d00000
 80043a0:	43500000 	.word	0x43500000
 80043a4:	43d00000 	.word	0x43d00000
 80043a8:	44504000 	.word	0x44504000
 80043ac:	44cf8000 	.word	0x44cf8000
 80043b0:	45502000 	.word	0x45502000
 80043b4:	45d02000 	.word	0x45d02000

080043b8 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d106      	bne.n	80043dc <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80043ce:	ed97 0a00 	vldr	s0, [r7]
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fb36 	bl	8004a44 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 80043d8:	4603      	mov	r3, r0
 80043da:	e005      	b.n	80043e8 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 80043dc:	ed97 0a00 	vldr	s0, [r7]
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fbbb 	bl	8004b5c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 80043e6:	4603      	mov	r3, r0
  }
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	331c      	adds	r3, #28
 8004402:	f107 020b 	add.w	r2, r7, #11
 8004406:	4611      	mov	r1, r2
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fdc3 	bl	8004f94 <lsm6dsl_xl_full_scale_get>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d002      	beq.n	800441a <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004414:	f04f 33ff 	mov.w	r3, #4294967295
 8004418:	e023      	b.n	8004462 <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 800441a:	7afb      	ldrb	r3, [r7, #11]
 800441c:	2b03      	cmp	r3, #3
 800441e:	d81b      	bhi.n	8004458 <LSM6DSL_ACC_GetFullScale+0x68>
 8004420:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <LSM6DSL_ACC_GetFullScale+0x38>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	08004439 	.word	0x08004439
 800442c:	08004451 	.word	0x08004451
 8004430:	08004441 	.word	0x08004441
 8004434:	08004449 	.word	0x08004449
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2202      	movs	r2, #2
 800443c:	601a      	str	r2, [r3, #0]
      break;
 800443e:	e00f      	b.n	8004460 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	2204      	movs	r2, #4
 8004444:	601a      	str	r2, [r3, #0]
      break;
 8004446:	e00b      	b.n	8004460 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	2208      	movs	r2, #8
 800444c:	601a      	str	r2, [r3, #0]
      break;
 800444e:	e007      	b.n	8004460 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	2210      	movs	r2, #16
 8004454:	601a      	str	r2, [r3, #0]
      break;
 8004456:	e003      	b.n	8004460 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8004458:	f04f 33ff 	mov.w	r3, #4294967295
 800445c:	60fb      	str	r3, [r7, #12]
      break;
 800445e:	bf00      	nop
  }

  return ret;
 8004460:	68fb      	ldr	r3, [r7, #12]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop

0800446c <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	2b02      	cmp	r3, #2
 800447a:	dd0b      	ble.n	8004494 <LSM6DSL_ACC_SetFullScale+0x28>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2b04      	cmp	r3, #4
 8004480:	dd06      	ble.n	8004490 <LSM6DSL_ACC_SetFullScale+0x24>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b08      	cmp	r3, #8
 8004486:	dc01      	bgt.n	800448c <LSM6DSL_ACC_SetFullScale+0x20>
 8004488:	2303      	movs	r3, #3
 800448a:	e004      	b.n	8004496 <LSM6DSL_ACC_SetFullScale+0x2a>
 800448c:	2301      	movs	r3, #1
 800448e:	e002      	b.n	8004496 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004490:	2302      	movs	r3, #2
 8004492:	e000      	b.n	8004496 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004494:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8004496:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	331c      	adds	r3, #28
 800449c:	7bfa      	ldrb	r2, [r7, #15]
 800449e:	4611      	mov	r1, r2
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 fd51 	bl	8004f48 <lsm6dsl_xl_full_scale_set>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 80044ac:	f04f 33ff 	mov.w	r3, #4294967295
 80044b0:	e000      	b.n	80044b4 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	331c      	adds	r3, #28
 80044ca:	f107 0208 	add.w	r2, r7, #8
 80044ce:	4611      	mov	r1, r2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 ff86 	bl	80053e2 <lsm6dsl_acceleration_raw_get>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d002      	beq.n	80044e2 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 80044dc:	f04f 33ff 	mov.w	r3, #4294967295
 80044e0:	e00c      	b.n	80044fc <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80044e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80044ea:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80044f2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 800450e:	f04f 0300 	mov.w	r3, #0
 8004512:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	331c      	adds	r3, #28
 8004518:	f107 0210 	add.w	r2, r7, #16
 800451c:	4611      	mov	r1, r2
 800451e:	4618      	mov	r0, r3
 8004520:	f000 ff5f 	bl	80053e2 <lsm6dsl_acceleration_raw_get>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d002      	beq.n	8004530 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 800452a:	f04f 33ff 	mov.w	r3, #4294967295
 800452e:	e03c      	b.n	80045aa <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8004530:	f107 030c 	add.w	r3, r7, #12
 8004534:	4619      	mov	r1, r3
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff fe74 	bl	8004224 <LSM6DSL_ACC_GetSensitivity>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d002      	beq.n	8004548 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	e030      	b.n	80045aa <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8004548:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800454c:	ee07 3a90 	vmov	s15, r3
 8004550:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004554:	edd7 7a03 	vldr	s15, [r7, #12]
 8004558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800455c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004560:	ee17 2a90 	vmov	r2, s15
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004568:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800456c:	ee07 3a90 	vmov	s15, r3
 8004570:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004574:	edd7 7a03 	vldr	s15, [r7, #12]
 8004578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800457c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004580:	ee17 2a90 	vmov	r2, s15
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004588:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800458c:	ee07 3a90 	vmov	s15, r3
 8004590:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004594:	edd7 7a03 	vldr	s15, [r7, #12]
 8004598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800459c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045a0:	ee17 2a90 	vmov	r2, s15
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b082      	sub	sp, #8
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 80045c4:	2300      	movs	r3, #0
 80045c6:	e014      	b.n	80045f2 <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f103 021c 	add.w	r2, r3, #28
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f000 fe0a 	bl	80051f0 <lsm6dsl_gy_data_rate_set>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 80045e2:	f04f 33ff 	mov.w	r3, #4294967295
 80045e6:	e004      	b.n	80045f2 <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b082      	sub	sp, #8
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	e01f      	b.n	8004650 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f103 021c 	add.w	r2, r3, #28
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	332c      	adds	r3, #44	; 0x2c
 800461a:	4619      	mov	r1, r3
 800461c:	4610      	mov	r0, r2
 800461e:	f000 fe0d 	bl	800523c <lsm6dsl_gy_data_rate_get>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004628:	f04f 33ff 	mov.w	r3, #4294967295
 800462c:	e010      	b.n	8004650 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	331c      	adds	r3, #28
 8004632:	2100      	movs	r1, #0
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fddb 	bl	80051f0 <lsm6dsl_gy_data_rate_set>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d002      	beq.n	8004646 <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8004640:	f04f 33ff 	mov.w	r3, #4294967295
 8004644:	e004      	b.n	8004650 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3708      	adds	r7, #8
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	331c      	adds	r3, #28
 800466a:	f107 020b 	add.w	r2, r7, #11
 800466e:	4611      	mov	r1, r2
 8004670:	4618      	mov	r0, r3
 8004672:	f000 fd7b 	bl	800516c <lsm6dsl_gy_full_scale_get>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 800467c:	f04f 33ff 	mov.w	r3, #4294967295
 8004680:	e02d      	b.n	80046de <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004682:	7afb      	ldrb	r3, [r7, #11]
 8004684:	2b06      	cmp	r3, #6
 8004686:	d825      	bhi.n	80046d4 <LSM6DSL_GYRO_GetSensitivity+0x7c>
 8004688:	a201      	add	r2, pc, #4	; (adr r2, 8004690 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 800468a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468e:	bf00      	nop
 8004690:	080046b5 	.word	0x080046b5
 8004694:	080046ad 	.word	0x080046ad
 8004698:	080046bd 	.word	0x080046bd
 800469c:	080046d5 	.word	0x080046d5
 80046a0:	080046c5 	.word	0x080046c5
 80046a4:	080046d5 	.word	0x080046d5
 80046a8:	080046cd 	.word	0x080046cd
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4a0e      	ldr	r2, [pc, #56]	; (80046e8 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 80046b0:	601a      	str	r2, [r3, #0]
      break;
 80046b2:	e013      	b.n	80046dc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	4a0d      	ldr	r2, [pc, #52]	; (80046ec <LSM6DSL_GYRO_GetSensitivity+0x94>)
 80046b8:	601a      	str	r2, [r3, #0]
      break;
 80046ba:	e00f      	b.n	80046dc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	4a0c      	ldr	r2, [pc, #48]	; (80046f0 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 80046c0:	601a      	str	r2, [r3, #0]
      break;
 80046c2:	e00b      	b.n	80046dc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4a0b      	ldr	r2, [pc, #44]	; (80046f4 <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 80046c8:	601a      	str	r2, [r3, #0]
      break;
 80046ca:	e007      	b.n	80046dc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 80046d0:	601a      	str	r2, [r3, #0]
      break;
 80046d2:	e003      	b.n	80046dc <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
 80046d8:	60fb      	str	r3, [r7, #12]
      break;
 80046da:	bf00      	nop
  }

  return ret;
 80046dc:	68fb      	ldr	r3, [r7, #12]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	408c0000 	.word	0x408c0000
 80046ec:	410c0000 	.word	0x410c0000
 80046f0:	418c0000 	.word	0x418c0000
 80046f4:	420c0000 	.word	0x420c0000
 80046f8:	428c0000 	.word	0x428c0000

080046fc <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	331c      	adds	r3, #28
 800470e:	f107 020b 	add.w	r2, r7, #11
 8004712:	4611      	mov	r1, r2
 8004714:	4618      	mov	r0, r3
 8004716:	f000 fd91 	bl	800523c <lsm6dsl_gy_data_rate_get>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295
 8004724:	e04e      	b.n	80047c4 <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004726:	7afb      	ldrb	r3, [r7, #11]
 8004728:	2b0a      	cmp	r3, #10
 800472a:	d846      	bhi.n	80047ba <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 800472c:	a201      	add	r2, pc, #4	; (adr r2, 8004734 <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	08004761 	.word	0x08004761
 8004738:	0800476b 	.word	0x0800476b
 800473c:	08004773 	.word	0x08004773
 8004740:	0800477b 	.word	0x0800477b
 8004744:	08004783 	.word	0x08004783
 8004748:	0800478b 	.word	0x0800478b
 800474c:	08004793 	.word	0x08004793
 8004750:	0800479b 	.word	0x0800479b
 8004754:	080047a3 	.word	0x080047a3
 8004758:	080047ab 	.word	0x080047ab
 800475c:	080047b3 	.word	0x080047b3
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	601a      	str	r2, [r3, #0]
      break;
 8004768:	e02b      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	4a17      	ldr	r2, [pc, #92]	; (80047cc <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 800476e:	601a      	str	r2, [r3, #0]
      break;
 8004770:	e027      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	4a16      	ldr	r2, [pc, #88]	; (80047d0 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 8004776:	601a      	str	r2, [r3, #0]
      break;
 8004778:	e023      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	4a15      	ldr	r2, [pc, #84]	; (80047d4 <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 800477e:	601a      	str	r2, [r3, #0]
      break;
 8004780:	e01f      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 8004786:	601a      	str	r2, [r3, #0]
      break;
 8004788:	e01b      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	4a13      	ldr	r2, [pc, #76]	; (80047dc <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 800478e:	601a      	str	r2, [r3, #0]
      break;
 8004790:	e017      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	4a12      	ldr	r2, [pc, #72]	; (80047e0 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 8004796:	601a      	str	r2, [r3, #0]
      break;
 8004798:	e013      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	4a11      	ldr	r2, [pc, #68]	; (80047e4 <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 800479e:	601a      	str	r2, [r3, #0]
      break;
 80047a0:	e00f      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	4a10      	ldr	r2, [pc, #64]	; (80047e8 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 80047a6:	601a      	str	r2, [r3, #0]
      break;
 80047a8:	e00b      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	4a0f      	ldr	r2, [pc, #60]	; (80047ec <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 80047ae:	601a      	str	r2, [r3, #0]
      break;
 80047b0:	e007      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	4a0e      	ldr	r2, [pc, #56]	; (80047f0 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 80047b6:	601a      	str	r2, [r3, #0]
      break;
 80047b8:	e003      	b.n	80047c2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 80047ba:	f04f 33ff 	mov.w	r3, #4294967295
 80047be:	60fb      	str	r3, [r7, #12]
      break;
 80047c0:	bf00      	nop
  }

  return ret;
 80047c2:	68fb      	ldr	r3, [r7, #12]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	41480000 	.word	0x41480000
 80047d0:	41d00000 	.word	0x41d00000
 80047d4:	42500000 	.word	0x42500000
 80047d8:	42d00000 	.word	0x42d00000
 80047dc:	43500000 	.word	0x43500000
 80047e0:	43d00000 	.word	0x43d00000
 80047e4:	44504000 	.word	0x44504000
 80047e8:	44cf8000 	.word	0x44cf8000
 80047ec:	45502000 	.word	0x45502000
 80047f0:	45d02000 	.word	0x45d02000

080047f4 <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004806:	2b01      	cmp	r3, #1
 8004808:	d106      	bne.n	8004818 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 800480a:	ed97 0a00 	vldr	s0, [r7]
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fa26 	bl	8004c60 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 8004814:	4603      	mov	r3, r0
 8004816:	e005      	b.n	8004824 <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004818:	ed97 0a00 	vldr	s0, [r7]
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 faab 	bl	8004d78 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 8004822:	4603      	mov	r3, r0
  }
}
 8004824:	4618      	mov	r0, r3
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	331c      	adds	r3, #28
 800483e:	f107 020b 	add.w	r2, r7, #11
 8004842:	4611      	mov	r1, r2
 8004844:	4618      	mov	r0, r3
 8004846:	f000 fc91 	bl	800516c <lsm6dsl_gy_full_scale_get>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d002      	beq.n	8004856 <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
 8004854:	e030      	b.n	80048b8 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 8004856:	7afb      	ldrb	r3, [r7, #11]
 8004858:	2b06      	cmp	r3, #6
 800485a:	d828      	bhi.n	80048ae <LSM6DSL_GYRO_GetFullScale+0x82>
 800485c:	a201      	add	r2, pc, #4	; (adr r2, 8004864 <LSM6DSL_GYRO_GetFullScale+0x38>)
 800485e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004862:	bf00      	nop
 8004864:	08004889 	.word	0x08004889
 8004868:	08004881 	.word	0x08004881
 800486c:	08004891 	.word	0x08004891
 8004870:	080048af 	.word	0x080048af
 8004874:	0800489b 	.word	0x0800489b
 8004878:	080048af 	.word	0x080048af
 800487c:	080048a5 	.word	0x080048a5
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	227d      	movs	r2, #125	; 0x7d
 8004884:	601a      	str	r2, [r3, #0]
      break;
 8004886:	e016      	b.n	80048b6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	22fa      	movs	r2, #250	; 0xfa
 800488c:	601a      	str	r2, [r3, #0]
      break;
 800488e:	e012      	b.n	80048b6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004896:	601a      	str	r2, [r3, #0]
      break;
 8004898:	e00d      	b.n	80048b6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048a0:	601a      	str	r2, [r3, #0]
      break;
 80048a2:	e008      	b.n	80048b6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80048aa:	601a      	str	r2, [r3, #0]
      break;
 80048ac:	e003      	b.n	80048b6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 80048ae:	f04f 33ff 	mov.w	r3, #4294967295
 80048b2:	60fb      	str	r3, [r7, #12]
      break;
 80048b4:	bf00      	nop
  }

  return ret;
 80048b6:	68fb      	ldr	r3, [r7, #12]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b7d      	cmp	r3, #125	; 0x7d
 80048ce:	dd12      	ble.n	80048f6 <LSM6DSL_GYRO_SetFullScale+0x36>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	2bfa      	cmp	r3, #250	; 0xfa
 80048d4:	dd0d      	ble.n	80048f2 <LSM6DSL_GYRO_SetFullScale+0x32>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80048dc:	dd07      	ble.n	80048ee <LSM6DSL_GYRO_SetFullScale+0x2e>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048e4:	dc01      	bgt.n	80048ea <LSM6DSL_GYRO_SetFullScale+0x2a>
 80048e6:	2304      	movs	r3, #4
 80048e8:	e006      	b.n	80048f8 <LSM6DSL_GYRO_SetFullScale+0x38>
 80048ea:	2306      	movs	r3, #6
 80048ec:	e004      	b.n	80048f8 <LSM6DSL_GYRO_SetFullScale+0x38>
 80048ee:	2302      	movs	r3, #2
 80048f0:	e002      	b.n	80048f8 <LSM6DSL_GYRO_SetFullScale+0x38>
 80048f2:	2300      	movs	r3, #0
 80048f4:	e000      	b.n	80048f8 <LSM6DSL_GYRO_SetFullScale+0x38>
 80048f6:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 80048f8:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	331c      	adds	r3, #28
 80048fe:	7bfa      	ldrb	r2, [r7, #15]
 8004900:	4611      	mov	r1, r2
 8004902:	4618      	mov	r0, r3
 8004904:	f000 fc0c 	bl	8005120 <lsm6dsl_gy_full_scale_set>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d002      	beq.n	8004914 <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 800490e:	f04f 33ff 	mov.w	r3, #4294967295
 8004912:	e000      	b.n	8004916 <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b084      	sub	sp, #16
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
 8004926:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	331c      	adds	r3, #28
 800492c:	f107 0208 	add.w	r2, r7, #8
 8004930:	4611      	mov	r1, r2
 8004932:	4618      	mov	r0, r3
 8004934:	f000 fd0a 	bl	800534c <lsm6dsl_angular_rate_raw_get>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 800493e:	f04f 33ff 	mov.w	r3, #4294967295
 8004942:	e00c      	b.n	800495e <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004944:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800494c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004954:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b086      	sub	sp, #24
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	331c      	adds	r3, #28
 8004974:	f107 0210 	add.w	r2, r7, #16
 8004978:	4611      	mov	r1, r2
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fce6 	bl	800534c <lsm6dsl_angular_rate_raw_get>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	e03c      	b.n	8004a06 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 800498c:	f107 030c 	add.w	r3, r7, #12
 8004990:	4619      	mov	r1, r3
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7ff fe60 	bl	8004658 <LSM6DSL_GYRO_GetSensitivity>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 800499e:	f04f 33ff 	mov.w	r3, #4294967295
 80049a2:	e030      	b.n	8004a06 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80049a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80049a8:	ee07 3a90 	vmov	s15, r3
 80049ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80049b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049bc:	ee17 2a90 	vmov	r2, s15
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80049c4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80049c8:	ee07 3a90 	vmov	s15, r3
 80049cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80049d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049dc:	ee17 2a90 	vmov	r2, s15
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80049e4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80049f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049fc:	ee17 2a90 	vmov	r2, s15
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3718      	adds	r7, #24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b082      	sub	sp, #8
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	70fb      	strb	r3, [r7, #3]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f103 001c 	add.w	r0, r3, #28
 8004a24:	1cba      	adds	r2, r7, #2
 8004a26:	78f9      	ldrb	r1, [r7, #3]
 8004a28:	2301      	movs	r3, #1
 8004a2a:	f000 fa75 	bl	8004f18 <lsm6dsl_write_reg>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8004a34:	f04f 33ff 	mov.w	r3, #4294967295
 8004a38:	e000      	b.n	8004a3c <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8004a50:	edd7 7a00 	vldr	s15, [r7]
 8004a54:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a60:	d801      	bhi.n	8004a66 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e058      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004a66:	edd7 7a00 	vldr	s15, [r7]
 8004a6a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a76:	d801      	bhi.n	8004a7c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	e04d      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004a7c:	edd7 7a00 	vldr	s15, [r7]
 8004a80:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004b40 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8004a84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a8c:	d801      	bhi.n	8004a92 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e042      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004a92:	edd7 7a00 	vldr	s15, [r7]
 8004a96:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004b44 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8004a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa2:	d801      	bhi.n	8004aa8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	e037      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004aa8:	edd7 7a00 	vldr	s15, [r7]
 8004aac:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004b48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8004ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab8:	d801      	bhi.n	8004abe <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8004aba:	2305      	movs	r3, #5
 8004abc:	e02c      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004abe:	edd7 7a00 	vldr	s15, [r7]
 8004ac2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004b4c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 8004ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ace:	d801      	bhi.n	8004ad4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8004ad0:	2306      	movs	r3, #6
 8004ad2:	e021      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004ad4:	edd7 7a00 	vldr	s15, [r7]
 8004ad8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004b50 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8004adc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae4:	d801      	bhi.n	8004aea <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8004ae6:	2307      	movs	r3, #7
 8004ae8:	e016      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004aea:	edd7 7a00 	vldr	s15, [r7]
 8004aee:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004b54 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 8004af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004afa:	d801      	bhi.n	8004b00 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8004afc:	2308      	movs	r3, #8
 8004afe:	e00b      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004b00:	edd7 7a00 	vldr	s15, [r7]
 8004b04:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004b58 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8004b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b10:	d801      	bhi.n	8004b16 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8004b12:	2309      	movs	r3, #9
 8004b14:	e000      	b.n	8004b18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004b16:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004b18:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	331c      	adds	r3, #28
 8004b1e:	7bfa      	ldrb	r2, [r7, #15]
 8004b20:	4611      	mov	r1, r2
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fa6e 	bl	8005004 <lsm6dsl_xl_data_rate_set>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b32:	e000      	b.n	8004b36 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	42500000 	.word	0x42500000
 8004b44:	42d00000 	.word	0x42d00000
 8004b48:	43500000 	.word	0x43500000
 8004b4c:	43d00000 	.word	0x43d00000
 8004b50:	44504000 	.word	0x44504000
 8004b54:	44cf8000 	.word	0x44cf8000
 8004b58:	45502000 	.word	0x45502000

08004b5c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8004b68:	edd7 7a00 	vldr	s15, [r7]
 8004b6c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b78:	d801      	bhi.n	8004b7e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e058      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004b7e:	edd7 7a00 	vldr	s15, [r7]
 8004b82:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004b86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b8e:	d801      	bhi.n	8004b94 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e04d      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004b94:	edd7 7a00 	vldr	s15, [r7]
 8004b98:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004c44 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8004b9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	d801      	bhi.n	8004baa <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e042      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004baa:	edd7 7a00 	vldr	s15, [r7]
 8004bae:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004c48 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8004bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bba:	d801      	bhi.n	8004bc0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8004bbc:	2304      	movs	r3, #4
 8004bbe:	e037      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004bc0:	edd7 7a00 	vldr	s15, [r7]
 8004bc4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004c4c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8004bc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bd0:	d801      	bhi.n	8004bd6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8004bd2:	2305      	movs	r3, #5
 8004bd4:	e02c      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004bd6:	edd7 7a00 	vldr	s15, [r7]
 8004bda:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004c50 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8004bde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be6:	d801      	bhi.n	8004bec <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8004be8:	2306      	movs	r3, #6
 8004bea:	e021      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004bec:	edd7 7a00 	vldr	s15, [r7]
 8004bf0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004c54 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8004bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bfc:	d801      	bhi.n	8004c02 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8004bfe:	2307      	movs	r3, #7
 8004c00:	e016      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004c02:	edd7 7a00 	vldr	s15, [r7]
 8004c06:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004c58 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8004c0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c12:	d801      	bhi.n	8004c18 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8004c14:	2308      	movs	r3, #8
 8004c16:	e00b      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004c18:	edd7 7a00 	vldr	s15, [r7]
 8004c1c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004c5c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8004c20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c28:	d801      	bhi.n	8004c2e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8004c2a:	2309      	movs	r3, #9
 8004c2c:	e000      	b.n	8004c30 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004c2e:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	42500000 	.word	0x42500000
 8004c48:	42d00000 	.word	0x42d00000
 8004c4c:	43500000 	.word	0x43500000
 8004c50:	43d00000 	.word	0x43d00000
 8004c54:	44504000 	.word	0x44504000
 8004c58:	44cf8000 	.word	0x44cf8000
 8004c5c:	45502000 	.word	0x45502000

08004c60 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8004c6c:	edd7 7a00 	vldr	s15, [r7]
 8004c70:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004c74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c7c:	d801      	bhi.n	8004c82 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e058      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004c82:	edd7 7a00 	vldr	s15, [r7]
 8004c86:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c92:	d801      	bhi.n	8004c98 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8004c94:	2302      	movs	r3, #2
 8004c96:	e04d      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004c98:	edd7 7a00 	vldr	s15, [r7]
 8004c9c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004d5c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8004ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca8:	d801      	bhi.n	8004cae <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8004caa:	2303      	movs	r3, #3
 8004cac:	e042      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004cae:	edd7 7a00 	vldr	s15, [r7]
 8004cb2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004d60 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8004cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cbe:	d801      	bhi.n	8004cc4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	e037      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004cc4:	edd7 7a00 	vldr	s15, [r7]
 8004cc8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004d64 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8004ccc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd4:	d801      	bhi.n	8004cda <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8004cd6:	2305      	movs	r3, #5
 8004cd8:	e02c      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004cda:	edd7 7a00 	vldr	s15, [r7]
 8004cde:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004d68 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8004ce2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cea:	d801      	bhi.n	8004cf0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8004cec:	2306      	movs	r3, #6
 8004cee:	e021      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004cf0:	edd7 7a00 	vldr	s15, [r7]
 8004cf4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004d6c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8004cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d00:	d801      	bhi.n	8004d06 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8004d02:	2307      	movs	r3, #7
 8004d04:	e016      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004d06:	edd7 7a00 	vldr	s15, [r7]
 8004d0a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004d70 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8004d0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d16:	d801      	bhi.n	8004d1c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8004d18:	2308      	movs	r3, #8
 8004d1a:	e00b      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004d1c:	edd7 7a00 	vldr	s15, [r7]
 8004d20:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004d74 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8004d24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d2c:	d801      	bhi.n	8004d32 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8004d2e:	2309      	movs	r3, #9
 8004d30:	e000      	b.n	8004d34 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004d32:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8004d34:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	331c      	adds	r3, #28
 8004d3a:	7bfa      	ldrb	r2, [r7, #15]
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fa56 	bl	80051f0 <lsm6dsl_gy_data_rate_set>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4e:	e000      	b.n	8004d52 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	42500000 	.word	0x42500000
 8004d60:	42d00000 	.word	0x42d00000
 8004d64:	43500000 	.word	0x43500000
 8004d68:	43d00000 	.word	0x43d00000
 8004d6c:	44504000 	.word	0x44504000
 8004d70:	44cf8000 	.word	0x44cf8000
 8004d74:	45502000 	.word	0x45502000

08004d78 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8004d84:	edd7 7a00 	vldr	s15, [r7]
 8004d88:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004d8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d94:	d801      	bhi.n	8004d9a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e058      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004d9a:	edd7 7a00 	vldr	s15, [r7]
 8004d9e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004da2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004daa:	d801      	bhi.n	8004db0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8004dac:	2302      	movs	r3, #2
 8004dae:	e04d      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004db0:	edd7 7a00 	vldr	s15, [r7]
 8004db4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004e60 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8004db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc0:	d801      	bhi.n	8004dc6 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e042      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004dc6:	edd7 7a00 	vldr	s15, [r7]
 8004dca:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004e64 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8004dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd6:	d801      	bhi.n	8004ddc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8004dd8:	2304      	movs	r3, #4
 8004dda:	e037      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004ddc:	edd7 7a00 	vldr	s15, [r7]
 8004de0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004e68 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8004de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dec:	d801      	bhi.n	8004df2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8004dee:	2305      	movs	r3, #5
 8004df0:	e02c      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004df2:	edd7 7a00 	vldr	s15, [r7]
 8004df6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004e6c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8004dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e02:	d801      	bhi.n	8004e08 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8004e04:	2306      	movs	r3, #6
 8004e06:	e021      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004e08:	edd7 7a00 	vldr	s15, [r7]
 8004e0c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004e70 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8004e10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e18:	d801      	bhi.n	8004e1e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8004e1a:	2307      	movs	r3, #7
 8004e1c:	e016      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004e1e:	edd7 7a00 	vldr	s15, [r7]
 8004e22:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004e74 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8004e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e2e:	d801      	bhi.n	8004e34 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8004e30:	2308      	movs	r3, #8
 8004e32:	e00b      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004e34:	edd7 7a00 	vldr	s15, [r7]
 8004e38:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004e78 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8004e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e44:	d801      	bhi.n	8004e4a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8004e46:	2309      	movs	r3, #9
 8004e48:	e000      	b.n	8004e4c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004e4a:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	42500000 	.word	0x42500000
 8004e64:	42d00000 	.word	0x42d00000
 8004e68:	43500000 	.word	0x43500000
 8004e6c:	43d00000 	.word	0x43d00000
 8004e70:	44504000 	.word	0x44504000
 8004e74:	44cf8000 	.word	0x44cf8000
 8004e78:	45502000 	.word	0x45502000

08004e7c <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004e7c:	b590      	push	{r4, r7, lr}
 8004e7e:	b087      	sub	sp, #28
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	607a      	str	r2, [r7, #4]
 8004e86:	461a      	mov	r2, r3
 8004e88:	460b      	mov	r3, r1
 8004e8a:	72fb      	strb	r3, [r7, #11]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	695c      	ldr	r4, [r3, #20]
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	7b1b      	ldrb	r3, [r3, #12]
 8004e9c:	b298      	uxth	r0, r3
 8004e9e:	7afb      	ldrb	r3, [r7, #11]
 8004ea0:	b299      	uxth	r1, r3
 8004ea2:	893b      	ldrh	r3, [r7, #8]
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	47a0      	blx	r4
 8004ea8:	4603      	mov	r3, r0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	371c      	adds	r7, #28
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd90      	pop	{r4, r7, pc}

08004eb2 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004eb2:	b590      	push	{r4, r7, lr}
 8004eb4:	b087      	sub	sp, #28
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	607a      	str	r2, [r7, #4]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	72fb      	strb	r3, [r7, #11]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	691c      	ldr	r4, [r3, #16]
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	7b1b      	ldrb	r3, [r3, #12]
 8004ed2:	b298      	uxth	r0, r3
 8004ed4:	7afb      	ldrb	r3, [r7, #11]
 8004ed6:	b299      	uxth	r1, r3
 8004ed8:	893b      	ldrh	r3, [r7, #8]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	47a0      	blx	r4
 8004ede:	4603      	mov	r3, r0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	371c      	adds	r7, #28
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd90      	pop	{r4, r7, pc}

08004ee8 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8004ee8:	b590      	push	{r4, r7, lr}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	607a      	str	r2, [r7, #4]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	72fb      	strb	r3, [r7, #11]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	685c      	ldr	r4, [r3, #4]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6898      	ldr	r0, [r3, #8]
 8004f04:	893b      	ldrh	r3, [r7, #8]
 8004f06:	7af9      	ldrb	r1, [r7, #11]
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	47a0      	blx	r4
 8004f0c:	6178      	str	r0, [r7, #20]
  return ret;
 8004f0e:	697b      	ldr	r3, [r7, #20]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd90      	pop	{r4, r7, pc}

08004f18 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8004f18:	b590      	push	{r4, r7, lr}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	461a      	mov	r2, r3
 8004f24:	460b      	mov	r3, r1
 8004f26:	72fb      	strb	r3, [r7, #11]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681c      	ldr	r4, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6898      	ldr	r0, [r3, #8]
 8004f34:	893b      	ldrh	r3, [r7, #8]
 8004f36:	7af9      	ldrb	r1, [r7, #11]
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	47a0      	blx	r4
 8004f3c:	6178      	str	r0, [r7, #20]
  return ret;
 8004f3e:	697b      	ldr	r3, [r7, #20]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd90      	pop	{r4, r7, pc}

08004f48 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	460b      	mov	r3, r1
 8004f52:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8004f54:	f107 0208 	add.w	r2, r7, #8
 8004f58:	2301      	movs	r3, #1
 8004f5a:	2110      	movs	r1, #16
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7ff ffc3 	bl	8004ee8 <lsm6dsl_read_reg>
 8004f62:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10f      	bne.n	8004f8a <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	7a3b      	ldrb	r3, [r7, #8]
 8004f74:	f362 0383 	bfi	r3, r2, #2, #2
 8004f78:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8004f7a:	f107 0208 	add.w	r2, r7, #8
 8004f7e:	2301      	movs	r3, #1
 8004f80:	2110      	movs	r1, #16
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff ffc8 	bl	8004f18 <lsm6dsl_write_reg>
 8004f88:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8004f9e:	f107 0208 	add.w	r2, r7, #8
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7ff ff9e 	bl	8004ee8 <lsm6dsl_read_reg>
 8004fac:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.fs_xl) {
 8004fae:	7a3b      	ldrb	r3, [r7, #8]
 8004fb0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b03      	cmp	r3, #3
 8004fb8:	d81a      	bhi.n	8004ff0 <lsm6dsl_xl_full_scale_get+0x5c>
 8004fba:	a201      	add	r2, pc, #4	; (adr r2, 8004fc0 <lsm6dsl_xl_full_scale_get+0x2c>)
 8004fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc0:	08004fd1 	.word	0x08004fd1
 8004fc4:	08004fd9 	.word	0x08004fd9
 8004fc8:	08004fe1 	.word	0x08004fe1
 8004fcc:	08004fe9 	.word	0x08004fe9
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	701a      	strb	r2, [r3, #0]
      break;
 8004fd6:	e00f      	b.n	8004ff8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	701a      	strb	r2, [r3, #0]
      break;
 8004fde:	e00b      	b.n	8004ff8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	701a      	strb	r2, [r3, #0]
      break;
 8004fe6:	e007      	b.n	8004ff8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2203      	movs	r2, #3
 8004fec:	701a      	strb	r2, [r3, #0]
      break;
 8004fee:	e003      	b.n	8004ff8 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2204      	movs	r2, #4
 8004ff4:	701a      	strb	r2, [r3, #0]
      break;
 8004ff6:	bf00      	nop
  }

  return ret;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop

08005004 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	460b      	mov	r3, r1
 800500e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8005010:	f107 0208 	add.w	r2, r7, #8
 8005014:	2301      	movs	r3, #1
 8005016:	2110      	movs	r1, #16
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7ff ff65 	bl	8004ee8 <lsm6dsl_read_reg>
 800501e:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10f      	bne.n	8005046 <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	f003 030f 	and.w	r3, r3, #15
 800502c:	b2da      	uxtb	r2, r3
 800502e:	7a3b      	ldrb	r3, [r7, #8]
 8005030:	f362 1307 	bfi	r3, r2, #4, #4
 8005034:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8005036:	f107 0208 	add.w	r2, r7, #8
 800503a:	2301      	movs	r3, #1
 800503c:	2110      	movs	r1, #16
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7ff ff6a 	bl	8004f18 <lsm6dsl_write_reg>
 8005044:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8005046:	68fb      	ldr	r3, [r7, #12]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <lsm6dsl_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t *val)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 800505a:	f107 0208 	add.w	r2, r7, #8
 800505e:	2301      	movs	r3, #1
 8005060:	2110      	movs	r1, #16
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff ff40 	bl	8004ee8 <lsm6dsl_read_reg>
 8005068:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.odr_xl) {
 800506a:	7a3b      	ldrb	r3, [r7, #8]
 800506c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b0b      	cmp	r3, #11
 8005074:	d84a      	bhi.n	800510c <lsm6dsl_xl_data_rate_get+0xbc>
 8005076:	a201      	add	r2, pc, #4	; (adr r2, 800507c <lsm6dsl_xl_data_rate_get+0x2c>)
 8005078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507c:	080050ad 	.word	0x080050ad
 8005080:	080050b5 	.word	0x080050b5
 8005084:	080050bd 	.word	0x080050bd
 8005088:	080050c5 	.word	0x080050c5
 800508c:	080050cd 	.word	0x080050cd
 8005090:	080050d5 	.word	0x080050d5
 8005094:	080050dd 	.word	0x080050dd
 8005098:	080050e5 	.word	0x080050e5
 800509c:	080050ed 	.word	0x080050ed
 80050a0:	080050f5 	.word	0x080050f5
 80050a4:	080050fd 	.word	0x080050fd
 80050a8:	08005105 	.word	0x08005105
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2200      	movs	r2, #0
 80050b0:	701a      	strb	r2, [r3, #0]
      break;
 80050b2:	e02f      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2201      	movs	r2, #1
 80050b8:	701a      	strb	r2, [r3, #0]
      break;
 80050ba:	e02b      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	2202      	movs	r2, #2
 80050c0:	701a      	strb	r2, [r3, #0]
      break;
 80050c2:	e027      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	2203      	movs	r2, #3
 80050c8:	701a      	strb	r2, [r3, #0]
      break;
 80050ca:	e023      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	2204      	movs	r2, #4
 80050d0:	701a      	strb	r2, [r3, #0]
      break;
 80050d2:	e01f      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2205      	movs	r2, #5
 80050d8:	701a      	strb	r2, [r3, #0]
      break;
 80050da:	e01b      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2206      	movs	r2, #6
 80050e0:	701a      	strb	r2, [r3, #0]
      break;
 80050e2:	e017      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2207      	movs	r2, #7
 80050e8:	701a      	strb	r2, [r3, #0]
      break;
 80050ea:	e013      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2208      	movs	r2, #8
 80050f0:	701a      	strb	r2, [r3, #0]
      break;
 80050f2:	e00f      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2209      	movs	r2, #9
 80050f8:	701a      	strb	r2, [r3, #0]
      break;
 80050fa:	e00b      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	220a      	movs	r2, #10
 8005100:	701a      	strb	r2, [r3, #0]
      break;
 8005102:	e007      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	220b      	movs	r2, #11
 8005108:	701a      	strb	r2, [r3, #0]
      break;
 800510a:	e003      	b.n	8005114 <lsm6dsl_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSL_XL_ODR_ND;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	220c      	movs	r2, #12
 8005110:	701a      	strb	r2, [r3, #0]
      break;
 8005112:	bf00      	nop
  }

  return ret;
 8005114:	68fb      	ldr	r3, [r7, #12]
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop

08005120 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	460b      	mov	r3, r1
 800512a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800512c:	f107 0208 	add.w	r2, r7, #8
 8005130:	2301      	movs	r3, #1
 8005132:	2111      	movs	r1, #17
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7ff fed7 	bl	8004ee8 <lsm6dsl_read_reg>
 800513a:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10f      	bne.n	8005162 <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	b2da      	uxtb	r2, r3
 800514a:	7a3b      	ldrb	r3, [r7, #8]
 800514c:	f362 0343 	bfi	r3, r2, #1, #3
 8005150:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8005152:	f107 0208 	add.w	r2, r7, #8
 8005156:	2301      	movs	r3, #1
 8005158:	2111      	movs	r1, #17
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fedc 	bl	8004f18 <lsm6dsl_write_reg>
 8005160:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005162:	68fb      	ldr	r3, [r7, #12]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <lsm6dsl_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t *val)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8005176:	f107 0208 	add.w	r2, r7, #8
 800517a:	2301      	movs	r3, #1
 800517c:	2111      	movs	r1, #17
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7ff feb2 	bl	8004ee8 <lsm6dsl_read_reg>
 8005184:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.fs_g) {
 8005186:	7a3b      	ldrb	r3, [r7, #8]
 8005188:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b06      	cmp	r3, #6
 8005190:	d824      	bhi.n	80051dc <lsm6dsl_gy_full_scale_get+0x70>
 8005192:	a201      	add	r2, pc, #4	; (adr r2, 8005198 <lsm6dsl_gy_full_scale_get+0x2c>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051b5 	.word	0x080051b5
 800519c:	080051bd 	.word	0x080051bd
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051dd 	.word	0x080051dd
 80051a8:	080051cd 	.word	0x080051cd
 80051ac:	080051dd 	.word	0x080051dd
 80051b0:	080051d5 	.word	0x080051d5
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2200      	movs	r2, #0
 80051b8:	701a      	strb	r2, [r3, #0]
      break;
 80051ba:	e013      	b.n	80051e4 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2201      	movs	r2, #1
 80051c0:	701a      	strb	r2, [r3, #0]
      break;
 80051c2:	e00f      	b.n	80051e4 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2202      	movs	r2, #2
 80051c8:	701a      	strb	r2, [r3, #0]
      break;
 80051ca:	e00b      	b.n	80051e4 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2204      	movs	r2, #4
 80051d0:	701a      	strb	r2, [r3, #0]
      break;
 80051d2:	e007      	b.n	80051e4 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	2206      	movs	r2, #6
 80051d8:	701a      	strb	r2, [r3, #0]
      break;
 80051da:	e003      	b.n	80051e4 <lsm6dsl_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSL_GY_FS_ND;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	2207      	movs	r2, #7
 80051e0:	701a      	strb	r2, [r3, #0]
      break;
 80051e2:	bf00      	nop
  }

  return ret;
 80051e4:	68fb      	ldr	r3, [r7, #12]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop

080051f0 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80051fc:	f107 0208 	add.w	r2, r7, #8
 8005200:	2301      	movs	r3, #1
 8005202:	2111      	movs	r1, #17
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f7ff fe6f 	bl	8004ee8 <lsm6dsl_read_reg>
 800520a:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10f      	bne.n	8005232 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8005212:	78fb      	ldrb	r3, [r7, #3]
 8005214:	f003 030f 	and.w	r3, r3, #15
 8005218:	b2da      	uxtb	r2, r3
 800521a:	7a3b      	ldrb	r3, [r7, #8]
 800521c:	f362 1307 	bfi	r3, r2, #4, #4
 8005220:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8005222:	f107 0208 	add.w	r2, r7, #8
 8005226:	2301      	movs	r3, #1
 8005228:	2111      	movs	r1, #17
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7ff fe74 	bl	8004f18 <lsm6dsl_write_reg>
 8005230:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005232:	68fb      	ldr	r3, [r7, #12]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <lsm6dsl_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t *val)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8005246:	f107 0208 	add.w	r2, r7, #8
 800524a:	2301      	movs	r3, #1
 800524c:	2111      	movs	r1, #17
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff fe4a 	bl	8004ee8 <lsm6dsl_read_reg>
 8005254:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.odr_g) {
 8005256:	7a3b      	ldrb	r3, [r7, #8]
 8005258:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b0a      	cmp	r3, #10
 8005260:	d844      	bhi.n	80052ec <lsm6dsl_gy_data_rate_get+0xb0>
 8005262:	a201      	add	r2, pc, #4	; (adr r2, 8005268 <lsm6dsl_gy_data_rate_get+0x2c>)
 8005264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005268:	08005295 	.word	0x08005295
 800526c:	0800529d 	.word	0x0800529d
 8005270:	080052a5 	.word	0x080052a5
 8005274:	080052ad 	.word	0x080052ad
 8005278:	080052b5 	.word	0x080052b5
 800527c:	080052bd 	.word	0x080052bd
 8005280:	080052c5 	.word	0x080052c5
 8005284:	080052cd 	.word	0x080052cd
 8005288:	080052d5 	.word	0x080052d5
 800528c:	080052dd 	.word	0x080052dd
 8005290:	080052e5 	.word	0x080052e5
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	2200      	movs	r2, #0
 8005298:	701a      	strb	r2, [r3, #0]
      break;
 800529a:	e02b      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	2201      	movs	r2, #1
 80052a0:	701a      	strb	r2, [r3, #0]
      break;
 80052a2:	e027      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2202      	movs	r2, #2
 80052a8:	701a      	strb	r2, [r3, #0]
      break;
 80052aa:	e023      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2203      	movs	r2, #3
 80052b0:	701a      	strb	r2, [r3, #0]
      break;
 80052b2:	e01f      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2204      	movs	r2, #4
 80052b8:	701a      	strb	r2, [r3, #0]
      break;
 80052ba:	e01b      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2205      	movs	r2, #5
 80052c0:	701a      	strb	r2, [r3, #0]
      break;
 80052c2:	e017      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2206      	movs	r2, #6
 80052c8:	701a      	strb	r2, [r3, #0]
      break;
 80052ca:	e013      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	2207      	movs	r2, #7
 80052d0:	701a      	strb	r2, [r3, #0]
      break;
 80052d2:	e00f      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2208      	movs	r2, #8
 80052d8:	701a      	strb	r2, [r3, #0]
      break;
 80052da:	e00b      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2209      	movs	r2, #9
 80052e0:	701a      	strb	r2, [r3, #0]
      break;
 80052e2:	e007      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	220a      	movs	r2, #10
 80052e8:	701a      	strb	r2, [r3, #0]
      break;
 80052ea:	e003      	b.n	80052f4 <lsm6dsl_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSL_GY_ODR_ND;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	220b      	movs	r2, #11
 80052f0:	701a      	strb	r2, [r3, #0]
      break;
 80052f2:	bf00      	nop
  }

  return ret;
 80052f4:	68fb      	ldr	r3, [r7, #12]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop

08005300 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800530c:	f107 0208 	add.w	r2, r7, #8
 8005310:	2301      	movs	r3, #1
 8005312:	2112      	movs	r1, #18
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7ff fde7 	bl	8004ee8 <lsm6dsl_read_reg>
 800531a:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10f      	bne.n	8005342 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8005322:	78fb      	ldrb	r3, [r7, #3]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	b2da      	uxtb	r2, r3
 800532a:	7a3b      	ldrb	r3, [r7, #8]
 800532c:	f362 1386 	bfi	r3, r2, #6, #1
 8005330:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8005332:	f107 0208 	add.w	r2, r7, #8
 8005336:	2301      	movs	r3, #1
 8005338:	2112      	movs	r1, #18
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff fdec 	bl	8004f18 <lsm6dsl_write_reg>
 8005340:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005342:	68fb      	ldr	r3, [r7, #12]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8005356:	f107 020c 	add.w	r2, r7, #12
 800535a:	2306      	movs	r3, #6
 800535c:	2122      	movs	r1, #34	; 0x22
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7ff fdc2 	bl	8004ee8 <lsm6dsl_read_reg>
 8005364:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005366:	7b7b      	ldrb	r3, [r7, #13]
 8005368:	b21a      	sxth	r2, r3
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005374:	b29b      	uxth	r3, r3
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	b29a      	uxth	r2, r3
 800537a:	7b3b      	ldrb	r3, [r7, #12]
 800537c:	b29b      	uxth	r3, r3
 800537e:	4413      	add	r3, r2
 8005380:	b29b      	uxth	r3, r3
 8005382:	b21a      	sxth	r2, r3
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005388:	7bfa      	ldrb	r2, [r7, #15]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	3302      	adds	r3, #2
 800538e:	b212      	sxth	r2, r2
 8005390:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	3302      	adds	r3, #2
 8005396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800539a:	b29b      	uxth	r3, r3
 800539c:	021b      	lsls	r3, r3, #8
 800539e:	b29a      	uxth	r2, r3
 80053a0:	7bbb      	ldrb	r3, [r7, #14]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	4413      	add	r3, r2
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	3302      	adds	r3, #2
 80053ac:	b212      	sxth	r2, r2
 80053ae:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80053b0:	7c7a      	ldrb	r2, [r7, #17]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	3304      	adds	r3, #4
 80053b6:	b212      	sxth	r2, r2
 80053b8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	3304      	adds	r3, #4
 80053be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	021b      	lsls	r3, r3, #8
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	7c3b      	ldrb	r3, [r7, #16]
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	4413      	add	r3, r2
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	3304      	adds	r3, #4
 80053d4:	b212      	sxth	r2, r2
 80053d6:	801a      	strh	r2, [r3, #0]
  return ret;
 80053d8:	697b      	ldr	r3, [r7, #20]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b086      	sub	sp, #24
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80053ec:	f107 020c 	add.w	r2, r7, #12
 80053f0:	2306      	movs	r3, #6
 80053f2:	2128      	movs	r1, #40	; 0x28
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7ff fd77 	bl	8004ee8 <lsm6dsl_read_reg>
 80053fa:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80053fc:	7b7b      	ldrb	r3, [r7, #13]
 80053fe:	b21a      	sxth	r2, r3
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800540a:	b29b      	uxth	r3, r3
 800540c:	021b      	lsls	r3, r3, #8
 800540e:	b29a      	uxth	r2, r3
 8005410:	7b3b      	ldrb	r3, [r7, #12]
 8005412:	b29b      	uxth	r3, r3
 8005414:	4413      	add	r3, r2
 8005416:	b29b      	uxth	r3, r3
 8005418:	b21a      	sxth	r2, r3
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800541e:	7bfa      	ldrb	r2, [r7, #15]
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	3302      	adds	r3, #2
 8005424:	b212      	sxth	r2, r2
 8005426:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	3302      	adds	r3, #2
 800542c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005430:	b29b      	uxth	r3, r3
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	b29a      	uxth	r2, r3
 8005436:	7bbb      	ldrb	r3, [r7, #14]
 8005438:	b29b      	uxth	r3, r3
 800543a:	4413      	add	r3, r2
 800543c:	b29a      	uxth	r2, r3
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	3302      	adds	r3, #2
 8005442:	b212      	sxth	r2, r2
 8005444:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005446:	7c7a      	ldrb	r2, [r7, #17]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	3304      	adds	r3, #4
 800544c:	b212      	sxth	r2, r2
 800544e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	3304      	adds	r3, #4
 8005454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005458:	b29b      	uxth	r3, r3
 800545a:	021b      	lsls	r3, r3, #8
 800545c:	b29a      	uxth	r2, r3
 800545e:	7c3b      	ldrb	r3, [r7, #16]
 8005460:	b29b      	uxth	r3, r3
 8005462:	4413      	add	r3, r2
 8005464:	b29a      	uxth	r2, r3
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	3304      	adds	r3, #4
 800546a:	b212      	sxth	r2, r2
 800546c:	801a      	strh	r2, [r3, #0]
  return ret;
 800546e:	697b      	ldr	r3, [r7, #20]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8005482:	2301      	movs	r3, #1
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	210f      	movs	r1, #15
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff fd2d 	bl	8004ee8 <lsm6dsl_read_reg>
 800548e:	60f8      	str	r0, [r7, #12]
  return ret;
 8005490:	68fb      	ldr	r3, [r7, #12]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	460b      	mov	r3, r1
 80054a4:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80054a6:	f107 0208 	add.w	r2, r7, #8
 80054aa:	2301      	movs	r3, #1
 80054ac:	2112      	movs	r1, #18
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f7ff fd1a 	bl	8004ee8 <lsm6dsl_read_reg>
 80054b4:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10f      	bne.n	80054dc <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 80054bc:	78fb      	ldrb	r3, [r7, #3]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	b2da      	uxtb	r2, r3
 80054c4:	7a3b      	ldrb	r3, [r7, #8]
 80054c6:	f362 0382 	bfi	r3, r2, #2, #1
 80054ca:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80054cc:	f107 0208 	add.w	r2, r7, #8
 80054d0:	2301      	movs	r3, #1
 80054d2:	2112      	movs	r1, #18
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff fd1f 	bl	8004f18 <lsm6dsl_write_reg>
 80054da:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80054dc:	68fb      	ldr	r3, [r7, #12]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
 80054ee:	460b      	mov	r3, r1
 80054f0:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 80054f2:	f107 0208 	add.w	r2, r7, #8
 80054f6:	2301      	movs	r3, #1
 80054f8:	210a      	movs	r1, #10
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7ff fcf4 	bl	8004ee8 <lsm6dsl_read_reg>
 8005500:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0) {
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10f      	bne.n	8005528 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8005508:	78fb      	ldrb	r3, [r7, #3]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	b2da      	uxtb	r2, r3
 8005510:	7a3b      	ldrb	r3, [r7, #8]
 8005512:	f362 0302 	bfi	r3, r2, #0, #3
 8005516:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8005518:	f107 0208 	add.w	r2, r7, #8
 800551c:	2301      	movs	r3, #1
 800551e:	210a      	movs	r1, #10
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7ff fcf9 	bl	8004f18 <lsm6dsl_write_reg>
 8005526:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8005528:	68fb      	ldr	r3, [r7, #12]
}
 800552a:	4618      	mov	r0, r3
 800552c:	3710      	adds	r7, #16
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
	...

08005534 <IKS01A2_ENV_SENSOR_Init>:
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b08a      	sub	sp, #40	; 0x28
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800553e:	2300      	movs	r3, #0
 8005540:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t function = ENV_TEMPERATURE;
 8005542:	2301      	movs	r3, #1
 8005544:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t component_functions = 0;
 8005546:	2300      	movs	r3, #0
 8005548:	61bb      	str	r3, [r7, #24]
  IKS01A2_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <IKS01A2_ENV_SENSOR_Init+0x24>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d032      	beq.n	80055bc <IKS01A2_ENV_SENSOR_Init+0x88>
 8005556:	e063      	b.n	8005620 <IKS01A2_ENV_SENSOR_Init+0xec>
  {
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
    case IKS01A2_HTS221_0:
      if (HTS221_0_Probe(Functions) != BSP_ERROR_NONE)
 8005558:	6838      	ldr	r0, [r7, #0]
 800555a:	f000 f931 	bl	80057c0 <HTS221_0_Probe>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <IKS01A2_ENV_SENSOR_Init+0x36>
      {
        return BSP_ERROR_NO_INIT;
 8005564:	f04f 33ff 	mov.w	r3, #4294967295
 8005568:	e098      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800556a:	4a4e      	ldr	r2, [pc, #312]	; (80056a4 <IKS01A2_ENV_SENSOR_Init+0x170>)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	494c      	ldr	r1, [pc, #304]	; (80056a8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800557c:	f107 0108 	add.w	r1, r7, #8
 8005580:	4610      	mov	r0, r2
 8005582:	4798      	blx	r3
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <IKS01A2_ENV_SENSOR_Init+0x5c>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800558a:	f06f 0306 	mvn.w	r3, #6
 800558e:	e085      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (cap.Temperature == 1U)
 8005590:	7a3b      	ldrb	r3, [r7, #8]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d103      	bne.n	800559e <IKS01A2_ENV_SENSOR_Init+0x6a>
      {
        component_functions |= ENV_TEMPERATURE;
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	f043 0301 	orr.w	r3, r3, #1
 800559c:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 800559e:	7abb      	ldrb	r3, [r7, #10]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d103      	bne.n	80055ac <IKS01A2_ENV_SENSOR_Init+0x78>
      {
        component_functions |= ENV_HUMIDITY;
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	f043 0304 	orr.w	r3, r3, #4
 80055aa:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 80055ac:	7a7b      	ldrb	r3, [r7, #9]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d13a      	bne.n	8005628 <IKS01A2_ENV_SENSOR_Init+0xf4>
      {
        component_functions |= ENV_PRESSURE;
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	f043 0302 	orr.w	r3, r3, #2
 80055b8:	61bb      	str	r3, [r7, #24]
      }
      break;
 80055ba:	e035      	b.n	8005628 <IKS01A2_ENV_SENSOR_Init+0xf4>
#endif

#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
    case IKS01A2_LPS22HB_0:
      if (LPS22HB_0_Probe(Functions) != BSP_ERROR_NONE)
 80055bc:	6838      	ldr	r0, [r7, #0]
 80055be:	f000 f9b9 	bl	8005934 <LPS22HB_0_Probe>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <IKS01A2_ENV_SENSOR_Init+0x9a>
      {
        return BSP_ERROR_NO_INIT;
 80055c8:	f04f 33ff 	mov.w	r3, #4294967295
 80055cc:	e066      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80055ce:	4a35      	ldr	r2, [pc, #212]	; (80056a4 <IKS01A2_ENV_SENSOR_Init+0x170>)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4933      	ldr	r1, [pc, #204]	; (80056a8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80055e0:	f107 0108 	add.w	r1, r7, #8
 80055e4:	4610      	mov	r0, r2
 80055e6:	4798      	blx	r3
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <IKS01A2_ENV_SENSOR_Init+0xc0>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80055ee:	f06f 0306 	mvn.w	r3, #6
 80055f2:	e053      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (cap.Temperature == 1U)
 80055f4:	7a3b      	ldrb	r3, [r7, #8]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d103      	bne.n	8005602 <IKS01A2_ENV_SENSOR_Init+0xce>
      {
        component_functions |= ENV_TEMPERATURE;
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	f043 0301 	orr.w	r3, r3, #1
 8005600:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 8005602:	7abb      	ldrb	r3, [r7, #10]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d103      	bne.n	8005610 <IKS01A2_ENV_SENSOR_Init+0xdc>
      {
        component_functions |= ENV_HUMIDITY;
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	f043 0304 	orr.w	r3, r3, #4
 800560e:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 8005610:	7a7b      	ldrb	r3, [r7, #9]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d10a      	bne.n	800562c <IKS01A2_ENV_SENSOR_Init+0xf8>
      {
        component_functions |= ENV_PRESSURE;
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	f043 0302 	orr.w	r3, r3, #2
 800561c:	61bb      	str	r3, [r7, #24]
      }
      break;
 800561e:	e005      	b.n	800562c <IKS01A2_ENV_SENSOR_Init+0xf8>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8005620:	f06f 0301 	mvn.w	r3, #1
 8005624:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005626:	e002      	b.n	800562e <IKS01A2_ENV_SENSOR_Init+0xfa>
      break;
 8005628:	bf00      	nop
 800562a:	e000      	b.n	800562e <IKS01A2_ENV_SENSOR_Init+0xfa>
      break;
 800562c:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800562e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <IKS01A2_ENV_SENSOR_Init+0x104>
  {
    return ret;
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	e031      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
  }

  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 8005638:	2300      	movs	r3, #0
 800563a:	61fb      	str	r3, [r7, #28]
 800563c:	e02a      	b.n	8005694 <IKS01A2_ENV_SENSOR_Init+0x160>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	4013      	ands	r3, r2
 8005644:	6a3a      	ldr	r2, [r7, #32]
 8005646:	429a      	cmp	r2, r3
 8005648:	d11e      	bne.n	8005688 <IKS01A2_ENV_SENSOR_Init+0x154>
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	4013      	ands	r3, r2
 8005650:	6a3a      	ldr	r2, [r7, #32]
 8005652:	429a      	cmp	r2, r3
 8005654:	d118      	bne.n	8005688 <IKS01A2_ENV_SENSOR_Init+0x154>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 8005656:	4a15      	ldr	r2, [pc, #84]	; (80056ac <IKS01A2_ENV_SENSOR_Init+0x178>)
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800565e:	4814      	ldr	r0, [pc, #80]	; (80056b0 <IKS01A2_ENV_SENSOR_Init+0x17c>)
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	4613      	mov	r3, r2
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	4413      	add	r3, r2
 8005668:	440b      	add	r3, r1
 800566a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	490d      	ldr	r1, [pc, #52]	; (80056a8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005678:	4610      	mov	r0, r2
 800567a:	4798      	blx	r3
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d002      	beq.n	8005688 <IKS01A2_ENV_SENSOR_Init+0x154>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8005682:	f06f 0304 	mvn.w	r3, #4
 8005686:	e009      	b.n	800569c <IKS01A2_ENV_SENSOR_Init+0x168>
      }
    }
    function = function << 1;
 8005688:	6a3b      	ldr	r3, [r7, #32]
 800568a:	005b      	lsls	r3, r3, #1
 800568c:	623b      	str	r3, [r7, #32]
  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	3301      	adds	r3, #1
 8005692:	61fb      	str	r3, [r7, #28]
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	2b02      	cmp	r3, #2
 8005698:	d9d1      	bls.n	800563e <IKS01A2_ENV_SENSOR_Init+0x10a>
  }

  return ret;
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800569c:	4618      	mov	r0, r3
 800569e:	3728      	adds	r7, #40	; 0x28
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	20000204 	.word	0x20000204
 80056a8:	200004b4 	.word	0x200004b4
 80056ac:	20000134 	.word	0x20000134
 80056b0:	200001ec 	.word	0x200001ec

080056b4 <IKS01A2_ENV_SENSOR_Enable>:
 *         - ENV_TEMPERATURE or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d903      	bls.n	80056cc <IKS01A2_ENV_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80056c4:	f06f 0301 	mvn.w	r3, #1
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	e028      	b.n	800571e <IKS01A2_ENV_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 80056cc:	4a16      	ldr	r2, [pc, #88]	; (8005728 <IKS01A2_ENV_SENSOR_Enable+0x74>)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	4013      	ands	r3, r2
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d11c      	bne.n	8005718 <IKS01A2_ENV_SENSOR_Enable+0x64>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 80056de:	4a13      	ldr	r2, [pc, #76]	; (800572c <IKS01A2_ENV_SENSOR_Enable+0x78>)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80056e6:	4812      	ldr	r0, [pc, #72]	; (8005730 <IKS01A2_ENV_SENSOR_Enable+0x7c>)
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	4613      	mov	r3, r2
 80056ec:	005b      	lsls	r3, r3, #1
 80056ee:	4413      	add	r3, r2
 80056f0:	440b      	add	r3, r1
 80056f2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	490e      	ldr	r1, [pc, #56]	; (8005734 <IKS01A2_ENV_SENSOR_Enable+0x80>)
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005700:	4610      	mov	r0, r2
 8005702:	4798      	blx	r3
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <IKS01A2_ENV_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800570a:	f06f 0304 	mvn.w	r3, #4
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	e005      	b.n	800571e <IKS01A2_ENV_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005712:	2300      	movs	r3, #0
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	e002      	b.n	800571e <IKS01A2_ENV_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8005718:	f06f 0301 	mvn.w	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800571e:	68fb      	ldr	r3, [r7, #12]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	2000020c 	.word	0x2000020c
 800572c:	20000134 	.word	0x20000134
 8005730:	200001ec 	.word	0x200001ec
 8005734:	200004b4 	.word	0x200004b4

08005738 <IKS01A2_ENV_SENSOR_GetValue>:
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @param  Value pointer to environmental sensor value
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_GetValue(uint32_t Instance, uint32_t Function, float *Value)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d903      	bls.n	8005752 <IKS01A2_ENV_SENSOR_GetValue+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800574a:	f06f 0301 	mvn.w	r3, #1
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	e029      	b.n	80057a6 <IKS01A2_ENV_SENSOR_GetValue+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 8005752:	4a17      	ldr	r2, [pc, #92]	; (80057b0 <IKS01A2_ENV_SENSOR_GetValue+0x78>)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	4013      	ands	r3, r2
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	429a      	cmp	r2, r3
 8005762:	d11d      	bne.n	80057a0 <IKS01A2_ENV_SENSOR_GetValue+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8005764:	4a13      	ldr	r2, [pc, #76]	; (80057b4 <IKS01A2_ENV_SENSOR_GetValue+0x7c>)
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800576c:	4812      	ldr	r0, [pc, #72]	; (80057b8 <IKS01A2_ENV_SENSOR_GetValue+0x80>)
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4613      	mov	r3, r2
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	4413      	add	r3, r2
 8005776:	440b      	add	r3, r1
 8005778:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	490f      	ldr	r1, [pc, #60]	; (80057bc <IKS01A2_ENV_SENSOR_GetValue+0x84>)
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005786:	6879      	ldr	r1, [r7, #4]
 8005788:	4610      	mov	r0, r2
 800578a:	4798      	blx	r3
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <IKS01A2_ENV_SENSOR_GetValue+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005792:	f06f 0304 	mvn.w	r3, #4
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	e005      	b.n	80057a6 <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800579a:	2300      	movs	r3, #0
 800579c:	617b      	str	r3, [r7, #20]
 800579e:	e002      	b.n	80057a6 <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80057a0:	f06f 0301 	mvn.w	r3, #1
 80057a4:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80057a6:	697b      	ldr	r3, [r7, #20]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3718      	adds	r7, #24
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	2000020c 	.word	0x2000020c
 80057b4:	20000134 	.word	0x20000134
 80057b8:	200001ec 	.word	0x200001ec
 80057bc:	200004b4 	.word	0x200004b4

080057c0 <HTS221_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY
 * @retval BSP status
 */
static int32_t HTS221_0_Probe(uint32_t Functions)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b090      	sub	sp, #64	; 0x40
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  HTS221_IO_t            io_ctx;
  uint8_t                id;
  int32_t                ret = BSP_ERROR_NONE;
 80057c8:	2300      	movs	r3, #0
 80057ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  static HTS221_Object_t hts221_obj_0;
  HTS221_Capabilities_t  cap;

  /* Configure the environmental sensor driver */
  io_ctx.BusType     = HTS221_I2C_BUS; /* I2C */
 80057cc:	2300      	movs	r3, #0
 80057ce:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.Address     = HTS221_I2C_ADDRESS;
 80057d0:	23bf      	movs	r3, #191	; 0xbf
 80057d2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 80057d6:	4b49      	ldr	r3, [pc, #292]	; (80058fc <HTS221_0_Probe+0x13c>)
 80057d8:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 80057da:	4b49      	ldr	r3, [pc, #292]	; (8005900 <HTS221_0_Probe+0x140>)
 80057dc:	627b      	str	r3, [r7, #36]	; 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 80057de:	4b49      	ldr	r3, [pc, #292]	; (8005904 <HTS221_0_Probe+0x144>)
 80057e0:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 80057e2:	4b49      	ldr	r3, [pc, #292]	; (8005908 <HTS221_0_Probe+0x148>)
 80057e4:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 80057e6:	4b49      	ldr	r3, [pc, #292]	; (800590c <HTS221_0_Probe+0x14c>)
 80057e8:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HTS221_RegisterBusIO(&hts221_obj_0, &io_ctx) != HTS221_OK)
 80057ea:	f107 0320 	add.w	r3, r7, #32
 80057ee:	4619      	mov	r1, r3
 80057f0:	4847      	ldr	r0, [pc, #284]	; (8005910 <HTS221_0_Probe+0x150>)
 80057f2:	f7fb fbd7 	bl	8000fa4 <HTS221_RegisterBusIO>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d003      	beq.n	8005804 <HTS221_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80057fc:	f06f 0306 	mvn.w	r3, #6
 8005800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005802:	e076      	b.n	80058f2 <HTS221_0_Probe+0x132>
  }
  else if (HTS221_ReadID(&hts221_obj_0, &id) != HTS221_OK)
 8005804:	f107 031f 	add.w	r3, r7, #31
 8005808:	4619      	mov	r1, r3
 800580a:	4841      	ldr	r0, [pc, #260]	; (8005910 <HTS221_0_Probe+0x150>)
 800580c:	f7fb fc4f 	bl	80010ae <HTS221_ReadID>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HTS221_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005816:	f06f 0306 	mvn.w	r3, #6
 800581a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800581c:	e069      	b.n	80058f2 <HTS221_0_Probe+0x132>
  }
  else if (id != HTS221_ID)
 800581e:	7ffb      	ldrb	r3, [r7, #31]
 8005820:	2bbc      	cmp	r3, #188	; 0xbc
 8005822:	d003      	beq.n	800582c <HTS221_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005824:	f06f 0306 	mvn.w	r3, #6
 8005828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800582a:	e062      	b.n	80058f2 <HTS221_0_Probe+0x132>
  }
  else
  {
    (void)HTS221_GetCapabilities(&hts221_obj_0, &cap);
 800582c:	f107 030c 	add.w	r3, r7, #12
 8005830:	4619      	mov	r1, r3
 8005832:	4837      	ldr	r0, [pc, #220]	; (8005910 <HTS221_0_Probe+0x150>)
 8005834:	f7fb fc52 	bl	80010dc <HTS221_GetCapabilities>
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8005838:	7b3b      	ldrb	r3, [r7, #12]
 800583a:	461a      	mov	r2, r3
 800583c:	7b7b      	ldrb	r3, [r7, #13]
 800583e:	005b      	lsls	r3, r3, #1
 8005840:	431a      	orrs	r2, r3
                                           uint32_t)cap.Humidity << 2);
 8005842:	7bbb      	ldrb	r3, [r7, #14]
 8005844:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8005846:	4313      	orrs	r3, r2
 8005848:	4a32      	ldr	r2, [pc, #200]	; (8005914 <HTS221_0_Probe+0x154>)
 800584a:	6013      	str	r3, [r2, #0]

    EnvCompObj[IKS01A2_HTS221_0] = &hts221_obj_0;
 800584c:	4b32      	ldr	r3, [pc, #200]	; (8005918 <HTS221_0_Probe+0x158>)
 800584e:	4a30      	ldr	r2, [pc, #192]	; (8005910 <HTS221_0_Probe+0x150>)
 8005850:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_HTS221_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&HTS221_COMMON_Driver;
 8005852:	4b32      	ldr	r3, [pc, #200]	; (800591c <HTS221_0_Probe+0x15c>)
 8005854:	4a32      	ldr	r2, [pc, #200]	; (8005920 <HTS221_0_Probe+0x160>)
 8005856:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 8005858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d11d      	bne.n	800589a <HTS221_0_Probe+0xda>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d018      	beq.n	800589a <HTS221_0_Probe+0xda>
 8005868:	7b3b      	ldrb	r3, [r7, #12]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d115      	bne.n	800589a <HTS221_0_Probe+0xda>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_TEMP_Driver;
 800586e:	4b2d      	ldr	r3, [pc, #180]	; (8005924 <HTS221_0_Probe+0x164>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	4a2d      	ldr	r2, [pc, #180]	; (8005928 <HTS221_0_Probe+0x168>)
 8005874:	492d      	ldr	r1, [pc, #180]	; (800592c <HTS221_0_Probe+0x16c>)
 8005876:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 800587a:	4b28      	ldr	r3, [pc, #160]	; (800591c <HTS221_0_Probe+0x15c>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a25      	ldr	r2, [pc, #148]	; (8005918 <HTS221_0_Probe+0x158>)
 8005882:	6812      	ldr	r2, [r2, #0]
 8005884:	4610      	mov	r0, r2
 8005886:	4798      	blx	r3
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HTS221_0_Probe+0xd6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800588e:	f06f 0304 	mvn.w	r3, #4
 8005892:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005894:	e001      	b.n	800589a <HTS221_0_Probe+0xda>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005896:	2300      	movs	r3, #0
 8005898:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U))
 800589a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800589c:	2b00      	cmp	r3, #0
 800589e:	d11d      	bne.n	80058dc <HTS221_0_Probe+0x11c>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d018      	beq.n	80058dc <HTS221_0_Probe+0x11c>
 80058aa:	7bbb      	ldrb	r3, [r7, #14]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d115      	bne.n	80058dc <HTS221_0_Probe+0x11c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_HUMIDITY]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_HUM_Driver;
 80058b0:	4b1c      	ldr	r3, [pc, #112]	; (8005924 <HTS221_0_Probe+0x164>)
 80058b2:	691b      	ldr	r3, [r3, #16]
 80058b4:	4a1c      	ldr	r2, [pc, #112]	; (8005928 <HTS221_0_Probe+0x168>)
 80058b6:	491e      	ldr	r1, [pc, #120]	; (8005930 <HTS221_0_Probe+0x170>)
 80058b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 80058bc:	4b17      	ldr	r3, [pc, #92]	; (800591c <HTS221_0_Probe+0x15c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a15      	ldr	r2, [pc, #84]	; (8005918 <HTS221_0_Probe+0x158>)
 80058c4:	6812      	ldr	r2, [r2, #0]
 80058c6:	4610      	mov	r0, r2
 80058c8:	4798      	blx	r3
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d003      	beq.n	80058d8 <HTS221_0_Probe+0x118>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80058d0:	f06f 0304 	mvn.w	r3, #4
 80058d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058d6:	e001      	b.n	80058dc <HTS221_0_Probe+0x11c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80058d8:	2300      	movs	r3, #0
 80058da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 80058dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d107      	bne.n	80058f2 <HTS221_0_Probe+0x132>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d002      	beq.n	80058f2 <HTS221_0_Probe+0x132>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80058ec:	f06f 0304 	mvn.w	r3, #4
 80058f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
  }

  return ret;
 80058f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3740      	adds	r7, #64	; 0x40
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	08000bd1 	.word	0x08000bd1
 8005900:	08000c4d 	.word	0x08000c4d
 8005904:	08000d01 	.word	0x08000d01
 8005908:	08000c9d 	.word	0x08000c9d
 800590c:	08000d65 	.word	0x08000d65
 8005910:	20000214 	.word	0x20000214
 8005914:	2000020c 	.word	0x2000020c
 8005918:	200004b4 	.word	0x200004b4
 800591c:	20000204 	.word	0x20000204
 8005920:	20000004 	.word	0x20000004
 8005924:	20000134 	.word	0x20000134
 8005928:	200001ec 	.word	0x200001ec
 800592c:	20000028 	.word	0x20000028
 8005930:	20000014 	.word	0x20000014

08005934 <LPS22HB_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE
 * @retval BSP status
 */
static int32_t LPS22HB_0_Probe(uint32_t Functions)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b090      	sub	sp, #64	; 0x40
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  LPS22HB_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 800593c:	2300      	movs	r3, #0
 800593e:	63fb      	str	r3, [r7, #60]	; 0x3c
  static LPS22HB_Object_t lps22hb_obj_0;
  LPS22HB_Capabilities_t  cap;

  /* Configure the pressure driver */
  io_ctx.BusType     = LPS22HB_I2C_BUS; /* I2C */
 8005940:	2300      	movs	r3, #0
 8005942:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.Address     = LPS22HB_I2C_ADD_H;
 8005944:	23bb      	movs	r3, #187	; 0xbb
 8005946:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 800594a:	4b4a      	ldr	r3, [pc, #296]	; (8005a74 <LPS22HB_0_Probe+0x140>)
 800594c:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 800594e:	4b4a      	ldr	r3, [pc, #296]	; (8005a78 <LPS22HB_0_Probe+0x144>)
 8005950:	627b      	str	r3, [r7, #36]	; 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8005952:	4b4a      	ldr	r3, [pc, #296]	; (8005a7c <LPS22HB_0_Probe+0x148>)
 8005954:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8005956:	4b4a      	ldr	r3, [pc, #296]	; (8005a80 <LPS22HB_0_Probe+0x14c>)
 8005958:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 800595a:	4b4a      	ldr	r3, [pc, #296]	; (8005a84 <LPS22HB_0_Probe+0x150>)
 800595c:	63bb      	str	r3, [r7, #56]	; 0x38

  if (LPS22HB_RegisterBusIO(&lps22hb_obj_0, &io_ctx) != LPS22HB_OK)
 800595e:	f107 0320 	add.w	r3, r7, #32
 8005962:	4619      	mov	r1, r3
 8005964:	4848      	ldr	r0, [pc, #288]	; (8005a88 <LPS22HB_0_Probe+0x154>)
 8005966:	f7fc f93b 	bl	8001be0 <LPS22HB_RegisterBusIO>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <LPS22HB_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005970:	f06f 0306 	mvn.w	r3, #6
 8005974:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005976:	e078      	b.n	8005a6a <LPS22HB_0_Probe+0x136>
  }
  else if (LPS22HB_ReadID(&lps22hb_obj_0, &id) != LPS22HB_OK)
 8005978:	f107 031f 	add.w	r3, r7, #31
 800597c:	4619      	mov	r1, r3
 800597e:	4842      	ldr	r0, [pc, #264]	; (8005a88 <LPS22HB_0_Probe+0x154>)
 8005980:	f7fc f9d3 	bl	8001d2a <LPS22HB_ReadID>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d003      	beq.n	8005992 <LPS22HB_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800598a:	f06f 0306 	mvn.w	r3, #6
 800598e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005990:	e06b      	b.n	8005a6a <LPS22HB_0_Probe+0x136>
  }
  else if (id != LPS22HB_ID)
 8005992:	7ffb      	ldrb	r3, [r7, #31]
 8005994:	2bb1      	cmp	r3, #177	; 0xb1
 8005996:	d003      	beq.n	80059a0 <LPS22HB_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005998:	f06f 0306 	mvn.w	r3, #6
 800599c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800599e:	e064      	b.n	8005a6a <LPS22HB_0_Probe+0x136>
  }
  else
  {
    (void)LPS22HB_GetCapabilities(&lps22hb_obj_0, &cap);
 80059a0:	f107 030c 	add.w	r3, r7, #12
 80059a4:	4619      	mov	r1, r3
 80059a6:	4838      	ldr	r0, [pc, #224]	; (8005a88 <LPS22HB_0_Probe+0x154>)
 80059a8:	f7fc f9d6 	bl	8001d58 <LPS22HB_GetCapabilities>

    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 80059ac:	7b3b      	ldrb	r3, [r7, #12]
 80059ae:	461a      	mov	r2, r3
 80059b0:	7b7b      	ldrb	r3, [r7, #13]
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	431a      	orrs	r2, r3
                                            uint32_t)cap.Humidity << 2);
 80059b6:	7bbb      	ldrb	r3, [r7, #14]
 80059b8:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 80059ba:	4313      	orrs	r3, r2
 80059bc:	4a33      	ldr	r2, [pc, #204]	; (8005a8c <LPS22HB_0_Probe+0x158>)
 80059be:	6053      	str	r3, [r2, #4]

    EnvCompObj[IKS01A2_LPS22HB_0] = &lps22hb_obj_0;
 80059c0:	4b33      	ldr	r3, [pc, #204]	; (8005a90 <LPS22HB_0_Probe+0x15c>)
 80059c2:	4a31      	ldr	r2, [pc, #196]	; (8005a88 <LPS22HB_0_Probe+0x154>)
 80059c4:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_LPS22HB_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22HB_COMMON_Driver;
 80059c6:	4b33      	ldr	r3, [pc, #204]	; (8005a94 <LPS22HB_0_Probe+0x160>)
 80059c8:	4a33      	ldr	r2, [pc, #204]	; (8005a98 <LPS22HB_0_Probe+0x164>)
 80059ca:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 80059cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d11e      	bne.n	8005a10 <LPS22HB_0_Probe+0xdc>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d019      	beq.n	8005a10 <LPS22HB_0_Probe+0xdc>
 80059dc:	7b3b      	ldrb	r3, [r7, #12]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d116      	bne.n	8005a10 <LPS22HB_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_TEMP_Driver;
 80059e2:	4b2e      	ldr	r3, [pc, #184]	; (8005a9c <LPS22HB_0_Probe+0x168>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	4a2e      	ldr	r2, [pc, #184]	; (8005aa0 <LPS22HB_0_Probe+0x16c>)
 80059e8:	3303      	adds	r3, #3
 80059ea:	492e      	ldr	r1, [pc, #184]	; (8005aa4 <LPS22HB_0_Probe+0x170>)
 80059ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 80059f0:	4b28      	ldr	r3, [pc, #160]	; (8005a94 <LPS22HB_0_Probe+0x160>)
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <LPS22HB_0_Probe+0x15c>)
 80059f8:	6852      	ldr	r2, [r2, #4]
 80059fa:	4610      	mov	r0, r2
 80059fc:	4798      	blx	r3
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <LPS22HB_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005a04:	f06f 0304 	mvn.w	r3, #4
 8005a08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a0a:	e001      	b.n	8005a10 <LPS22HB_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U))
 8005a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d11e      	bne.n	8005a54 <LPS22HB_0_Probe+0x120>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d019      	beq.n	8005a54 <LPS22HB_0_Probe+0x120>
 8005a20:	7b7b      	ldrb	r3, [r7, #13]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d116      	bne.n	8005a54 <LPS22HB_0_Probe+0x120>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_PRESS_Driver;
 8005a26:	4b1d      	ldr	r3, [pc, #116]	; (8005a9c <LPS22HB_0_Probe+0x168>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	4a1d      	ldr	r2, [pc, #116]	; (8005aa0 <LPS22HB_0_Probe+0x16c>)
 8005a2c:	3303      	adds	r3, #3
 8005a2e:	491e      	ldr	r1, [pc, #120]	; (8005aa8 <LPS22HB_0_Probe+0x174>)
 8005a30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 8005a34:	4b17      	ldr	r3, [pc, #92]	; (8005a94 <LPS22HB_0_Probe+0x160>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a15      	ldr	r2, [pc, #84]	; (8005a90 <LPS22HB_0_Probe+0x15c>)
 8005a3c:	6852      	ldr	r2, [r2, #4]
 8005a3e:	4610      	mov	r0, r2
 8005a40:	4798      	blx	r3
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <LPS22HB_0_Probe+0x11c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005a48:	f06f 0304 	mvn.w	r3, #4
 8005a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a4e:	e001      	b.n	8005a54 <LPS22HB_0_Probe+0x120>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005a50:	2300      	movs	r3, #0
 8005a52:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 8005a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d107      	bne.n	8005a6a <LPS22HB_0_Probe+0x136>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d002      	beq.n	8005a6a <LPS22HB_0_Probe+0x136>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005a64:	f06f 0304 	mvn.w	r3, #4
 8005a68:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
  }
  return ret;
 8005a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3740      	adds	r7, #64	; 0x40
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	08000bd1 	.word	0x08000bd1
 8005a78:	08000c4d 	.word	0x08000c4d
 8005a7c:	08000d01 	.word	0x08000d01
 8005a80:	08000c9d 	.word	0x08000c9d
 8005a84:	08000d65 	.word	0x08000d65
 8005a88:	20000240 	.word	0x20000240
 8005a8c:	2000020c 	.word	0x2000020c
 8005a90:	200004b4 	.word	0x200004b4
 8005a94:	20000204 	.word	0x20000204
 8005a98:	2000003c 	.word	0x2000003c
 8005a9c:	20000134 	.word	0x20000134
 8005aa0:	200001ec 	.word	0x200001ec
 8005aa4:	20000060 	.word	0x20000060
 8005aa8:	2000004c 	.word	0x2000004c

08005aac <IKS01A2_MOTION_SENSOR_Init>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b08e      	sub	sp, #56	; 0x38
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 8005aba:	2301      	movs	r3, #1
 8005abc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A2_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d06e      	beq.n	8005ba6 <IKS01A2_MOTION_SENSOR_Init+0xfa>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	f200 809d 	bhi.w	8005c0a <IKS01A2_MOTION_SENSOR_Init+0x15e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <IKS01A2_MOTION_SENSOR_Init+0x32>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d032      	beq.n	8005b42 <IKS01A2_MOTION_SENSOR_Init+0x96>
 8005adc:	e095      	b.n	8005c0a <IKS01A2_MOTION_SENSOR_Init+0x15e>
  {
#if (USE_IKS01A2_MOTION_SENSOR_LSM6DSL_0 == 1)
    case IKS01A2_LSM6DSL_0:
      if (LSM6DSL_0_Probe(Functions) != BSP_ERROR_NONE)
 8005ade:	6838      	ldr	r0, [r7, #0]
 8005ae0:	f000 f966 	bl	8005db0 <LSM6DSL_0_Probe>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d002      	beq.n	8005af0 <IKS01A2_MOTION_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 8005aea:	f04f 33ff 	mov.w	r3, #4294967295
 8005aee:	e0cc      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8005af0:	4a68      	ldr	r2, [pc, #416]	; (8005c94 <IKS01A2_MOTION_SENSOR_Init+0x1e8>)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	4967      	ldr	r1, [pc, #412]	; (8005c98 <IKS01A2_MOTION_SENSOR_Init+0x1ec>)
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005b02:	f107 010c 	add.w	r1, r7, #12
 8005b06:	4610      	mov	r0, r2
 8005b08:	4798      	blx	r3
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <IKS01A2_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8005b10:	f06f 0306 	mvn.w	r3, #6
 8005b14:	e0b9      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8005b16:	7b3b      	ldrb	r3, [r7, #12]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d103      	bne.n	8005b24 <IKS01A2_MOTION_SENSOR_Init+0x78>
      {
        component_functions |= MOTION_ACCELERO;
 8005b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b1e:	f043 0302 	orr.w	r3, r3, #2
 8005b22:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8005b24:	7b7b      	ldrb	r3, [r7, #13]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d103      	bne.n	8005b32 <IKS01A2_MOTION_SENSOR_Init+0x86>
      {
        component_functions |= MOTION_GYRO;
 8005b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b2c:	f043 0301 	orr.w	r3, r3, #1
 8005b30:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8005b32:	7bbb      	ldrb	r3, [r7, #14]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d16c      	bne.n	8005c12 <IKS01A2_MOTION_SENSOR_Init+0x166>
      {
        component_functions |= MOTION_MAGNETO;
 8005b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3a:	f043 0304 	orr.w	r3, r3, #4
 8005b3e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8005b40:	e067      	b.n	8005c12 <IKS01A2_MOTION_SENSOR_Init+0x166>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_ACC_0 == 1)
    case IKS01A2_LSM303AGR_ACC_0:
      if (LSM303AGR_ACC_0_Probe(Functions) != BSP_ERROR_NONE)
 8005b42:	6838      	ldr	r0, [r7, #0]
 8005b44:	f000 f9f0 	bl	8005f28 <LSM303AGR_ACC_0_Probe>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <IKS01A2_MOTION_SENSOR_Init+0xa8>
      {
        return BSP_ERROR_NO_INIT;
 8005b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b52:	e09a      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8005b54:	4a4f      	ldr	r2, [pc, #316]	; (8005c94 <IKS01A2_MOTION_SENSOR_Init+0x1e8>)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	494e      	ldr	r1, [pc, #312]	; (8005c98 <IKS01A2_MOTION_SENSOR_Init+0x1ec>)
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005b66:	f107 010c 	add.w	r1, r7, #12
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	4798      	blx	r3
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <IKS01A2_MOTION_SENSOR_Init+0xce>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8005b74:	f06f 0306 	mvn.w	r3, #6
 8005b78:	e087      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8005b7a:	7b3b      	ldrb	r3, [r7, #12]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d103      	bne.n	8005b88 <IKS01A2_MOTION_SENSOR_Init+0xdc>
      {
        component_functions |= MOTION_ACCELERO;
 8005b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b82:	f043 0302 	orr.w	r3, r3, #2
 8005b86:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8005b88:	7b7b      	ldrb	r3, [r7, #13]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d103      	bne.n	8005b96 <IKS01A2_MOTION_SENSOR_Init+0xea>
      {
        component_functions |= MOTION_GYRO;
 8005b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b90:	f043 0301 	orr.w	r3, r3, #1
 8005b94:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8005b96:	7bbb      	ldrb	r3, [r7, #14]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d13c      	bne.n	8005c16 <IKS01A2_MOTION_SENSOR_Init+0x16a>
      {
        component_functions |= MOTION_MAGNETO;
 8005b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9e:	f043 0304 	orr.w	r3, r3, #4
 8005ba2:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8005ba4:	e037      	b.n	8005c16 <IKS01A2_MOTION_SENSOR_Init+0x16a>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_MAG_0 == 1)
    case IKS01A2_LSM303AGR_MAG_0:
      if (LSM303AGR_MAG_0_Probe(Functions) != BSP_ERROR_NONE)
 8005ba6:	6838      	ldr	r0, [r7, #0]
 8005ba8:	f000 fa62 	bl	8006070 <LSM303AGR_MAG_0_Probe>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <IKS01A2_MOTION_SENSOR_Init+0x10c>
      {
        return BSP_ERROR_NO_INIT;
 8005bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bb6:	e068      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8005bb8:	4a36      	ldr	r2, [pc, #216]	; (8005c94 <IKS01A2_MOTION_SENSOR_Init+0x1e8>)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	4935      	ldr	r1, [pc, #212]	; (8005c98 <IKS01A2_MOTION_SENSOR_Init+0x1ec>)
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005bca:	f107 010c 	add.w	r1, r7, #12
 8005bce:	4610      	mov	r0, r2
 8005bd0:	4798      	blx	r3
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d002      	beq.n	8005bde <IKS01A2_MOTION_SENSOR_Init+0x132>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8005bd8:	f06f 0306 	mvn.w	r3, #6
 8005bdc:	e055      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8005bde:	7b3b      	ldrb	r3, [r7, #12]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d103      	bne.n	8005bec <IKS01A2_MOTION_SENSOR_Init+0x140>
      {
        component_functions |= MOTION_ACCELERO;
 8005be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be6:	f043 0302 	orr.w	r3, r3, #2
 8005bea:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8005bec:	7b7b      	ldrb	r3, [r7, #13]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d103      	bne.n	8005bfa <IKS01A2_MOTION_SENSOR_Init+0x14e>
      {
        component_functions |= MOTION_GYRO;
 8005bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf4:	f043 0301 	orr.w	r3, r3, #1
 8005bf8:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8005bfa:	7bbb      	ldrb	r3, [r7, #14]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d10c      	bne.n	8005c1a <IKS01A2_MOTION_SENSOR_Init+0x16e>
      {
        component_functions |= MOTION_MAGNETO;
 8005c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c02:	f043 0304 	orr.w	r3, r3, #4
 8005c06:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8005c08:	e007      	b.n	8005c1a <IKS01A2_MOTION_SENSOR_Init+0x16e>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8005c0a:	f06f 0301 	mvn.w	r3, #1
 8005c0e:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8005c10:	e004      	b.n	8005c1c <IKS01A2_MOTION_SENSOR_Init+0x170>
      break;
 8005c12:	bf00      	nop
 8005c14:	e002      	b.n	8005c1c <IKS01A2_MOTION_SENSOR_Init+0x170>
      break;
 8005c16:	bf00      	nop
 8005c18:	e000      	b.n	8005c1c <IKS01A2_MOTION_SENSOR_Init+0x170>
      break;
 8005c1a:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8005c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <IKS01A2_MOTION_SENSOR_Init+0x17a>
  {
    return ret;
 8005c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c24:	e031      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
  }

  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8005c26:	2300      	movs	r3, #0
 8005c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c2a:	e02a      	b.n	8005c82 <IKS01A2_MOTION_SENSOR_Init+0x1d6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c30:	4013      	ands	r3, r2
 8005c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d11e      	bne.n	8005c76 <IKS01A2_MOTION_SENSOR_Init+0x1ca>
 8005c38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d118      	bne.n	8005c76 <IKS01A2_MOTION_SENSOR_Init+0x1ca>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8005c44:	4a15      	ldr	r2, [pc, #84]	; (8005c9c <IKS01A2_MOTION_SENSOR_Init+0x1f0>)
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005c4c:	4814      	ldr	r0, [pc, #80]	; (8005ca0 <IKS01A2_MOTION_SENSOR_Init+0x1f4>)
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	4613      	mov	r3, r2
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	4413      	add	r3, r2
 8005c56:	440b      	add	r3, r1
 8005c58:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	490e      	ldr	r1, [pc, #56]	; (8005c98 <IKS01A2_MOTION_SENSOR_Init+0x1ec>)
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005c66:	4610      	mov	r0, r2
 8005c68:	4798      	blx	r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <IKS01A2_MOTION_SENSOR_Init+0x1ca>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8005c70:	f06f 0304 	mvn.w	r3, #4
 8005c74:	e009      	b.n	8005c8a <IKS01A2_MOTION_SENSOR_Init+0x1de>
      }
    }
    function = function << 1;
 8005c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8005c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c7e:	3301      	adds	r3, #1
 8005c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d9d1      	bls.n	8005c2c <IKS01A2_MOTION_SENSOR_Init+0x180>
  }

  return ret;
 8005c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3738      	adds	r7, #56	; 0x38
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	20000290 	.word	0x20000290
 8005c98:	200004bc 	.word	0x200004bc
 8005c9c:	20000148 	.word	0x20000148
 8005ca0:	2000026c 	.word	0x2000026c

08005ca4 <IKS01A2_MOTION_SENSOR_Enable>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d903      	bls.n	8005cbc <IKS01A2_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005cb4:	f06f 0301 	mvn.w	r3, #1
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	e028      	b.n	8005d0e <IKS01A2_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8005cbc:	4a16      	ldr	r2, [pc, #88]	; (8005d18 <IKS01A2_MOTION_SENSOR_Enable+0x74>)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d11c      	bne.n	8005d08 <IKS01A2_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8005cce:	4a13      	ldr	r2, [pc, #76]	; (8005d1c <IKS01A2_MOTION_SENSOR_Enable+0x78>)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005cd6:	4812      	ldr	r0, [pc, #72]	; (8005d20 <IKS01A2_MOTION_SENSOR_Enable+0x7c>)
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	4613      	mov	r3, r2
 8005cdc:	005b      	lsls	r3, r3, #1
 8005cde:	4413      	add	r3, r2
 8005ce0:	440b      	add	r3, r1
 8005ce2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	490e      	ldr	r1, [pc, #56]	; (8005d24 <IKS01A2_MOTION_SENSOR_Enable+0x80>)
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	4798      	blx	r3
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <IKS01A2_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005cfa:	f06f 0304 	mvn.w	r3, #4
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	e005      	b.n	8005d0e <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005d02:	2300      	movs	r3, #0
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	e002      	b.n	8005d0e <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8005d08:	f06f 0301 	mvn.w	r3, #1
 8005d0c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	2000029c 	.word	0x2000029c
 8005d1c:	20000148 	.word	0x20000148
 8005d20:	2000026c 	.word	0x2000026c
 8005d24:	200004bc 	.word	0x200004bc

08005d28 <IKS01A2_MOTION_SENSOR_GetAxes>:
 *         - MOTION_MAGNETO for instance 2
 * @param  Axes pointer to axes data structure
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A2_MOTION_SENSOR_Axes_t *Axes)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b086      	sub	sp, #24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d903      	bls.n	8005d42 <IKS01A2_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005d3a:	f06f 0301 	mvn.w	r3, #1
 8005d3e:	617b      	str	r3, [r7, #20]
 8005d40:	e029      	b.n	8005d96 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8005d42:	4a17      	ldr	r2, [pc, #92]	; (8005da0 <IKS01A2_MOTION_SENSOR_GetAxes+0x78>)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d11d      	bne.n	8005d90 <IKS01A2_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 8005d54:	4a13      	ldr	r2, [pc, #76]	; (8005da4 <IKS01A2_MOTION_SENSOR_GetAxes+0x7c>)
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d5c:	4812      	ldr	r0, [pc, #72]	; (8005da8 <IKS01A2_MOTION_SENSOR_GetAxes+0x80>)
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4613      	mov	r3, r2
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	4413      	add	r3, r2
 8005d66:	440b      	add	r3, r1
 8005d68:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	490f      	ldr	r1, [pc, #60]	; (8005dac <IKS01A2_MOTION_SENSOR_GetAxes+0x84>)
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	4610      	mov	r0, r2
 8005d7a:	4798      	blx	r3
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <IKS01A2_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005d82:	f06f 0304 	mvn.w	r3, #4
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	e005      	b.n	8005d96 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	617b      	str	r3, [r7, #20]
 8005d8e:	e002      	b.n	8005d96 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8005d90:	f06f 0301 	mvn.w	r3, #1
 8005d94:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8005d96:	697b      	ldr	r3, [r7, #20]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	2000029c 	.word	0x2000029c
 8005da4:	20000148 	.word	0x20000148
 8005da8:	2000026c 	.word	0x2000026c
 8005dac:	200004bc 	.word	0x200004bc

08005db0 <LSM6DSL_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t LSM6DSL_0_Probe(uint32_t Functions)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b092      	sub	sp, #72	; 0x48
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  LSM6DSL_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSL_Object_t lsm6dsl_obj_0;
  LSM6DSL_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8005db8:	2300      	movs	r3, #0
 8005dba:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS; /* I2C */
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM6DSL_I2C_ADD_H;
 8005dc0:	23d7      	movs	r3, #215	; 0xd7
 8005dc2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005dc6:	4b4a      	ldr	r3, [pc, #296]	; (8005ef0 <LSM6DSL_0_Probe+0x140>)
 8005dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005dca:	4b4a      	ldr	r3, [pc, #296]	; (8005ef4 <LSM6DSL_0_Probe+0x144>)
 8005dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8005dce:	4b4a      	ldr	r3, [pc, #296]	; (8005ef8 <LSM6DSL_0_Probe+0x148>)
 8005dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8005dd2:	4b4a      	ldr	r3, [pc, #296]	; (8005efc <LSM6DSL_0_Probe+0x14c>)
 8005dd4:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005dd6:	4b4a      	ldr	r3, [pc, #296]	; (8005f00 <LSM6DSL_0_Probe+0x150>)
 8005dd8:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM6DSL_RegisterBusIO(&lsm6dsl_obj_0, &io_ctx) != LSM6DSL_OK)
 8005dda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005dde:	4619      	mov	r1, r3
 8005de0:	4848      	ldr	r0, [pc, #288]	; (8005f04 <LSM6DSL_0_Probe+0x154>)
 8005de2:	f7fe f891 	bl	8003f08 <LSM6DSL_RegisterBusIO>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <LSM6DSL_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005dec:	f06f 0306 	mvn.w	r3, #6
 8005df0:	647b      	str	r3, [r7, #68]	; 0x44
 8005df2:	e077      	b.n	8005ee4 <LSM6DSL_0_Probe+0x134>
  }
  else if (LSM6DSL_ReadID(&lsm6dsl_obj_0, &id) != LSM6DSL_OK)
 8005df4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8005df8:	4619      	mov	r1, r3
 8005dfa:	4842      	ldr	r0, [pc, #264]	; (8005f04 <LSM6DSL_0_Probe+0x154>)
 8005dfc:	f7fe f97a 	bl	80040f4 <LSM6DSL_ReadID>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d003      	beq.n	8005e0e <LSM6DSL_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005e06:	f06f 0306 	mvn.w	r3, #6
 8005e0a:	647b      	str	r3, [r7, #68]	; 0x44
 8005e0c:	e06a      	b.n	8005ee4 <LSM6DSL_0_Probe+0x134>
  }
  else if (id != LSM6DSL_ID)
 8005e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e12:	2b6a      	cmp	r3, #106	; 0x6a
 8005e14:	d003      	beq.n	8005e1e <LSM6DSL_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005e16:	f06f 0306 	mvn.w	r3, #6
 8005e1a:	647b      	str	r3, [r7, #68]	; 0x44
 8005e1c:	e062      	b.n	8005ee4 <LSM6DSL_0_Probe+0x134>
  }
  else
  {
    (void)LSM6DSL_GetCapabilities(&lsm6dsl_obj_0, &cap);
 8005e1e:	f107 0308 	add.w	r3, r7, #8
 8005e22:	4619      	mov	r1, r3
 8005e24:	4837      	ldr	r0, [pc, #220]	; (8005f04 <LSM6DSL_0_Probe+0x154>)
 8005e26:	f7fe f97b 	bl	8004120 <LSM6DSL_GetCapabilities>
    MotionCtx[IKS01A2_LSM6DSL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8005e2a:	7a7b      	ldrb	r3, [r7, #9]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	7a3b      	ldrb	r3, [r7, #8]
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	431a      	orrs	r2, r3
 8005e34:	7abb      	ldrb	r3, [r7, #10]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	4a33      	ldr	r2, [pc, #204]	; (8005f08 <LSM6DSL_0_Probe+0x158>)
 8005e3c:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A2_LSM6DSL_0] = &lsm6dsl_obj_0;
 8005e3e:	4b33      	ldr	r3, [pc, #204]	; (8005f0c <LSM6DSL_0_Probe+0x15c>)
 8005e40:	4a30      	ldr	r2, [pc, #192]	; (8005f04 <LSM6DSL_0_Probe+0x154>)
 8005e42:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM6DSL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSL_COMMON_Driver;
 8005e44:	4b32      	ldr	r3, [pc, #200]	; (8005f10 <LSM6DSL_0_Probe+0x160>)
 8005e46:	4a33      	ldr	r2, [pc, #204]	; (8005f14 <LSM6DSL_0_Probe+0x164>)
 8005e48:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8005e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d11d      	bne.n	8005e8c <LSM6DSL_0_Probe+0xdc>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d018      	beq.n	8005e8c <LSM6DSL_0_Probe+0xdc>
 8005e5a:	7a7b      	ldrb	r3, [r7, #9]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d115      	bne.n	8005e8c <LSM6DSL_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_GYRO_Driver;
 8005e60:	4b2d      	ldr	r3, [pc, #180]	; (8005f18 <LSM6DSL_0_Probe+0x168>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	4a2d      	ldr	r2, [pc, #180]	; (8005f1c <LSM6DSL_0_Probe+0x16c>)
 8005e66:	492e      	ldr	r1, [pc, #184]	; (8005f20 <LSM6DSL_0_Probe+0x170>)
 8005e68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 8005e6c:	4b28      	ldr	r3, [pc, #160]	; (8005f10 <LSM6DSL_0_Probe+0x160>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a26      	ldr	r2, [pc, #152]	; (8005f0c <LSM6DSL_0_Probe+0x15c>)
 8005e74:	6812      	ldr	r2, [r2, #0]
 8005e76:	4610      	mov	r0, r2
 8005e78:	4798      	blx	r3
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <LSM6DSL_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005e80:	f06f 0304 	mvn.w	r3, #4
 8005e84:	647b      	str	r3, [r7, #68]	; 0x44
 8005e86:	e001      	b.n	8005e8c <LSM6DSL_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005e8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d11d      	bne.n	8005ece <LSM6DSL_0_Probe+0x11e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d018      	beq.n	8005ece <LSM6DSL_0_Probe+0x11e>
 8005e9c:	7a3b      	ldrb	r3, [r7, #8]
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d115      	bne.n	8005ece <LSM6DSL_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8005ea2:	4b1d      	ldr	r3, [pc, #116]	; (8005f18 <LSM6DSL_0_Probe+0x168>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	4a1d      	ldr	r2, [pc, #116]	; (8005f1c <LSM6DSL_0_Probe+0x16c>)
 8005ea8:	491e      	ldr	r1, [pc, #120]	; (8005f24 <LSM6DSL_0_Probe+0x174>)
 8005eaa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM6DSL_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 8005eae:	4b18      	ldr	r3, [pc, #96]	; (8005f10 <LSM6DSL_0_Probe+0x160>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a15      	ldr	r2, [pc, #84]	; (8005f0c <LSM6DSL_0_Probe+0x15c>)
 8005eb6:	6812      	ldr	r2, [r2, #0]
 8005eb8:	4610      	mov	r0, r2
 8005eba:	4798      	blx	r3
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <LSM6DSL_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ec2:	f06f 0304 	mvn.w	r3, #4
 8005ec6:	647b      	str	r3, [r7, #68]	; 0x44
 8005ec8:	e001      	b.n	8005ece <LSM6DSL_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8005ece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d107      	bne.n	8005ee4 <LSM6DSL_0_Probe+0x134>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <LSM6DSL_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ede:	f06f 0304 	mvn.w	r3, #4
 8005ee2:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }
  return ret;
 8005ee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3748      	adds	r7, #72	; 0x48
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	08000bd1 	.word	0x08000bd1
 8005ef4:	08000c4d 	.word	0x08000c4d
 8005ef8:	08000d01 	.word	0x08000d01
 8005efc:	08000c9d 	.word	0x08000c9d
 8005f00:	08000d65 	.word	0x08000d65
 8005f04:	200002a8 	.word	0x200002a8
 8005f08:	2000029c 	.word	0x2000029c
 8005f0c:	200004bc 	.word	0x200004bc
 8005f10:	20000290 	.word	0x20000290
 8005f14:	200000dc 	.word	0x200000dc
 8005f18:	20000148 	.word	0x20000148
 8005f1c:	2000026c 	.word	0x2000026c
 8005f20:	20000110 	.word	0x20000110
 8005f24:	200000ec 	.word	0x200000ec

08005f28 <LSM303AGR_ACC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 1 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_ACC_0_Probe(uint32_t Functions)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b092      	sub	sp, #72	; 0x48
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_ACC_Object_t lsm303agr_acc_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 8005f30:	2300      	movs	r3, #0
 8005f32:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 8005f34:	2300      	movs	r3, #0
 8005f36:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_XL;
 8005f38:	2333      	movs	r3, #51	; 0x33
 8005f3a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005f3e:	4b3f      	ldr	r3, [pc, #252]	; (800603c <LSM303AGR_ACC_0_Probe+0x114>)
 8005f40:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005f42:	4b3f      	ldr	r3, [pc, #252]	; (8006040 <LSM303AGR_ACC_0_Probe+0x118>)
 8005f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8005f46:	4b3f      	ldr	r3, [pc, #252]	; (8006044 <LSM303AGR_ACC_0_Probe+0x11c>)
 8005f48:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8005f4a:	4b3f      	ldr	r3, [pc, #252]	; (8006048 <LSM303AGR_ACC_0_Probe+0x120>)
 8005f4c:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005f4e:	4b3f      	ldr	r3, [pc, #252]	; (800604c <LSM303AGR_ACC_0_Probe+0x124>)
 8005f50:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_ACC_RegisterBusIO(&lsm303agr_acc_obj_0, &io_ctx) != LSM303AGR_OK)
 8005f52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f56:	4619      	mov	r1, r3
 8005f58:	483d      	ldr	r0, [pc, #244]	; (8006050 <LSM303AGR_ACC_0_Probe+0x128>)
 8005f5a:	f7fc fc1f 	bl	800279c <LSM303AGR_ACC_RegisterBusIO>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d003      	beq.n	8005f6c <LSM303AGR_ACC_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005f64:	f06f 0306 	mvn.w	r3, #6
 8005f68:	647b      	str	r3, [r7, #68]	; 0x44
 8005f6a:	e062      	b.n	8006032 <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (LSM303AGR_ACC_ReadID(&lsm303agr_acc_obj_0, &id) != LSM303AGR_OK)
 8005f6c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8005f70:	4619      	mov	r1, r3
 8005f72:	4837      	ldr	r0, [pc, #220]	; (8006050 <LSM303AGR_ACC_0_Probe+0x128>)
 8005f74:	f7fc fcd3 	bl	800291e <LSM303AGR_ACC_ReadID>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <LSM303AGR_ACC_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005f7e:	f06f 0306 	mvn.w	r3, #6
 8005f82:	647b      	str	r3, [r7, #68]	; 0x44
 8005f84:	e055      	b.n	8006032 <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_XL)
 8005f86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f8a:	2b33      	cmp	r3, #51	; 0x33
 8005f8c:	d003      	beq.n	8005f96 <LSM303AGR_ACC_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005f8e:	f06f 0306 	mvn.w	r3, #6
 8005f92:	647b      	str	r3, [r7, #68]	; 0x44
 8005f94:	e04d      	b.n	8006032 <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_ACC_GetCapabilities(&lsm303agr_acc_obj_0, &cap);
 8005f96:	f107 0308 	add.w	r3, r7, #8
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	482c      	ldr	r0, [pc, #176]	; (8006050 <LSM303AGR_ACC_0_Probe+0x128>)
 8005f9e:	f7fc fcd5 	bl	800294c <LSM303AGR_ACC_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 8005fa2:	7a7b      	ldrb	r3, [r7, #9]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	7a3b      	ldrb	r3, [r7, #8]
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 8005fac:	7abb      	ldrb	r3, [r7, #10]
 8005fae:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	4a28      	ldr	r2, [pc, #160]	; (8006054 <LSM303AGR_ACC_0_Probe+0x12c>)
 8005fb4:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A2_LSM303AGR_ACC_0] = &lsm303agr_acc_obj_0;
 8005fb6:	4b28      	ldr	r3, [pc, #160]	; (8006058 <LSM303AGR_ACC_0_Probe+0x130>)
 8005fb8:	4a25      	ldr	r2, [pc, #148]	; (8006050 <LSM303AGR_ACC_0_Probe+0x128>)
 8005fba:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_ACC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_ACC_COMMON_Driver;
 8005fbc:	4b27      	ldr	r3, [pc, #156]	; (800605c <LSM303AGR_ACC_0_Probe+0x134>)
 8005fbe:	4a28      	ldr	r2, [pc, #160]	; (8006060 <LSM303AGR_ACC_0_Probe+0x138>)
 8005fc0:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d11e      	bne.n	8006006 <LSM303AGR_ACC_0_Probe+0xde>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d019      	beq.n	8006006 <LSM303AGR_ACC_0_Probe+0xde>
 8005fd2:	7a3b      	ldrb	r3, [r7, #8]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d116      	bne.n	8006006 <LSM303AGR_ACC_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_ACC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8005fd8:	4b22      	ldr	r3, [pc, #136]	; (8006064 <LSM303AGR_ACC_0_Probe+0x13c>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	4a22      	ldr	r2, [pc, #136]	; (8006068 <LSM303AGR_ACC_0_Probe+0x140>)
 8005fde:	3303      	adds	r3, #3
 8005fe0:	4922      	ldr	r1, [pc, #136]	; (800606c <LSM303AGR_ACC_0_Probe+0x144>)
 8005fe2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_ACC_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_ACC_0]) != LSM303AGR_OK)
 8005fe6:	4b1d      	ldr	r3, [pc, #116]	; (800605c <LSM303AGR_ACC_0_Probe+0x134>)
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a1a      	ldr	r2, [pc, #104]	; (8006058 <LSM303AGR_ACC_0_Probe+0x130>)
 8005fee:	6852      	ldr	r2, [r2, #4]
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	4798      	blx	r3
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <LSM303AGR_ACC_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ffa:	f06f 0304 	mvn.w	r3, #4
 8005ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8006000:	e001      	b.n	8006006 <LSM303AGR_ACC_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006002:	2300      	movs	r3, #0
 8006004:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006006:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006008:	2b00      	cmp	r3, #0
 800600a:	d107      	bne.n	800601c <LSM303AGR_ACC_0_Probe+0xf4>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b00      	cmp	r3, #0
 8006014:	d002      	beq.n	800601c <LSM303AGR_ACC_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006016:	f06f 0304 	mvn.w	r3, #4
 800601a:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800601c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800601e:	2b00      	cmp	r3, #0
 8006020:	d107      	bne.n	8006032 <LSM303AGR_ACC_0_Probe+0x10a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f003 0304 	and.w	r3, r3, #4
 8006028:	2b00      	cmp	r3, #0
 800602a:	d002      	beq.n	8006032 <LSM303AGR_ACC_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800602c:	f06f 0304 	mvn.w	r3, #4
 8006030:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 8006032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8006034:	4618      	mov	r0, r3
 8006036:	3748      	adds	r7, #72	; 0x48
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	08000bd1 	.word	0x08000bd1
 8006040:	08000c4d 	.word	0x08000c4d
 8006044:	08000d01 	.word	0x08000d01
 8006048:	08000c9d 	.word	0x08000c9d
 800604c:	08000d65 	.word	0x08000d65
 8006050:	200002d8 	.word	0x200002d8
 8006054:	2000029c 	.word	0x2000029c
 8006058:	200004bc 	.word	0x200004bc
 800605c:	20000290 	.word	0x20000290
 8006060:	20000074 	.word	0x20000074
 8006064:	20000148 	.word	0x20000148
 8006068:	2000026c 	.word	0x2000026c
 800606c:	20000084 	.word	0x20000084

08006070 <LSM303AGR_MAG_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 2 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_MAG_0_Probe(uint32_t Functions)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b092      	sub	sp, #72	; 0x48
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_MAG_Object_t lsm303agr_mag_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 8006078:	2300      	movs	r3, #0
 800607a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the magneto driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 800607c:	2300      	movs	r3, #0
 800607e:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_MG;
 8006080:	233d      	movs	r3, #61	; 0x3d
 8006082:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8006086:	4b3f      	ldr	r3, [pc, #252]	; (8006184 <LSM303AGR_MAG_0_Probe+0x114>)
 8006088:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 800608a:	4b3f      	ldr	r3, [pc, #252]	; (8006188 <LSM303AGR_MAG_0_Probe+0x118>)
 800608c:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 800608e:	4b3f      	ldr	r3, [pc, #252]	; (800618c <LSM303AGR_MAG_0_Probe+0x11c>)
 8006090:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8006092:	4b3f      	ldr	r3, [pc, #252]	; (8006190 <LSM303AGR_MAG_0_Probe+0x120>)
 8006094:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8006096:	4b3f      	ldr	r3, [pc, #252]	; (8006194 <LSM303AGR_MAG_0_Probe+0x124>)
 8006098:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_MAG_RegisterBusIO(&lsm303agr_mag_obj_0, &io_ctx) != LSM303AGR_OK)
 800609a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800609e:	4619      	mov	r1, r3
 80060a0:	483d      	ldr	r0, [pc, #244]	; (8006198 <LSM303AGR_MAG_0_Probe+0x128>)
 80060a2:	f7fc ff41 	bl	8002f28 <LSM303AGR_MAG_RegisterBusIO>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d003      	beq.n	80060b4 <LSM303AGR_MAG_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060ac:	f06f 0306 	mvn.w	r3, #6
 80060b0:	647b      	str	r3, [r7, #68]	; 0x44
 80060b2:	e062      	b.n	800617a <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (LSM303AGR_MAG_ReadID(&lsm303agr_mag_obj_0, &id) != LSM303AGR_OK)
 80060b4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80060b8:	4619      	mov	r1, r3
 80060ba:	4837      	ldr	r0, [pc, #220]	; (8006198 <LSM303AGR_MAG_0_Probe+0x128>)
 80060bc:	f7fc ffeb 	bl	8003096 <LSM303AGR_MAG_ReadID>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <LSM303AGR_MAG_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060c6:	f06f 0306 	mvn.w	r3, #6
 80060ca:	647b      	str	r3, [r7, #68]	; 0x44
 80060cc:	e055      	b.n	800617a <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_MG)
 80060ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80060d2:	2b40      	cmp	r3, #64	; 0x40
 80060d4:	d003      	beq.n	80060de <LSM303AGR_MAG_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060d6:	f06f 0306 	mvn.w	r3, #6
 80060da:	647b      	str	r3, [r7, #68]	; 0x44
 80060dc:	e04d      	b.n	800617a <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_MAG_GetCapabilities(&lsm303agr_mag_obj_0, &cap);
 80060de:	f107 0308 	add.w	r3, r7, #8
 80060e2:	4619      	mov	r1, r3
 80060e4:	482c      	ldr	r0, [pc, #176]	; (8006198 <LSM303AGR_MAG_0_Probe+0x128>)
 80060e6:	f7fc ffed 	bl	80030c4 <LSM303AGR_MAG_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80060ea:	7a7b      	ldrb	r3, [r7, #9]
 80060ec:	461a      	mov	r2, r3
 80060ee:	7a3b      	ldrb	r3, [r7, #8]
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 80060f4:	7abb      	ldrb	r3, [r7, #10]
 80060f6:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80060f8:	4313      	orrs	r3, r2
 80060fa:	4a28      	ldr	r2, [pc, #160]	; (800619c <LSM303AGR_MAG_0_Probe+0x12c>)
 80060fc:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A2_LSM303AGR_MAG_0] = &lsm303agr_mag_obj_0;
 80060fe:	4b28      	ldr	r3, [pc, #160]	; (80061a0 <LSM303AGR_MAG_0_Probe+0x130>)
 8006100:	4a25      	ldr	r2, [pc, #148]	; (8006198 <LSM303AGR_MAG_0_Probe+0x128>)
 8006102:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_MAG_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_MAG_COMMON_Driver;
 8006104:	4b27      	ldr	r3, [pc, #156]	; (80061a4 <LSM303AGR_MAG_0_Probe+0x134>)
 8006106:	4a28      	ldr	r2, [pc, #160]	; (80061a8 <LSM303AGR_MAG_0_Probe+0x138>)
 8006108:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 800610a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800610c:	2b00      	cmp	r3, #0
 800610e:	d11e      	bne.n	800614e <LSM303AGR_MAG_0_Probe+0xde>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	d019      	beq.n	800614e <LSM303AGR_MAG_0_Probe+0xde>
 800611a:	7abb      	ldrb	r3, [r7, #10]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d116      	bne.n	800614e <LSM303AGR_MAG_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_MAG_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006120:	4b22      	ldr	r3, [pc, #136]	; (80061ac <LSM303AGR_MAG_0_Probe+0x13c>)
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	4a22      	ldr	r2, [pc, #136]	; (80061b0 <LSM303AGR_MAG_0_Probe+0x140>)
 8006126:	3306      	adds	r3, #6
 8006128:	4922      	ldr	r1, [pc, #136]	; (80061b4 <LSM303AGR_MAG_0_Probe+0x144>)
 800612a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_MAG_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_MAG_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_MAG_0]) != LSM303AGR_OK)
 800612e:	4b1d      	ldr	r3, [pc, #116]	; (80061a4 <LSM303AGR_MAG_0_Probe+0x134>)
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a1a      	ldr	r2, [pc, #104]	; (80061a0 <LSM303AGR_MAG_0_Probe+0x130>)
 8006136:	6892      	ldr	r2, [r2, #8]
 8006138:	4610      	mov	r0, r2
 800613a:	4798      	blx	r3
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <LSM303AGR_MAG_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006142:	f06f 0304 	mvn.w	r3, #4
 8006146:	647b      	str	r3, [r7, #68]	; 0x44
 8006148:	e001      	b.n	800614e <LSM303AGR_MAG_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800614a:	2300      	movs	r3, #0
 800614c:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 800614e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006150:	2b00      	cmp	r3, #0
 8006152:	d107      	bne.n	8006164 <LSM303AGR_MAG_0_Probe+0xf4>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <LSM303AGR_MAG_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800615e:	f06f 0304 	mvn.w	r3, #4
 8006162:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006166:	2b00      	cmp	r3, #0
 8006168:	d107      	bne.n	800617a <LSM303AGR_MAG_0_Probe+0x10a>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <LSM303AGR_MAG_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006174:	f06f 0304 	mvn.w	r3, #4
 8006178:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 800617a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800617c:	4618      	mov	r0, r3
 800617e:	3748      	adds	r7, #72	; 0x48
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	08000bd1 	.word	0x08000bd1
 8006188:	08000c4d 	.word	0x08000c4d
 800618c:	08000d01 	.word	0x08000d01
 8006190:	08000c9d 	.word	0x08000c9d
 8006194:	08000d65 	.word	0x08000d65
 8006198:	20000304 	.word	0x20000304
 800619c:	2000029c 	.word	0x2000029c
 80061a0:	200004bc 	.word	0x200004bc
 80061a4:	20000290 	.word	0x20000290
 80061a8:	200000a8 	.word	0x200000a8
 80061ac:	20000148 	.word	0x20000148
 80061b0:	2000026c 	.word	0x2000026c
 80061b4:	200000b8 	.word	0x200000b8

080061b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061c2:	2003      	movs	r0, #3
 80061c4:	f000 f942 	bl	800644c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80061c8:	2000      	movs	r0, #0
 80061ca:	f000 f80d 	bl	80061e8 <HAL_InitTick>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d002      	beq.n	80061da <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	71fb      	strb	r3, [r7, #7]
 80061d8:	e001      	b.n	80061de <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80061da:	f7fa fc0b 	bl	80009f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80061de:	79fb      	ldrb	r3, [r7, #7]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3708      	adds	r7, #8
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80061f4:	4b17      	ldr	r3, [pc, #92]	; (8006254 <HAL_InitTick+0x6c>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d023      	beq.n	8006244 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80061fc:	4b16      	ldr	r3, [pc, #88]	; (8006258 <HAL_InitTick+0x70>)
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	4b14      	ldr	r3, [pc, #80]	; (8006254 <HAL_InitTick+0x6c>)
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	4619      	mov	r1, r3
 8006206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800620a:	fbb3 f3f1 	udiv	r3, r3, r1
 800620e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006212:	4618      	mov	r0, r3
 8006214:	f000 f941 	bl	800649a <HAL_SYSTICK_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10f      	bne.n	800623e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2b0f      	cmp	r3, #15
 8006222:	d809      	bhi.n	8006238 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006224:	2200      	movs	r2, #0
 8006226:	6879      	ldr	r1, [r7, #4]
 8006228:	f04f 30ff 	mov.w	r0, #4294967295
 800622c:	f000 f919 	bl	8006462 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006230:	4a0a      	ldr	r2, [pc, #40]	; (800625c <HAL_InitTick+0x74>)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6013      	str	r3, [r2, #0]
 8006236:	e007      	b.n	8006248 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	73fb      	strb	r3, [r7, #15]
 800623c:	e004      	b.n	8006248 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	73fb      	strb	r3, [r7, #15]
 8006242:	e001      	b.n	8006248 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006248:	7bfb      	ldrb	r3, [r7, #15]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	20000160 	.word	0x20000160
 8006258:	20000000 	.word	0x20000000
 800625c:	2000015c 	.word	0x2000015c

08006260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006264:	4b06      	ldr	r3, [pc, #24]	; (8006280 <HAL_IncTick+0x20>)
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	461a      	mov	r2, r3
 800626a:	4b06      	ldr	r3, [pc, #24]	; (8006284 <HAL_IncTick+0x24>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4413      	add	r3, r2
 8006270:	4a04      	ldr	r2, [pc, #16]	; (8006284 <HAL_IncTick+0x24>)
 8006272:	6013      	str	r3, [r2, #0]
}
 8006274:	bf00      	nop
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000160 	.word	0x20000160
 8006284:	200004c8 	.word	0x200004c8

08006288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
  return uwTick;
 800628c:	4b03      	ldr	r3, [pc, #12]	; (800629c <HAL_GetTick+0x14>)
 800628e:	681b      	ldr	r3, [r3, #0]
}
 8006290:	4618      	mov	r0, r3
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop
 800629c:	200004c8 	.word	0x200004c8

080062a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062a8:	f7ff ffee 	bl	8006288 <HAL_GetTick>
 80062ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b8:	d005      	beq.n	80062c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80062ba:	4b0a      	ldr	r3, [pc, #40]	; (80062e4 <HAL_Delay+0x44>)
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4413      	add	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062c6:	bf00      	nop
 80062c8:	f7ff ffde 	bl	8006288 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d8f7      	bhi.n	80062c8 <HAL_Delay+0x28>
  {
  }
}
 80062d8:	bf00      	nop
 80062da:	bf00      	nop
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	20000160 	.word	0x20000160

080062e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f003 0307 	and.w	r3, r3, #7
 80062f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062f8:	4b0c      	ldr	r3, [pc, #48]	; (800632c <__NVIC_SetPriorityGrouping+0x44>)
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006304:	4013      	ands	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800631a:	4a04      	ldr	r2, [pc, #16]	; (800632c <__NVIC_SetPriorityGrouping+0x44>)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	60d3      	str	r3, [r2, #12]
}
 8006320:	bf00      	nop
 8006322:	3714      	adds	r7, #20
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr
 800632c:	e000ed00 	.word	0xe000ed00

08006330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006334:	4b04      	ldr	r3, [pc, #16]	; (8006348 <__NVIC_GetPriorityGrouping+0x18>)
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	0a1b      	lsrs	r3, r3, #8
 800633a:	f003 0307 	and.w	r3, r3, #7
}
 800633e:	4618      	mov	r0, r3
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	e000ed00 	.word	0xe000ed00

0800634c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	4603      	mov	r3, r0
 8006354:	6039      	str	r1, [r7, #0]
 8006356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800635c:	2b00      	cmp	r3, #0
 800635e:	db0a      	blt.n	8006376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	b2da      	uxtb	r2, r3
 8006364:	490c      	ldr	r1, [pc, #48]	; (8006398 <__NVIC_SetPriority+0x4c>)
 8006366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800636a:	0112      	lsls	r2, r2, #4
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	440b      	add	r3, r1
 8006370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006374:	e00a      	b.n	800638c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	b2da      	uxtb	r2, r3
 800637a:	4908      	ldr	r1, [pc, #32]	; (800639c <__NVIC_SetPriority+0x50>)
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	f003 030f 	and.w	r3, r3, #15
 8006382:	3b04      	subs	r3, #4
 8006384:	0112      	lsls	r2, r2, #4
 8006386:	b2d2      	uxtb	r2, r2
 8006388:	440b      	add	r3, r1
 800638a:	761a      	strb	r2, [r3, #24]
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr
 8006398:	e000e100 	.word	0xe000e100
 800639c:	e000ed00 	.word	0xe000ed00

080063a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b089      	sub	sp, #36	; 0x24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f003 0307 	and.w	r3, r3, #7
 80063b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	f1c3 0307 	rsb	r3, r3, #7
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	bf28      	it	cs
 80063be:	2304      	movcs	r3, #4
 80063c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	3304      	adds	r3, #4
 80063c6:	2b06      	cmp	r3, #6
 80063c8:	d902      	bls.n	80063d0 <NVIC_EncodePriority+0x30>
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	3b03      	subs	r3, #3
 80063ce:	e000      	b.n	80063d2 <NVIC_EncodePriority+0x32>
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063d4:	f04f 32ff 	mov.w	r2, #4294967295
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	fa02 f303 	lsl.w	r3, r2, r3
 80063de:	43da      	mvns	r2, r3
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	401a      	ands	r2, r3
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063e8:	f04f 31ff 	mov.w	r1, #4294967295
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	fa01 f303 	lsl.w	r3, r1, r3
 80063f2:	43d9      	mvns	r1, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063f8:	4313      	orrs	r3, r2
         );
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3724      	adds	r7, #36	; 0x24
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
	...

08006408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3b01      	subs	r3, #1
 8006414:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006418:	d301      	bcc.n	800641e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800641a:	2301      	movs	r3, #1
 800641c:	e00f      	b.n	800643e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800641e:	4a0a      	ldr	r2, [pc, #40]	; (8006448 <SysTick_Config+0x40>)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	3b01      	subs	r3, #1
 8006424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006426:	210f      	movs	r1, #15
 8006428:	f04f 30ff 	mov.w	r0, #4294967295
 800642c:	f7ff ff8e 	bl	800634c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006430:	4b05      	ldr	r3, [pc, #20]	; (8006448 <SysTick_Config+0x40>)
 8006432:	2200      	movs	r2, #0
 8006434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006436:	4b04      	ldr	r3, [pc, #16]	; (8006448 <SysTick_Config+0x40>)
 8006438:	2207      	movs	r2, #7
 800643a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	e000e010 	.word	0xe000e010

0800644c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7ff ff47 	bl	80062e8 <__NVIC_SetPriorityGrouping>
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b086      	sub	sp, #24
 8006466:	af00      	add	r7, sp, #0
 8006468:	4603      	mov	r3, r0
 800646a:	60b9      	str	r1, [r7, #8]
 800646c:	607a      	str	r2, [r7, #4]
 800646e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006470:	2300      	movs	r3, #0
 8006472:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006474:	f7ff ff5c 	bl	8006330 <__NVIC_GetPriorityGrouping>
 8006478:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	6978      	ldr	r0, [r7, #20]
 8006480:	f7ff ff8e 	bl	80063a0 <NVIC_EncodePriority>
 8006484:	4602      	mov	r2, r0
 8006486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800648a:	4611      	mov	r1, r2
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff ff5d 	bl	800634c <__NVIC_SetPriority>
}
 8006492:	bf00      	nop
 8006494:	3718      	adds	r7, #24
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b082      	sub	sp, #8
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f7ff ffb0 	bl	8006408 <SysTick_Config>
 80064a8:	4603      	mov	r3, r0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b087      	sub	sp, #28
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80064be:	2300      	movs	r3, #0
 80064c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80064c2:	e17f      	b.n	80067c4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	2101      	movs	r1, #1
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	fa01 f303 	lsl.w	r3, r1, r3
 80064d0:	4013      	ands	r3, r2
 80064d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f000 8171 	beq.w	80067be <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f003 0303 	and.w	r3, r3, #3
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d005      	beq.n	80064f4 <HAL_GPIO_Init+0x40>
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f003 0303 	and.w	r3, r3, #3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d130      	bne.n	8006556 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	2203      	movs	r2, #3
 8006500:	fa02 f303 	lsl.w	r3, r2, r3
 8006504:	43db      	mvns	r3, r3
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	4013      	ands	r3, r2
 800650a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	68da      	ldr	r2, [r3, #12]
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	005b      	lsls	r3, r3, #1
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	4313      	orrs	r3, r2
 800651c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800652a:	2201      	movs	r2, #1
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	fa02 f303 	lsl.w	r3, r2, r3
 8006532:	43db      	mvns	r3, r3
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	4013      	ands	r3, r2
 8006538:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	091b      	lsrs	r3, r3, #4
 8006540:	f003 0201 	and.w	r2, r3, #1
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	fa02 f303 	lsl.w	r3, r2, r3
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b03      	cmp	r3, #3
 8006560:	d118      	bne.n	8006594 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006566:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8006568:	2201      	movs	r2, #1
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	fa02 f303 	lsl.w	r3, r2, r3
 8006570:	43db      	mvns	r3, r3
 8006572:	693a      	ldr	r2, [r7, #16]
 8006574:	4013      	ands	r3, r2
 8006576:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	08db      	lsrs	r3, r3, #3
 800657e:	f003 0201 	and.w	r2, r3, #1
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	fa02 f303 	lsl.w	r3, r2, r3
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	4313      	orrs	r3, r2
 800658c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	693a      	ldr	r2, [r7, #16]
 8006592:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f003 0303 	and.w	r3, r3, #3
 800659c:	2b03      	cmp	r3, #3
 800659e:	d017      	beq.n	80065d0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	005b      	lsls	r3, r3, #1
 80065aa:	2203      	movs	r2, #3
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	43db      	mvns	r3, r3
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	4013      	ands	r3, r2
 80065b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	689a      	ldr	r2, [r3, #8]
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	005b      	lsls	r3, r3, #1
 80065c0:	fa02 f303 	lsl.w	r3, r2, r3
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f003 0303 	and.w	r3, r3, #3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d123      	bne.n	8006624 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	08da      	lsrs	r2, r3, #3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	3208      	adds	r2, #8
 80065e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f003 0307 	and.w	r3, r3, #7
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	220f      	movs	r2, #15
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	43db      	mvns	r3, r3
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	4013      	ands	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	691a      	ldr	r2, [r3, #16]
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f003 0307 	and.w	r3, r3, #7
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	fa02 f303 	lsl.w	r3, r2, r3
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	4313      	orrs	r3, r2
 8006614:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	08da      	lsrs	r2, r3, #3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	3208      	adds	r2, #8
 800661e:	6939      	ldr	r1, [r7, #16]
 8006620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	2203      	movs	r2, #3
 8006630:	fa02 f303 	lsl.w	r3, r2, r3
 8006634:	43db      	mvns	r3, r3
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4013      	ands	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f003 0203 	and.w	r2, r3, #3
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	fa02 f303 	lsl.w	r3, r2, r3
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	4313      	orrs	r3, r2
 8006650:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 80ac 	beq.w	80067be <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006666:	4b5f      	ldr	r3, [pc, #380]	; (80067e4 <HAL_GPIO_Init+0x330>)
 8006668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800666a:	4a5e      	ldr	r2, [pc, #376]	; (80067e4 <HAL_GPIO_Init+0x330>)
 800666c:	f043 0301 	orr.w	r3, r3, #1
 8006670:	6613      	str	r3, [r2, #96]	; 0x60
 8006672:	4b5c      	ldr	r3, [pc, #368]	; (80067e4 <HAL_GPIO_Init+0x330>)
 8006674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	60bb      	str	r3, [r7, #8]
 800667c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800667e:	4a5a      	ldr	r2, [pc, #360]	; (80067e8 <HAL_GPIO_Init+0x334>)
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	089b      	lsrs	r3, r3, #2
 8006684:	3302      	adds	r3, #2
 8006686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800668a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	220f      	movs	r2, #15
 8006696:	fa02 f303 	lsl.w	r3, r2, r3
 800669a:	43db      	mvns	r3, r3
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	4013      	ands	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80066a8:	d025      	beq.n	80066f6 <HAL_GPIO_Init+0x242>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a4f      	ldr	r2, [pc, #316]	; (80067ec <HAL_GPIO_Init+0x338>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d01f      	beq.n	80066f2 <HAL_GPIO_Init+0x23e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a4e      	ldr	r2, [pc, #312]	; (80067f0 <HAL_GPIO_Init+0x33c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d019      	beq.n	80066ee <HAL_GPIO_Init+0x23a>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a4d      	ldr	r2, [pc, #308]	; (80067f4 <HAL_GPIO_Init+0x340>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d013      	beq.n	80066ea <HAL_GPIO_Init+0x236>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a4c      	ldr	r2, [pc, #304]	; (80067f8 <HAL_GPIO_Init+0x344>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00d      	beq.n	80066e6 <HAL_GPIO_Init+0x232>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a4b      	ldr	r2, [pc, #300]	; (80067fc <HAL_GPIO_Init+0x348>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d007      	beq.n	80066e2 <HAL_GPIO_Init+0x22e>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a4a      	ldr	r2, [pc, #296]	; (8006800 <HAL_GPIO_Init+0x34c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d101      	bne.n	80066de <HAL_GPIO_Init+0x22a>
 80066da:	2306      	movs	r3, #6
 80066dc:	e00c      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066de:	2307      	movs	r3, #7
 80066e0:	e00a      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066e2:	2305      	movs	r3, #5
 80066e4:	e008      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066e6:	2304      	movs	r3, #4
 80066e8:	e006      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066ea:	2303      	movs	r3, #3
 80066ec:	e004      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e002      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066f2:	2301      	movs	r3, #1
 80066f4:	e000      	b.n	80066f8 <HAL_GPIO_Init+0x244>
 80066f6:	2300      	movs	r3, #0
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	f002 0203 	and.w	r2, r2, #3
 80066fe:	0092      	lsls	r2, r2, #2
 8006700:	4093      	lsls	r3, r2
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	4313      	orrs	r3, r2
 8006706:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006708:	4937      	ldr	r1, [pc, #220]	; (80067e8 <HAL_GPIO_Init+0x334>)
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	089b      	lsrs	r3, r3, #2
 800670e:	3302      	adds	r3, #2
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006716:	4b3b      	ldr	r3, [pc, #236]	; (8006804 <HAL_GPIO_Init+0x350>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	43db      	mvns	r3, r3
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4013      	ands	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800673a:	4a32      	ldr	r2, [pc, #200]	; (8006804 <HAL_GPIO_Init+0x350>)
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006740:	4b30      	ldr	r3, [pc, #192]	; (8006804 <HAL_GPIO_Init+0x350>)
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	43db      	mvns	r3, r3
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4013      	ands	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4313      	orrs	r3, r2
 8006762:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006764:	4a27      	ldr	r2, [pc, #156]	; (8006804 <HAL_GPIO_Init+0x350>)
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800676a:	4b26      	ldr	r3, [pc, #152]	; (8006804 <HAL_GPIO_Init+0x350>)
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	43db      	mvns	r3, r3
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4013      	ands	r3, r2
 8006778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800678e:	4a1d      	ldr	r2, [pc, #116]	; (8006804 <HAL_GPIO_Init+0x350>)
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006794:	4b1b      	ldr	r3, [pc, #108]	; (8006804 <HAL_GPIO_Init+0x350>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	43db      	mvns	r3, r3
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	4013      	ands	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d003      	beq.n	80067b8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80067b8:	4a12      	ldr	r2, [pc, #72]	; (8006804 <HAL_GPIO_Init+0x350>)
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	3301      	adds	r3, #1
 80067c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	fa22 f303 	lsr.w	r3, r2, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f47f ae78 	bne.w	80064c4 <HAL_GPIO_Init+0x10>
  }
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop
 80067d8:	371c      	adds	r7, #28
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	40021000 	.word	0x40021000
 80067e8:	40010000 	.word	0x40010000
 80067ec:	48000400 	.word	0x48000400
 80067f0:	48000800 	.word	0x48000800
 80067f4:	48000c00 	.word	0x48000c00
 80067f8:	48001000 	.word	0x48001000
 80067fc:	48001400 	.word	0x48001400
 8006800:	48001800 	.word	0x48001800
 8006804:	40010400 	.word	0x40010400

08006808 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006808:	b480      	push	{r7}
 800680a:	b087      	sub	sp, #28
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006812:	2300      	movs	r3, #0
 8006814:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006816:	e0cd      	b.n	80069b4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006818:	2201      	movs	r2, #1
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	fa02 f303 	lsl.w	r3, r2, r3
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	4013      	ands	r3, r2
 8006824:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 80c0 	beq.w	80069ae <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800682e:	4a68      	ldr	r2, [pc, #416]	; (80069d0 <HAL_GPIO_DeInit+0x1c8>)
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	089b      	lsrs	r3, r3, #2
 8006834:	3302      	adds	r3, #2
 8006836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800683a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	220f      	movs	r2, #15
 8006846:	fa02 f303 	lsl.w	r3, r2, r3
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4013      	ands	r3, r2
 800684e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006856:	d025      	beq.n	80068a4 <HAL_GPIO_DeInit+0x9c>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a5e      	ldr	r2, [pc, #376]	; (80069d4 <HAL_GPIO_DeInit+0x1cc>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d01f      	beq.n	80068a0 <HAL_GPIO_DeInit+0x98>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a5d      	ldr	r2, [pc, #372]	; (80069d8 <HAL_GPIO_DeInit+0x1d0>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d019      	beq.n	800689c <HAL_GPIO_DeInit+0x94>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a5c      	ldr	r2, [pc, #368]	; (80069dc <HAL_GPIO_DeInit+0x1d4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d013      	beq.n	8006898 <HAL_GPIO_DeInit+0x90>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a5b      	ldr	r2, [pc, #364]	; (80069e0 <HAL_GPIO_DeInit+0x1d8>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d00d      	beq.n	8006894 <HAL_GPIO_DeInit+0x8c>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a5a      	ldr	r2, [pc, #360]	; (80069e4 <HAL_GPIO_DeInit+0x1dc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d007      	beq.n	8006890 <HAL_GPIO_DeInit+0x88>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a59      	ldr	r2, [pc, #356]	; (80069e8 <HAL_GPIO_DeInit+0x1e0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d101      	bne.n	800688c <HAL_GPIO_DeInit+0x84>
 8006888:	2306      	movs	r3, #6
 800688a:	e00c      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 800688c:	2307      	movs	r3, #7
 800688e:	e00a      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 8006890:	2305      	movs	r3, #5
 8006892:	e008      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 8006894:	2304      	movs	r3, #4
 8006896:	e006      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 8006898:	2303      	movs	r3, #3
 800689a:	e004      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 800689c:	2302      	movs	r3, #2
 800689e:	e002      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 80068a0:	2301      	movs	r3, #1
 80068a2:	e000      	b.n	80068a6 <HAL_GPIO_DeInit+0x9e>
 80068a4:	2300      	movs	r3, #0
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	f002 0203 	and.w	r2, r2, #3
 80068ac:	0092      	lsls	r2, r2, #2
 80068ae:	4093      	lsls	r3, r2
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d132      	bne.n	800691c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80068b6:	4b4d      	ldr	r3, [pc, #308]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	43db      	mvns	r3, r3
 80068be:	494b      	ldr	r1, [pc, #300]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80068c4:	4b49      	ldr	r3, [pc, #292]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	43db      	mvns	r3, r3
 80068cc:	4947      	ldr	r1, [pc, #284]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068ce:	4013      	ands	r3, r2
 80068d0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80068d2:	4b46      	ldr	r3, [pc, #280]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068d4:	68da      	ldr	r2, [r3, #12]
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	43db      	mvns	r3, r3
 80068da:	4944      	ldr	r1, [pc, #272]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068dc:	4013      	ands	r3, r2
 80068de:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80068e0:	4b42      	ldr	r3, [pc, #264]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	43db      	mvns	r3, r3
 80068e8:	4940      	ldr	r1, [pc, #256]	; (80069ec <HAL_GPIO_DeInit+0x1e4>)
 80068ea:	4013      	ands	r3, r2
 80068ec:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f003 0303 	and.w	r3, r3, #3
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	220f      	movs	r2, #15
 80068f8:	fa02 f303 	lsl.w	r3, r2, r3
 80068fc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80068fe:	4a34      	ldr	r2, [pc, #208]	; (80069d0 <HAL_GPIO_DeInit+0x1c8>)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	089b      	lsrs	r3, r3, #2
 8006904:	3302      	adds	r3, #2
 8006906:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	43da      	mvns	r2, r3
 800690e:	4830      	ldr	r0, [pc, #192]	; (80069d0 <HAL_GPIO_DeInit+0x1c8>)
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	089b      	lsrs	r3, r3, #2
 8006914:	400a      	ands	r2, r1
 8006916:	3302      	adds	r3, #2
 8006918:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	2103      	movs	r1, #3
 8006926:	fa01 f303 	lsl.w	r3, r1, r3
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	08da      	lsrs	r2, r3, #3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3208      	adds	r2, #8
 8006938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	220f      	movs	r2, #15
 8006946:	fa02 f303 	lsl.w	r3, r2, r3
 800694a:	43db      	mvns	r3, r3
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	08d2      	lsrs	r2, r2, #3
 8006950:	4019      	ands	r1, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3208      	adds	r2, #8
 8006956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	2103      	movs	r1, #3
 8006964:	fa01 f303 	lsl.w	r3, r1, r3
 8006968:	43db      	mvns	r3, r3
 800696a:	401a      	ands	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	2101      	movs	r1, #1
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	fa01 f303 	lsl.w	r3, r1, r3
 800697c:	43db      	mvns	r3, r3
 800697e:	401a      	ands	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68da      	ldr	r2, [r3, #12]
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	2103      	movs	r1, #3
 800698e:	fa01 f303 	lsl.w	r3, r1, r3
 8006992:	43db      	mvns	r3, r3
 8006994:	401a      	ands	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800699e:	2101      	movs	r1, #1
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	fa01 f303 	lsl.w	r3, r1, r3
 80069a6:	43db      	mvns	r3, r3
 80069a8:	401a      	ands	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	3301      	adds	r3, #1
 80069b2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80069b4:	683a      	ldr	r2, [r7, #0]
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	fa22 f303 	lsr.w	r3, r2, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f47f af2b 	bne.w	8006818 <HAL_GPIO_DeInit+0x10>
  }
}
 80069c2:	bf00      	nop
 80069c4:	bf00      	nop
 80069c6:	371c      	adds	r7, #28
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40010000 	.word	0x40010000
 80069d4:	48000400 	.word	0x48000400
 80069d8:	48000800 	.word	0x48000800
 80069dc:	48000c00 	.word	0x48000c00
 80069e0:	48001000 	.word	0x48001000
 80069e4:	48001400 	.word	0x48001400
 80069e8:	48001800 	.word	0x48001800
 80069ec:	40010400 	.word	0x40010400

080069f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	460b      	mov	r3, r1
 80069fa:	807b      	strh	r3, [r7, #2]
 80069fc:	4613      	mov	r3, r2
 80069fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a00:	787b      	ldrb	r3, [r7, #1]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d003      	beq.n	8006a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a06:	887a      	ldrh	r2, [r7, #2]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a0c:	e002      	b.n	8006a14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a0e:	887a      	ldrh	r2, [r7, #2]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e081      	b.n	8006b36 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d106      	bne.n	8006a4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f8a8 	bl	8006b9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2224      	movs	r2, #36	; 0x24
 8006a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0201 	bic.w	r2, r2, #1
 8006a62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a70:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	689a      	ldr	r2, [r3, #8]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a80:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d107      	bne.n	8006a9a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	689a      	ldr	r2, [r3, #8]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a96:	609a      	str	r2, [r3, #8]
 8006a98:	e006      	b.n	8006aa8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689a      	ldr	r2, [r3, #8]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006aa6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d104      	bne.n	8006aba <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ab8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6812      	ldr	r2, [r2, #0]
 8006ac4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006ac8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006acc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68da      	ldr	r2, [r3, #12]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006adc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	691a      	ldr	r2, [r3, #16]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	430a      	orrs	r2, r1
 8006af6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69d9      	ldr	r1, [r3, #28]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a1a      	ldr	r2, [r3, #32]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0201 	orr.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2220      	movs	r2, #32
 8006b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b082      	sub	sp, #8
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e021      	b.n	8006b94 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2224      	movs	r2, #36	; 0x24
 8006b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f022 0201 	bic.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f821 	bl	8006bb0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3708      	adds	r7, #8
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b088      	sub	sp, #32
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	4608      	mov	r0, r1
 8006bce:	4611      	mov	r1, r2
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	817b      	strh	r3, [r7, #10]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	813b      	strh	r3, [r7, #8]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b20      	cmp	r3, #32
 8006be8:	f040 80f9 	bne.w	8006dde <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <HAL_I2C_Mem_Write+0x34>
 8006bf2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d105      	bne.n	8006c04 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bfe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e0ed      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d101      	bne.n	8006c12 <HAL_I2C_Mem_Write+0x4e>
 8006c0e:	2302      	movs	r3, #2
 8006c10:	e0e6      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c1a:	f7ff fb35 	bl	8006288 <HAL_GetTick>
 8006c1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	9300      	str	r3, [sp, #0]
 8006c24:	2319      	movs	r3, #25
 8006c26:	2201      	movs	r2, #1
 8006c28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fadd 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e0d1      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2221      	movs	r2, #33	; 0x21
 8006c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2240      	movs	r2, #64	; 0x40
 8006c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6a3a      	ldr	r2, [r7, #32]
 8006c56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c64:	88f8      	ldrh	r0, [r7, #6]
 8006c66:	893a      	ldrh	r2, [r7, #8]
 8006c68:	8979      	ldrh	r1, [r7, #10]
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	9301      	str	r3, [sp, #4]
 8006c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	4603      	mov	r3, r0
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 f9ed 	bl	8007054 <I2C_RequestMemoryWrite>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d005      	beq.n	8006c8c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e0a9      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	2bff      	cmp	r3, #255	; 0xff
 8006c94:	d90e      	bls.n	8006cb4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	22ff      	movs	r2, #255	; 0xff
 8006c9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	8979      	ldrh	r1, [r7, #10]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f000 fc45 	bl	800753c <I2C_TransferConfig>
 8006cb2:	e00f      	b.n	8006cd4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc2:	b2da      	uxtb	r2, r3
 8006cc4:	8979      	ldrh	r1, [r7, #10]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 fc34 	bl	800753c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 fac7 	bl	800726c <I2C_WaitOnTXISFlagUntilTimeout>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d001      	beq.n	8006ce8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e07b      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cec:	781a      	ldrb	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf8:	1c5a      	adds	r2, r3, #1
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	3b01      	subs	r3, #1
 8006d06:	b29a      	uxth	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d10:	3b01      	subs	r3, #1
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d034      	beq.n	8006d8c <HAL_I2C_Mem_Write+0x1c8>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d130      	bne.n	8006d8c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d30:	2200      	movs	r2, #0
 8006d32:	2180      	movs	r1, #128	; 0x80
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 fa59 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e04d      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	2bff      	cmp	r3, #255	; 0xff
 8006d4c:	d90e      	bls.n	8006d6c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	22ff      	movs	r2, #255	; 0xff
 8006d52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	8979      	ldrh	r1, [r7, #10]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f000 fbe9 	bl	800753c <I2C_TransferConfig>
 8006d6a:	e00f      	b.n	8006d8c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	8979      	ldrh	r1, [r7, #10]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 fbd8 	bl	800753c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d19e      	bne.n	8006cd4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d96:	697a      	ldr	r2, [r7, #20]
 8006d98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f000 faa6 	bl	80072ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e01a      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2220      	movs	r2, #32
 8006db0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6859      	ldr	r1, [r3, #4]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	4b0a      	ldr	r3, [pc, #40]	; (8006de8 <HAL_I2C_Mem_Write+0x224>)
 8006dbe:	400b      	ands	r3, r1
 8006dc0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	e000      	b.n	8006de0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006dde:	2302      	movs	r3, #2
  }
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3718      	adds	r7, #24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	fe00e800 	.word	0xfe00e800

08006dec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b088      	sub	sp, #32
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	4608      	mov	r0, r1
 8006df6:	4611      	mov	r1, r2
 8006df8:	461a      	mov	r2, r3
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	817b      	strh	r3, [r7, #10]
 8006dfe:	460b      	mov	r3, r1
 8006e00:	813b      	strh	r3, [r7, #8]
 8006e02:	4613      	mov	r3, r2
 8006e04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	2b20      	cmp	r3, #32
 8006e10:	f040 80fd 	bne.w	800700e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <HAL_I2C_Mem_Read+0x34>
 8006e1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d105      	bne.n	8006e2c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e26:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e0f1      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d101      	bne.n	8006e3a <HAL_I2C_Mem_Read+0x4e>
 8006e36:	2302      	movs	r3, #2
 8006e38:	e0ea      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e42:	f7ff fa21 	bl	8006288 <HAL_GetTick>
 8006e46:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	2319      	movs	r3, #25
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 f9c9 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d001      	beq.n	8006e64 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e0d5      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2222      	movs	r2, #34	; 0x22
 8006e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2240      	movs	r2, #64	; 0x40
 8006e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6a3a      	ldr	r2, [r7, #32]
 8006e7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e8c:	88f8      	ldrh	r0, [r7, #6]
 8006e8e:	893a      	ldrh	r2, [r7, #8]
 8006e90:	8979      	ldrh	r1, [r7, #10]
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	9301      	str	r3, [sp, #4]
 8006e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f000 f92d 	bl	80070fc <I2C_RequestMemoryRead>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d005      	beq.n	8006eb4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e0ad      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	2bff      	cmp	r3, #255	; 0xff
 8006ebc:	d90e      	bls.n	8006edc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	22ff      	movs	r2, #255	; 0xff
 8006ec2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	8979      	ldrh	r1, [r7, #10]
 8006ecc:	4b52      	ldr	r3, [pc, #328]	; (8007018 <HAL_I2C_Mem_Read+0x22c>)
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f000 fb31 	bl	800753c <I2C_TransferConfig>
 8006eda:	e00f      	b.n	8006efc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eea:	b2da      	uxtb	r2, r3
 8006eec:	8979      	ldrh	r1, [r7, #10]
 8006eee:	4b4a      	ldr	r3, [pc, #296]	; (8007018 <HAL_I2C_Mem_Read+0x22c>)
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fb20 	bl	800753c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f02:	2200      	movs	r2, #0
 8006f04:	2104      	movs	r1, #4
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 f970 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e07c      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f20:	b2d2      	uxtb	r2, r2
 8006f22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	3b01      	subs	r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d034      	beq.n	8006fbc <HAL_I2C_Mem_Read+0x1d0>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d130      	bne.n	8006fbc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f60:	2200      	movs	r2, #0
 8006f62:	2180      	movs	r1, #128	; 0x80
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f941 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d001      	beq.n	8006f74 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e04d      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	2bff      	cmp	r3, #255	; 0xff
 8006f7c:	d90e      	bls.n	8006f9c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	22ff      	movs	r2, #255	; 0xff
 8006f82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	8979      	ldrh	r1, [r7, #10]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 fad1 	bl	800753c <I2C_TransferConfig>
 8006f9a:	e00f      	b.n	8006fbc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006faa:	b2da      	uxtb	r2, r3
 8006fac:	8979      	ldrh	r1, [r7, #10]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 fac0 	bl	800753c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d19a      	bne.n	8006efc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f000 f98e 	bl	80072ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e01a      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6859      	ldr	r1, [r3, #4]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	4b0b      	ldr	r3, [pc, #44]	; (800701c <HAL_I2C_Mem_Read+0x230>)
 8006fee:	400b      	ands	r3, r1
 8006ff0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800700a:	2300      	movs	r3, #0
 800700c:	e000      	b.n	8007010 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800700e:	2302      	movs	r3, #2
  }
}
 8007010:	4618      	mov	r0, r3
 8007012:	3718      	adds	r7, #24
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	80002400 	.word	0x80002400
 800701c:	fe00e800 	.word	0xfe00e800

08007020 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800702e:	b2db      	uxtb	r3, r3
}
 8007030:	4618      	mov	r0, r3
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8007048:	4618      	mov	r0, r3
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af02      	add	r7, sp, #8
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	4608      	mov	r0, r1
 800705e:	4611      	mov	r1, r2
 8007060:	461a      	mov	r2, r3
 8007062:	4603      	mov	r3, r0
 8007064:	817b      	strh	r3, [r7, #10]
 8007066:	460b      	mov	r3, r1
 8007068:	813b      	strh	r3, [r7, #8]
 800706a:	4613      	mov	r3, r2
 800706c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800706e:	88fb      	ldrh	r3, [r7, #6]
 8007070:	b2da      	uxtb	r2, r3
 8007072:	8979      	ldrh	r1, [r7, #10]
 8007074:	4b20      	ldr	r3, [pc, #128]	; (80070f8 <I2C_RequestMemoryWrite+0xa4>)
 8007076:	9300      	str	r3, [sp, #0]
 8007078:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 fa5d 	bl	800753c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007082:	69fa      	ldr	r2, [r7, #28]
 8007084:	69b9      	ldr	r1, [r7, #24]
 8007086:	68f8      	ldr	r0, [r7, #12]
 8007088:	f000 f8f0 	bl	800726c <I2C_WaitOnTXISFlagUntilTimeout>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d001      	beq.n	8007096 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e02c      	b.n	80070f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007096:	88fb      	ldrh	r3, [r7, #6]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d105      	bne.n	80070a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800709c:	893b      	ldrh	r3, [r7, #8]
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	629a      	str	r2, [r3, #40]	; 0x28
 80070a6:	e015      	b.n	80070d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80070a8:	893b      	ldrh	r3, [r7, #8]
 80070aa:	0a1b      	lsrs	r3, r3, #8
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b6:	69fa      	ldr	r2, [r7, #28]
 80070b8:	69b9      	ldr	r1, [r7, #24]
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 f8d6 	bl	800726c <I2C_WaitOnTXISFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e012      	b.n	80070f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80070ca:	893b      	ldrh	r3, [r7, #8]
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	2200      	movs	r2, #0
 80070dc:	2180      	movs	r1, #128	; 0x80
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f000 f884 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d001      	beq.n	80070ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e000      	b.n	80070f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	80002000 	.word	0x80002000

080070fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af02      	add	r7, sp, #8
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	4608      	mov	r0, r1
 8007106:	4611      	mov	r1, r2
 8007108:	461a      	mov	r2, r3
 800710a:	4603      	mov	r3, r0
 800710c:	817b      	strh	r3, [r7, #10]
 800710e:	460b      	mov	r3, r1
 8007110:	813b      	strh	r3, [r7, #8]
 8007112:	4613      	mov	r3, r2
 8007114:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007116:	88fb      	ldrh	r3, [r7, #6]
 8007118:	b2da      	uxtb	r2, r3
 800711a:	8979      	ldrh	r1, [r7, #10]
 800711c:	4b20      	ldr	r3, [pc, #128]	; (80071a0 <I2C_RequestMemoryRead+0xa4>)
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	2300      	movs	r3, #0
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f000 fa0a 	bl	800753c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007128:	69fa      	ldr	r2, [r7, #28]
 800712a:	69b9      	ldr	r1, [r7, #24]
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f000 f89d 	bl	800726c <I2C_WaitOnTXISFlagUntilTimeout>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d001      	beq.n	800713c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e02c      	b.n	8007196 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800713c:	88fb      	ldrh	r3, [r7, #6]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d105      	bne.n	800714e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007142:	893b      	ldrh	r3, [r7, #8]
 8007144:	b2da      	uxtb	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	629a      	str	r2, [r3, #40]	; 0x28
 800714c:	e015      	b.n	800717a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800714e:	893b      	ldrh	r3, [r7, #8]
 8007150:	0a1b      	lsrs	r3, r3, #8
 8007152:	b29b      	uxth	r3, r3
 8007154:	b2da      	uxtb	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800715c:	69fa      	ldr	r2, [r7, #28]
 800715e:	69b9      	ldr	r1, [r7, #24]
 8007160:	68f8      	ldr	r0, [r7, #12]
 8007162:	f000 f883 	bl	800726c <I2C_WaitOnTXISFlagUntilTimeout>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e012      	b.n	8007196 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007170:	893b      	ldrh	r3, [r7, #8]
 8007172:	b2da      	uxtb	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	2200      	movs	r2, #0
 8007182:	2140      	movs	r1, #64	; 0x40
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 f831 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d001      	beq.n	8007194 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e000      	b.n	8007196 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	80002000 	.word	0x80002000

080071a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699b      	ldr	r3, [r3, #24]
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d103      	bne.n	80071c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2200      	movs	r2, #0
 80071c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	699b      	ldr	r3, [r3, #24]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d007      	beq.n	80071e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f042 0201 	orr.w	r2, r2, #1
 80071de:	619a      	str	r2, [r3, #24]
  }
}
 80071e0:	bf00      	nop
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	4613      	mov	r3, r2
 80071fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071fc:	e022      	b.n	8007244 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007204:	d01e      	beq.n	8007244 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007206:	f7ff f83f 	bl	8006288 <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	683a      	ldr	r2, [r7, #0]
 8007212:	429a      	cmp	r2, r3
 8007214:	d302      	bcc.n	800721c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d113      	bne.n	8007244 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007220:	f043 0220 	orr.w	r2, r3, #32
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e00f      	b.n	8007264 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	699a      	ldr	r2, [r3, #24]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	4013      	ands	r3, r2
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	429a      	cmp	r2, r3
 8007252:	bf0c      	ite	eq
 8007254:	2301      	moveq	r3, #1
 8007256:	2300      	movne	r3, #0
 8007258:	b2db      	uxtb	r3, r3
 800725a:	461a      	mov	r2, r3
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	429a      	cmp	r2, r3
 8007260:	d0cd      	beq.n	80071fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007278:	e02c      	b.n	80072d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	68b9      	ldr	r1, [r7, #8]
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f000 f870 	bl	8007364 <I2C_IsErrorOccurred>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e02a      	b.n	80072e4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007294:	d01e      	beq.n	80072d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	f7fe fff7 	bl	8006288 <HAL_GetTick>
 800729a:	4602      	mov	r2, r0
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d302      	bcc.n	80072ac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d113      	bne.n	80072d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b0:	f043 0220 	orr.w	r2, r3, #32
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2220      	movs	r2, #32
 80072bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e007      	b.n	80072e4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d1cb      	bne.n	800727a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072f8:	e028      	b.n	800734c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	68b9      	ldr	r1, [r7, #8]
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f830 	bl	8007364 <I2C_IsErrorOccurred>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e026      	b.n	800735c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800730e:	f7fe ffbb 	bl	8006288 <HAL_GetTick>
 8007312:	4602      	mov	r2, r0
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	429a      	cmp	r2, r3
 800731c:	d302      	bcc.n	8007324 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d113      	bne.n	800734c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007328:	f043 0220 	orr.w	r2, r3, #32
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e007      	b.n	800735c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	f003 0320 	and.w	r3, r3, #32
 8007356:	2b20      	cmp	r3, #32
 8007358:	d1cf      	bne.n	80072fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b08a      	sub	sp, #40	; 0x28
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007370:	2300      	movs	r3, #0
 8007372:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	699b      	ldr	r3, [r3, #24]
 800737c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	f003 0310 	and.w	r3, r3, #16
 800738c:	2b00      	cmp	r3, #0
 800738e:	d075      	beq.n	800747c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2210      	movs	r2, #16
 8007396:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007398:	e056      	b.n	8007448 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a0:	d052      	beq.n	8007448 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80073a2:	f7fe ff71 	bl	8006288 <HAL_GetTick>
 80073a6:	4602      	mov	r2, r0
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d302      	bcc.n	80073b8 <I2C_IsErrorOccurred+0x54>
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d147      	bne.n	8007448 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80073ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073da:	d12e      	bne.n	800743a <I2C_IsErrorOccurred+0xd6>
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073e2:	d02a      	beq.n	800743a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80073e4:	7cfb      	ldrb	r3, [r7, #19]
 80073e6:	2b20      	cmp	r3, #32
 80073e8:	d027      	beq.n	800743a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073f8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80073fa:	f7fe ff45 	bl	8006288 <HAL_GetTick>
 80073fe:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007400:	e01b      	b.n	800743a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007402:	f7fe ff41 	bl	8006288 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	2b19      	cmp	r3, #25
 800740e:	d914      	bls.n	800743a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007414:	f043 0220 	orr.w	r2, r3, #32
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2220      	movs	r2, #32
 8007420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	f003 0320 	and.w	r3, r3, #32
 8007444:	2b20      	cmp	r3, #32
 8007446:	d1dc      	bne.n	8007402 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	f003 0320 	and.w	r3, r3, #32
 8007452:	2b20      	cmp	r3, #32
 8007454:	d003      	beq.n	800745e <I2C_IsErrorOccurred+0xfa>
 8007456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800745a:	2b00      	cmp	r3, #0
 800745c:	d09d      	beq.n	800739a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800745e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2220      	movs	r2, #32
 800746c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800746e:	6a3b      	ldr	r3, [r7, #32]
 8007470:	f043 0304 	orr.w	r3, r3, #4
 8007474:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00b      	beq.n	80074a6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	f043 0301 	orr.w	r3, r3, #1
 8007494:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800749e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	f043 0308 	orr.w	r3, r3, #8
 80074b6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00b      	beq.n	80074ea <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	f043 0302 	orr.w	r3, r3, #2
 80074d8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80074ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d01c      	beq.n	800752c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f7ff fe56 	bl	80071a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	6859      	ldr	r1, [r3, #4]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	4b0d      	ldr	r3, [pc, #52]	; (8007538 <I2C_IsErrorOccurred+0x1d4>)
 8007504:	400b      	ands	r3, r1
 8007506:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	431a      	orrs	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2220      	movs	r2, #32
 8007518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800752c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007530:	4618      	mov	r0, r3
 8007532:	3728      	adds	r7, #40	; 0x28
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	fe00e800 	.word	0xfe00e800

0800753c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800753c:	b480      	push	{r7}
 800753e:	b087      	sub	sp, #28
 8007540:	af00      	add	r7, sp, #0
 8007542:	60f8      	str	r0, [r7, #12]
 8007544:	607b      	str	r3, [r7, #4]
 8007546:	460b      	mov	r3, r1
 8007548:	817b      	strh	r3, [r7, #10]
 800754a:	4613      	mov	r3, r2
 800754c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800754e:	897b      	ldrh	r3, [r7, #10]
 8007550:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007554:	7a7b      	ldrb	r3, [r7, #9]
 8007556:	041b      	lsls	r3, r3, #16
 8007558:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800755c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007562:	6a3b      	ldr	r3, [r7, #32]
 8007564:	4313      	orrs	r3, r2
 8007566:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800756a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	6a3b      	ldr	r3, [r7, #32]
 8007574:	0d5b      	lsrs	r3, r3, #21
 8007576:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800757a:	4b08      	ldr	r3, [pc, #32]	; (800759c <I2C_TransferConfig+0x60>)
 800757c:	430b      	orrs	r3, r1
 800757e:	43db      	mvns	r3, r3
 8007580:	ea02 0103 	and.w	r1, r2, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	697a      	ldr	r2, [r7, #20]
 800758a:	430a      	orrs	r2, r1
 800758c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800758e:	bf00      	nop
 8007590:	371c      	adds	r7, #28
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	03ff63ff 	.word	0x03ff63ff

080075a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b20      	cmp	r3, #32
 80075b4:	d138      	bne.n	8007628 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d101      	bne.n	80075c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80075c0:	2302      	movs	r3, #2
 80075c2:	e032      	b.n	800762a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2224      	movs	r2, #36	; 0x24
 80075d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f022 0201 	bic.w	r2, r2, #1
 80075e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80075f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6819      	ldr	r1, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	683a      	ldr	r2, [r7, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0201 	orr.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2220      	movs	r2, #32
 8007618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007624:	2300      	movs	r3, #0
 8007626:	e000      	b.n	800762a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007628:	2302      	movs	r3, #2
  }
}
 800762a:	4618      	mov	r0, r3
 800762c:	370c      	adds	r7, #12
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr

08007636 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007636:	b480      	push	{r7}
 8007638:	b085      	sub	sp, #20
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
 800763e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b20      	cmp	r3, #32
 800764a:	d139      	bne.n	80076c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007656:	2302      	movs	r3, #2
 8007658:	e033      	b.n	80076c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2224      	movs	r2, #36	; 0x24
 8007666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0201 	bic.w	r2, r2, #1
 8007678:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007688:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	021b      	lsls	r3, r3, #8
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	4313      	orrs	r3, r2
 8007692:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f042 0201 	orr.w	r2, r2, #1
 80076aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2220      	movs	r2, #32
 80076b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	e000      	b.n	80076c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80076c0:	2302      	movs	r3, #2
  }
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
	...

080076d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80076d0:	b480      	push	{r7}
 80076d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80076d4:	4b04      	ldr	r3, [pc, #16]	; (80076e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80076dc:	4618      	mov	r0, r3
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	40007000 	.word	0x40007000

080076ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076fa:	d130      	bne.n	800775e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80076fc:	4b23      	ldr	r3, [pc, #140]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007708:	d038      	beq.n	800777c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800770a:	4b20      	ldr	r3, [pc, #128]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007712:	4a1e      	ldr	r2, [pc, #120]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007714:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007718:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800771a:	4b1d      	ldr	r3, [pc, #116]	; (8007790 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2232      	movs	r2, #50	; 0x32
 8007720:	fb02 f303 	mul.w	r3, r2, r3
 8007724:	4a1b      	ldr	r2, [pc, #108]	; (8007794 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007726:	fba2 2303 	umull	r2, r3, r2, r3
 800772a:	0c9b      	lsrs	r3, r3, #18
 800772c:	3301      	adds	r3, #1
 800772e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007730:	e002      	b.n	8007738 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	3b01      	subs	r3, #1
 8007736:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007738:	4b14      	ldr	r3, [pc, #80]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800773a:	695b      	ldr	r3, [r3, #20]
 800773c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007744:	d102      	bne.n	800774c <HAL_PWREx_ControlVoltageScaling+0x60>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1f2      	bne.n	8007732 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800774c:	4b0f      	ldr	r3, [pc, #60]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800774e:	695b      	ldr	r3, [r3, #20]
 8007750:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007758:	d110      	bne.n	800777c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e00f      	b.n	800777e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800775e:	4b0b      	ldr	r3, [pc, #44]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800776a:	d007      	beq.n	800777c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800776c:	4b07      	ldr	r3, [pc, #28]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007774:	4a05      	ldr	r2, [pc, #20]	; (800778c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800777a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	40007000 	.word	0x40007000
 8007790:	20000000 	.word	0x20000000
 8007794:	431bde83 	.word	0x431bde83

08007798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b088      	sub	sp, #32
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e3d4      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077aa:	4ba1      	ldr	r3, [pc, #644]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	f003 030c 	and.w	r3, r3, #12
 80077b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077b4:	4b9e      	ldr	r3, [pc, #632]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f003 0303 	and.w	r3, r3, #3
 80077bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0310 	and.w	r3, r3, #16
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 80e4 	beq.w	8007994 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d007      	beq.n	80077e2 <HAL_RCC_OscConfig+0x4a>
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	2b0c      	cmp	r3, #12
 80077d6:	f040 808b 	bne.w	80078f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	f040 8087 	bne.w	80078f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80077e2:	4b93      	ldr	r3, [pc, #588]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0302 	and.w	r3, r3, #2
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d005      	beq.n	80077fa <HAL_RCC_OscConfig+0x62>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e3ac      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1a      	ldr	r2, [r3, #32]
 80077fe:	4b8c      	ldr	r3, [pc, #560]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0308 	and.w	r3, r3, #8
 8007806:	2b00      	cmp	r3, #0
 8007808:	d004      	beq.n	8007814 <HAL_RCC_OscConfig+0x7c>
 800780a:	4b89      	ldr	r3, [pc, #548]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007812:	e005      	b.n	8007820 <HAL_RCC_OscConfig+0x88>
 8007814:	4b86      	ldr	r3, [pc, #536]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800781a:	091b      	lsrs	r3, r3, #4
 800781c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007820:	4293      	cmp	r3, r2
 8007822:	d223      	bcs.n	800786c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a1b      	ldr	r3, [r3, #32]
 8007828:	4618      	mov	r0, r3
 800782a:	f000 fd41 	bl	80082b0 <RCC_SetFlashLatencyFromMSIRange>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e38d      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007838:	4b7d      	ldr	r3, [pc, #500]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a7c      	ldr	r2, [pc, #496]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800783e:	f043 0308 	orr.w	r3, r3, #8
 8007842:	6013      	str	r3, [r2, #0]
 8007844:	4b7a      	ldr	r3, [pc, #488]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	4977      	ldr	r1, [pc, #476]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007852:	4313      	orrs	r3, r2
 8007854:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007856:	4b76      	ldr	r3, [pc, #472]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	021b      	lsls	r3, r3, #8
 8007864:	4972      	ldr	r1, [pc, #456]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007866:	4313      	orrs	r3, r2
 8007868:	604b      	str	r3, [r1, #4]
 800786a:	e025      	b.n	80078b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800786c:	4b70      	ldr	r3, [pc, #448]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a6f      	ldr	r2, [pc, #444]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007872:	f043 0308 	orr.w	r3, r3, #8
 8007876:	6013      	str	r3, [r2, #0]
 8007878:	4b6d      	ldr	r3, [pc, #436]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	496a      	ldr	r1, [pc, #424]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007886:	4313      	orrs	r3, r2
 8007888:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800788a:	4b69      	ldr	r3, [pc, #420]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	021b      	lsls	r3, r3, #8
 8007898:	4965      	ldr	r1, [pc, #404]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800789a:	4313      	orrs	r3, r2
 800789c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d109      	bne.n	80078b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	4618      	mov	r0, r3
 80078aa:	f000 fd01 	bl	80082b0 <RCC_SetFlashLatencyFromMSIRange>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d001      	beq.n	80078b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e34d      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80078b8:	f000 fc36 	bl	8008128 <HAL_RCC_GetSysClockFreq>
 80078bc:	4602      	mov	r2, r0
 80078be:	4b5c      	ldr	r3, [pc, #368]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	091b      	lsrs	r3, r3, #4
 80078c4:	f003 030f 	and.w	r3, r3, #15
 80078c8:	495a      	ldr	r1, [pc, #360]	; (8007a34 <HAL_RCC_OscConfig+0x29c>)
 80078ca:	5ccb      	ldrb	r3, [r1, r3]
 80078cc:	f003 031f 	and.w	r3, r3, #31
 80078d0:	fa22 f303 	lsr.w	r3, r2, r3
 80078d4:	4a58      	ldr	r2, [pc, #352]	; (8007a38 <HAL_RCC_OscConfig+0x2a0>)
 80078d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80078d8:	4b58      	ldr	r3, [pc, #352]	; (8007a3c <HAL_RCC_OscConfig+0x2a4>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4618      	mov	r0, r3
 80078de:	f7fe fc83 	bl	80061e8 <HAL_InitTick>
 80078e2:	4603      	mov	r3, r0
 80078e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80078e6:	7bfb      	ldrb	r3, [r7, #15]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d052      	beq.n	8007992 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80078ec:	7bfb      	ldrb	r3, [r7, #15]
 80078ee:	e331      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	699b      	ldr	r3, [r3, #24]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d032      	beq.n	800795e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80078f8:	4b4d      	ldr	r3, [pc, #308]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a4c      	ldr	r2, [pc, #304]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80078fe:	f043 0301 	orr.w	r3, r3, #1
 8007902:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007904:	f7fe fcc0 	bl	8006288 <HAL_GetTick>
 8007908:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800790c:	f7fe fcbc 	bl	8006288 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b02      	cmp	r3, #2
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e31a      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800791e:	4b44      	ldr	r3, [pc, #272]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0302 	and.w	r3, r3, #2
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0f0      	beq.n	800790c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800792a:	4b41      	ldr	r3, [pc, #260]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a40      	ldr	r2, [pc, #256]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007930:	f043 0308 	orr.w	r3, r3, #8
 8007934:	6013      	str	r3, [r2, #0]
 8007936:	4b3e      	ldr	r3, [pc, #248]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	493b      	ldr	r1, [pc, #236]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007944:	4313      	orrs	r3, r2
 8007946:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007948:	4b39      	ldr	r3, [pc, #228]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	4936      	ldr	r1, [pc, #216]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007958:	4313      	orrs	r3, r2
 800795a:	604b      	str	r3, [r1, #4]
 800795c:	e01a      	b.n	8007994 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800795e:	4b34      	ldr	r3, [pc, #208]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a33      	ldr	r2, [pc, #204]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007964:	f023 0301 	bic.w	r3, r3, #1
 8007968:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800796a:	f7fe fc8d 	bl	8006288 <HAL_GetTick>
 800796e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007970:	e008      	b.n	8007984 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007972:	f7fe fc89 	bl	8006288 <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	2b02      	cmp	r3, #2
 800797e:	d901      	bls.n	8007984 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007980:	2303      	movs	r3, #3
 8007982:	e2e7      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007984:	4b2a      	ldr	r3, [pc, #168]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0302 	and.w	r3, r3, #2
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1f0      	bne.n	8007972 <HAL_RCC_OscConfig+0x1da>
 8007990:	e000      	b.n	8007994 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007992:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	d074      	beq.n	8007a8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	2b08      	cmp	r3, #8
 80079a4:	d005      	beq.n	80079b2 <HAL_RCC_OscConfig+0x21a>
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b0c      	cmp	r3, #12
 80079aa:	d10e      	bne.n	80079ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d10b      	bne.n	80079ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079b2:	4b1f      	ldr	r3, [pc, #124]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d064      	beq.n	8007a88 <HAL_RCC_OscConfig+0x2f0>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d160      	bne.n	8007a88 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e2c4      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079d2:	d106      	bne.n	80079e2 <HAL_RCC_OscConfig+0x24a>
 80079d4:	4b16      	ldr	r3, [pc, #88]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a15      	ldr	r2, [pc, #84]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	e01d      	b.n	8007a1e <HAL_RCC_OscConfig+0x286>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80079ea:	d10c      	bne.n	8007a06 <HAL_RCC_OscConfig+0x26e>
 80079ec:	4b10      	ldr	r3, [pc, #64]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a0f      	ldr	r2, [pc, #60]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80079f6:	6013      	str	r3, [r2, #0]
 80079f8:	4b0d      	ldr	r3, [pc, #52]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a0c      	ldr	r2, [pc, #48]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 80079fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a02:	6013      	str	r3, [r2, #0]
 8007a04:	e00b      	b.n	8007a1e <HAL_RCC_OscConfig+0x286>
 8007a06:	4b0a      	ldr	r3, [pc, #40]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a09      	ldr	r2, [pc, #36]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007a0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a10:	6013      	str	r3, [r2, #0]
 8007a12:	4b07      	ldr	r3, [pc, #28]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a06      	ldr	r2, [pc, #24]	; (8007a30 <HAL_RCC_OscConfig+0x298>)
 8007a18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a1c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d01c      	beq.n	8007a60 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a26:	f7fe fc2f 	bl	8006288 <HAL_GetTick>
 8007a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a2c:	e011      	b.n	8007a52 <HAL_RCC_OscConfig+0x2ba>
 8007a2e:	bf00      	nop
 8007a30:	40021000 	.word	0x40021000
 8007a34:	0800a084 	.word	0x0800a084
 8007a38:	20000000 	.word	0x20000000
 8007a3c:	2000015c 	.word	0x2000015c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a40:	f7fe fc22 	bl	8006288 <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	2b64      	cmp	r3, #100	; 0x64
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e280      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a52:	4baf      	ldr	r3, [pc, #700]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d0f0      	beq.n	8007a40 <HAL_RCC_OscConfig+0x2a8>
 8007a5e:	e014      	b.n	8007a8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a60:	f7fe fc12 	bl	8006288 <HAL_GetTick>
 8007a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a66:	e008      	b.n	8007a7a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a68:	f7fe fc0e 	bl	8006288 <HAL_GetTick>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	1ad3      	subs	r3, r2, r3
 8007a72:	2b64      	cmp	r3, #100	; 0x64
 8007a74:	d901      	bls.n	8007a7a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007a76:	2303      	movs	r3, #3
 8007a78:	e26c      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a7a:	4ba5      	ldr	r3, [pc, #660]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1f0      	bne.n	8007a68 <HAL_RCC_OscConfig+0x2d0>
 8007a86:	e000      	b.n	8007a8a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d060      	beq.n	8007b58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	2b04      	cmp	r3, #4
 8007a9a:	d005      	beq.n	8007aa8 <HAL_RCC_OscConfig+0x310>
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	2b0c      	cmp	r3, #12
 8007aa0:	d119      	bne.n	8007ad6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d116      	bne.n	8007ad6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007aa8:	4b99      	ldr	r3, [pc, #612]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d005      	beq.n	8007ac0 <HAL_RCC_OscConfig+0x328>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e249      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ac0:	4b93      	ldr	r3, [pc, #588]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	061b      	lsls	r3, r3, #24
 8007ace:	4990      	ldr	r1, [pc, #576]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ad4:	e040      	b.n	8007b58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d023      	beq.n	8007b26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ade:	4b8c      	ldr	r3, [pc, #560]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a8b      	ldr	r2, [pc, #556]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ae8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aea:	f7fe fbcd 	bl	8006288 <HAL_GetTick>
 8007aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007af0:	e008      	b.n	8007b04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007af2:	f7fe fbc9 	bl	8006288 <HAL_GetTick>
 8007af6:	4602      	mov	r2, r0
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d901      	bls.n	8007b04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e227      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b04:	4b82      	ldr	r3, [pc, #520]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d0f0      	beq.n	8007af2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b10:	4b7f      	ldr	r3, [pc, #508]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	061b      	lsls	r3, r3, #24
 8007b1e:	497c      	ldr	r1, [pc, #496]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	604b      	str	r3, [r1, #4]
 8007b24:	e018      	b.n	8007b58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b26:	4b7a      	ldr	r3, [pc, #488]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a79      	ldr	r2, [pc, #484]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b32:	f7fe fba9 	bl	8006288 <HAL_GetTick>
 8007b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b38:	e008      	b.n	8007b4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b3a:	f7fe fba5 	bl	8006288 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d901      	bls.n	8007b4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e203      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b4c:	4b70      	ldr	r3, [pc, #448]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1f0      	bne.n	8007b3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0308 	and.w	r3, r3, #8
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d03c      	beq.n	8007bde <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	695b      	ldr	r3, [r3, #20]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d01c      	beq.n	8007ba6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b6c:	4b68      	ldr	r3, [pc, #416]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b72:	4a67      	ldr	r2, [pc, #412]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b74:	f043 0301 	orr.w	r3, r3, #1
 8007b78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b7c:	f7fe fb84 	bl	8006288 <HAL_GetTick>
 8007b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b82:	e008      	b.n	8007b96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b84:	f7fe fb80 	bl	8006288 <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e1de      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b96:	4b5e      	ldr	r3, [pc, #376]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d0ef      	beq.n	8007b84 <HAL_RCC_OscConfig+0x3ec>
 8007ba4:	e01b      	b.n	8007bde <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ba6:	4b5a      	ldr	r3, [pc, #360]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007bac:	4a58      	ldr	r2, [pc, #352]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb6:	f7fe fb67 	bl	8006288 <HAL_GetTick>
 8007bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bbc:	e008      	b.n	8007bd0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bbe:	f7fe fb63 	bl	8006288 <HAL_GetTick>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d901      	bls.n	8007bd0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e1c1      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bd0:	4b4f      	ldr	r3, [pc, #316]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007bd6:	f003 0302 	and.w	r3, r3, #2
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1ef      	bne.n	8007bbe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0304 	and.w	r3, r3, #4
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 80a6 	beq.w	8007d38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bec:	2300      	movs	r3, #0
 8007bee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007bf0:	4b47      	ldr	r3, [pc, #284]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d10d      	bne.n	8007c18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bfc:	4b44      	ldr	r3, [pc, #272]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c00:	4a43      	ldr	r2, [pc, #268]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c06:	6593      	str	r3, [r2, #88]	; 0x58
 8007c08:	4b41      	ldr	r3, [pc, #260]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c10:	60bb      	str	r3, [r7, #8]
 8007c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c14:	2301      	movs	r3, #1
 8007c16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c18:	4b3e      	ldr	r3, [pc, #248]	; (8007d14 <HAL_RCC_OscConfig+0x57c>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d118      	bne.n	8007c56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c24:	4b3b      	ldr	r3, [pc, #236]	; (8007d14 <HAL_RCC_OscConfig+0x57c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a3a      	ldr	r2, [pc, #232]	; (8007d14 <HAL_RCC_OscConfig+0x57c>)
 8007c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c30:	f7fe fb2a 	bl	8006288 <HAL_GetTick>
 8007c34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c36:	e008      	b.n	8007c4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c38:	f7fe fb26 	bl	8006288 <HAL_GetTick>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e184      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c4a:	4b32      	ldr	r3, [pc, #200]	; (8007d14 <HAL_RCC_OscConfig+0x57c>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d0f0      	beq.n	8007c38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d108      	bne.n	8007c70 <HAL_RCC_OscConfig+0x4d8>
 8007c5e:	4b2c      	ldr	r3, [pc, #176]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c64:	4a2a      	ldr	r2, [pc, #168]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c66:	f043 0301 	orr.w	r3, r3, #1
 8007c6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007c6e:	e024      	b.n	8007cba <HAL_RCC_OscConfig+0x522>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	2b05      	cmp	r3, #5
 8007c76:	d110      	bne.n	8007c9a <HAL_RCC_OscConfig+0x502>
 8007c78:	4b25      	ldr	r3, [pc, #148]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c7e:	4a24      	ldr	r2, [pc, #144]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c80:	f043 0304 	orr.w	r3, r3, #4
 8007c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007c88:	4b21      	ldr	r3, [pc, #132]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c8e:	4a20      	ldr	r2, [pc, #128]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c90:	f043 0301 	orr.w	r3, r3, #1
 8007c94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007c98:	e00f      	b.n	8007cba <HAL_RCC_OscConfig+0x522>
 8007c9a:	4b1d      	ldr	r3, [pc, #116]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ca0:	4a1b      	ldr	r2, [pc, #108]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ca2:	f023 0301 	bic.w	r3, r3, #1
 8007ca6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007caa:	4b19      	ldr	r3, [pc, #100]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cb0:	4a17      	ldr	r2, [pc, #92]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007cb2:	f023 0304 	bic.w	r3, r3, #4
 8007cb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d016      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cc2:	f7fe fae1 	bl	8006288 <HAL_GetTick>
 8007cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cc8:	e00a      	b.n	8007ce0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cca:	f7fe fadd 	bl	8006288 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d901      	bls.n	8007ce0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e139      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ce0:	4b0b      	ldr	r3, [pc, #44]	; (8007d10 <HAL_RCC_OscConfig+0x578>)
 8007ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ce6:	f003 0302 	and.w	r3, r3, #2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d0ed      	beq.n	8007cca <HAL_RCC_OscConfig+0x532>
 8007cee:	e01a      	b.n	8007d26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf0:	f7fe faca 	bl	8006288 <HAL_GetTick>
 8007cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007cf6:	e00f      	b.n	8007d18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cf8:	f7fe fac6 	bl	8006288 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d906      	bls.n	8007d18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e122      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
 8007d0e:	bf00      	nop
 8007d10:	40021000 	.word	0x40021000
 8007d14:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d18:	4b90      	ldr	r3, [pc, #576]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d1e:	f003 0302 	and.w	r3, r3, #2
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1e8      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d26:	7ffb      	ldrb	r3, [r7, #31]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d105      	bne.n	8007d38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d2c:	4b8b      	ldr	r3, [pc, #556]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d30:	4a8a      	ldr	r2, [pc, #552]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d36:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f000 8108 	beq.w	8007f52 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	f040 80d0 	bne.w	8007eec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007d4c:	4b83      	ldr	r3, [pc, #524]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f003 0203 	and.w	r2, r3, #3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d130      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d127      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d11f      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d8c:	2a07      	cmp	r2, #7
 8007d8e:	bf14      	ite	ne
 8007d90:	2201      	movne	r2, #1
 8007d92:	2200      	moveq	r2, #0
 8007d94:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d113      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da4:	085b      	lsrs	r3, r3, #1
 8007da6:	3b01      	subs	r3, #1
 8007da8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d109      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db8:	085b      	lsrs	r3, r3, #1
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d06e      	beq.n	8007ea0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	2b0c      	cmp	r3, #12
 8007dc6:	d069      	beq.n	8007e9c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007dc8:	4b64      	ldr	r3, [pc, #400]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d105      	bne.n	8007de0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007dd4:	4b61      	ldr	r3, [pc, #388]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d001      	beq.n	8007de4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e0b7      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007de4:	4b5d      	ldr	r3, [pc, #372]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a5c      	ldr	r2, [pc, #368]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007dea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007dee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007df0:	f7fe fa4a 	bl	8006288 <HAL_GetTick>
 8007df4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007df6:	e008      	b.n	8007e0a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007df8:	f7fe fa46 	bl	8006288 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d901      	bls.n	8007e0a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e0a4      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e0a:	4b54      	ldr	r3, [pc, #336]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1f0      	bne.n	8007df8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e16:	4b51      	ldr	r3, [pc, #324]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e18:	68da      	ldr	r2, [r3, #12]
 8007e1a:	4b51      	ldr	r3, [pc, #324]	; (8007f60 <HAL_RCC_OscConfig+0x7c8>)
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007e26:	3a01      	subs	r2, #1
 8007e28:	0112      	lsls	r2, r2, #4
 8007e2a:	4311      	orrs	r1, r2
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007e30:	0212      	lsls	r2, r2, #8
 8007e32:	4311      	orrs	r1, r2
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007e38:	0852      	lsrs	r2, r2, #1
 8007e3a:	3a01      	subs	r2, #1
 8007e3c:	0552      	lsls	r2, r2, #21
 8007e3e:	4311      	orrs	r1, r2
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007e44:	0852      	lsrs	r2, r2, #1
 8007e46:	3a01      	subs	r2, #1
 8007e48:	0652      	lsls	r2, r2, #25
 8007e4a:	4311      	orrs	r1, r2
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007e50:	0912      	lsrs	r2, r2, #4
 8007e52:	0452      	lsls	r2, r2, #17
 8007e54:	430a      	orrs	r2, r1
 8007e56:	4941      	ldr	r1, [pc, #260]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007e5c:	4b3f      	ldr	r3, [pc, #252]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a3e      	ldr	r2, [pc, #248]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007e68:	4b3c      	ldr	r3, [pc, #240]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	4a3b      	ldr	r2, [pc, #236]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007e74:	f7fe fa08 	bl	8006288 <HAL_GetTick>
 8007e78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e7a:	e008      	b.n	8007e8e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e7c:	f7fe fa04 	bl	8006288 <HAL_GetTick>
 8007e80:	4602      	mov	r2, r0
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	1ad3      	subs	r3, r2, r3
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d901      	bls.n	8007e8e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	e062      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e8e:	4b33      	ldr	r3, [pc, #204]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0f0      	beq.n	8007e7c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007e9a:	e05a      	b.n	8007f52 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e059      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ea0:	4b2e      	ldr	r3, [pc, #184]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d152      	bne.n	8007f52 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007eac:	4b2b      	ldr	r3, [pc, #172]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a2a      	ldr	r2, [pc, #168]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007eb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007eb8:	4b28      	ldr	r3, [pc, #160]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	4a27      	ldr	r2, [pc, #156]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007ec2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007ec4:	f7fe f9e0 	bl	8006288 <HAL_GetTick>
 8007ec8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007eca:	e008      	b.n	8007ede <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ecc:	f7fe f9dc 	bl	8006288 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d901      	bls.n	8007ede <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8007eda:	2303      	movs	r3, #3
 8007edc:	e03a      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ede:	4b1f      	ldr	r3, [pc, #124]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d0f0      	beq.n	8007ecc <HAL_RCC_OscConfig+0x734>
 8007eea:	e032      	b.n	8007f52 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	2b0c      	cmp	r3, #12
 8007ef0:	d02d      	beq.n	8007f4e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ef2:	4b1a      	ldr	r3, [pc, #104]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a19      	ldr	r2, [pc, #100]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007ef8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007efc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007efe:	4b17      	ldr	r3, [pc, #92]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d105      	bne.n	8007f16 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007f0a:	4b14      	ldr	r3, [pc, #80]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	4a13      	ldr	r2, [pc, #76]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f10:	f023 0303 	bic.w	r3, r3, #3
 8007f14:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007f16:	4b11      	ldr	r3, [pc, #68]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	4a10      	ldr	r2, [pc, #64]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f1c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007f20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f24:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f26:	f7fe f9af 	bl	8006288 <HAL_GetTick>
 8007f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f2c:	e008      	b.n	8007f40 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f2e:	f7fe f9ab 	bl	8006288 <HAL_GetTick>
 8007f32:	4602      	mov	r2, r0
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d901      	bls.n	8007f40 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e009      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f40:	4b06      	ldr	r3, [pc, #24]	; (8007f5c <HAL_RCC_OscConfig+0x7c4>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1f0      	bne.n	8007f2e <HAL_RCC_OscConfig+0x796>
 8007f4c:	e001      	b.n	8007f52 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e000      	b.n	8007f54 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3720      	adds	r7, #32
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	40021000 	.word	0x40021000
 8007f60:	f99d808c 	.word	0xf99d808c

08007f64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d101      	bne.n	8007f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e0c8      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f78:	4b66      	ldr	r3, [pc, #408]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d910      	bls.n	8007fa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f86:	4b63      	ldr	r3, [pc, #396]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f023 0207 	bic.w	r2, r3, #7
 8007f8e:	4961      	ldr	r1, [pc, #388]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f96:	4b5f      	ldr	r3, [pc, #380]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0307 	and.w	r3, r3, #7
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d001      	beq.n	8007fa8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e0b0      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0301 	and.w	r3, r3, #1
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d04c      	beq.n	800804e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	2b03      	cmp	r3, #3
 8007fba:	d107      	bne.n	8007fcc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007fbc:	4b56      	ldr	r3, [pc, #344]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d121      	bne.n	800800c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e09e      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d107      	bne.n	8007fe4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007fd4:	4b50      	ldr	r3, [pc, #320]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d115      	bne.n	800800c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e092      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d107      	bne.n	8007ffc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007fec:	4b4a      	ldr	r3, [pc, #296]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0302 	and.w	r3, r3, #2
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d109      	bne.n	800800c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e086      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ffc:	4b46      	ldr	r3, [pc, #280]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e07e      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800800c:	4b42      	ldr	r3, [pc, #264]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f023 0203 	bic.w	r2, r3, #3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	493f      	ldr	r1, [pc, #252]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 800801a:	4313      	orrs	r3, r2
 800801c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800801e:	f7fe f933 	bl	8006288 <HAL_GetTick>
 8008022:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008024:	e00a      	b.n	800803c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008026:	f7fe f92f 	bl	8006288 <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	f241 3288 	movw	r2, #5000	; 0x1388
 8008034:	4293      	cmp	r3, r2
 8008036:	d901      	bls.n	800803c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e066      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800803c:	4b36      	ldr	r3, [pc, #216]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f003 020c 	and.w	r2, r3, #12
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	429a      	cmp	r2, r3
 800804c:	d1eb      	bne.n	8008026 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d008      	beq.n	800806c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800805a:	4b2f      	ldr	r3, [pc, #188]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	492c      	ldr	r1, [pc, #176]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 8008068:	4313      	orrs	r3, r2
 800806a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800806c:	4b29      	ldr	r3, [pc, #164]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0307 	and.w	r3, r3, #7
 8008074:	683a      	ldr	r2, [r7, #0]
 8008076:	429a      	cmp	r2, r3
 8008078:	d210      	bcs.n	800809c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800807a:	4b26      	ldr	r3, [pc, #152]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f023 0207 	bic.w	r2, r3, #7
 8008082:	4924      	ldr	r1, [pc, #144]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	4313      	orrs	r3, r2
 8008088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800808a:	4b22      	ldr	r3, [pc, #136]	; (8008114 <HAL_RCC_ClockConfig+0x1b0>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 0307 	and.w	r3, r3, #7
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	429a      	cmp	r2, r3
 8008096:	d001      	beq.n	800809c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e036      	b.n	800810a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 0304 	and.w	r3, r3, #4
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d008      	beq.n	80080ba <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80080a8:	4b1b      	ldr	r3, [pc, #108]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	4918      	ldr	r1, [pc, #96]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f003 0308 	and.w	r3, r3, #8
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d009      	beq.n	80080da <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80080c6:	4b14      	ldr	r3, [pc, #80]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	4910      	ldr	r1, [pc, #64]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 80080d6:	4313      	orrs	r3, r2
 80080d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80080da:	f000 f825 	bl	8008128 <HAL_RCC_GetSysClockFreq>
 80080de:	4602      	mov	r2, r0
 80080e0:	4b0d      	ldr	r3, [pc, #52]	; (8008118 <HAL_RCC_ClockConfig+0x1b4>)
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	091b      	lsrs	r3, r3, #4
 80080e6:	f003 030f 	and.w	r3, r3, #15
 80080ea:	490c      	ldr	r1, [pc, #48]	; (800811c <HAL_RCC_ClockConfig+0x1b8>)
 80080ec:	5ccb      	ldrb	r3, [r1, r3]
 80080ee:	f003 031f 	and.w	r3, r3, #31
 80080f2:	fa22 f303 	lsr.w	r3, r2, r3
 80080f6:	4a0a      	ldr	r2, [pc, #40]	; (8008120 <HAL_RCC_ClockConfig+0x1bc>)
 80080f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80080fa:	4b0a      	ldr	r3, [pc, #40]	; (8008124 <HAL_RCC_ClockConfig+0x1c0>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fe f872 	bl	80061e8 <HAL_InitTick>
 8008104:	4603      	mov	r3, r0
 8008106:	72fb      	strb	r3, [r7, #11]

  return status;
 8008108:	7afb      	ldrb	r3, [r7, #11]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	40022000 	.word	0x40022000
 8008118:	40021000 	.word	0x40021000
 800811c:	0800a084 	.word	0x0800a084
 8008120:	20000000 	.word	0x20000000
 8008124:	2000015c 	.word	0x2000015c

08008128 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008128:	b480      	push	{r7}
 800812a:	b089      	sub	sp, #36	; 0x24
 800812c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800812e:	2300      	movs	r3, #0
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	2300      	movs	r3, #0
 8008134:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008136:	4b3e      	ldr	r3, [pc, #248]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f003 030c 	and.w	r3, r3, #12
 800813e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008140:	4b3b      	ldr	r3, [pc, #236]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d005      	beq.n	800815c <HAL_RCC_GetSysClockFreq+0x34>
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	2b0c      	cmp	r3, #12
 8008154:	d121      	bne.n	800819a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d11e      	bne.n	800819a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800815c:	4b34      	ldr	r3, [pc, #208]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0308 	and.w	r3, r3, #8
 8008164:	2b00      	cmp	r3, #0
 8008166:	d107      	bne.n	8008178 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008168:	4b31      	ldr	r3, [pc, #196]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 800816a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800816e:	0a1b      	lsrs	r3, r3, #8
 8008170:	f003 030f 	and.w	r3, r3, #15
 8008174:	61fb      	str	r3, [r7, #28]
 8008176:	e005      	b.n	8008184 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008178:	4b2d      	ldr	r3, [pc, #180]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	091b      	lsrs	r3, r3, #4
 800817e:	f003 030f 	and.w	r3, r3, #15
 8008182:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008184:	4a2b      	ldr	r2, [pc, #172]	; (8008234 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008186:	69fb      	ldr	r3, [r7, #28]
 8008188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800818c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10d      	bne.n	80081b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008198:	e00a      	b.n	80081b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2b04      	cmp	r3, #4
 800819e:	d102      	bne.n	80081a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80081a0:	4b25      	ldr	r3, [pc, #148]	; (8008238 <HAL_RCC_GetSysClockFreq+0x110>)
 80081a2:	61bb      	str	r3, [r7, #24]
 80081a4:	e004      	b.n	80081b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	2b08      	cmp	r3, #8
 80081aa:	d101      	bne.n	80081b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80081ac:	4b23      	ldr	r3, [pc, #140]	; (800823c <HAL_RCC_GetSysClockFreq+0x114>)
 80081ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	2b0c      	cmp	r3, #12
 80081b4:	d134      	bne.n	8008220 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80081b6:	4b1e      	ldr	r3, [pc, #120]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	f003 0303 	and.w	r3, r3, #3
 80081be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d003      	beq.n	80081ce <HAL_RCC_GetSysClockFreq+0xa6>
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	2b03      	cmp	r3, #3
 80081ca:	d003      	beq.n	80081d4 <HAL_RCC_GetSysClockFreq+0xac>
 80081cc:	e005      	b.n	80081da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80081ce:	4b1a      	ldr	r3, [pc, #104]	; (8008238 <HAL_RCC_GetSysClockFreq+0x110>)
 80081d0:	617b      	str	r3, [r7, #20]
      break;
 80081d2:	e005      	b.n	80081e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80081d4:	4b19      	ldr	r3, [pc, #100]	; (800823c <HAL_RCC_GetSysClockFreq+0x114>)
 80081d6:	617b      	str	r3, [r7, #20]
      break;
 80081d8:	e002      	b.n	80081e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	617b      	str	r3, [r7, #20]
      break;
 80081de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80081e0:	4b13      	ldr	r3, [pc, #76]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	091b      	lsrs	r3, r3, #4
 80081e6:	f003 0307 	and.w	r3, r3, #7
 80081ea:	3301      	adds	r3, #1
 80081ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80081ee:	4b10      	ldr	r3, [pc, #64]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	0a1b      	lsrs	r3, r3, #8
 80081f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	fb02 f203 	mul.w	r2, r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	fbb2 f3f3 	udiv	r3, r2, r3
 8008204:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008206:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <HAL_RCC_GetSysClockFreq+0x108>)
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	0e5b      	lsrs	r3, r3, #25
 800820c:	f003 0303 	and.w	r3, r3, #3
 8008210:	3301      	adds	r3, #1
 8008212:	005b      	lsls	r3, r3, #1
 8008214:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	fbb2 f3f3 	udiv	r3, r2, r3
 800821e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008220:	69bb      	ldr	r3, [r7, #24]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3724      	adds	r7, #36	; 0x24
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	40021000 	.word	0x40021000
 8008234:	0800a09c 	.word	0x0800a09c
 8008238:	00f42400 	.word	0x00f42400
 800823c:	007a1200 	.word	0x007a1200

08008240 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008240:	b480      	push	{r7}
 8008242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008244:	4b03      	ldr	r3, [pc, #12]	; (8008254 <HAL_RCC_GetHCLKFreq+0x14>)
 8008246:	681b      	ldr	r3, [r3, #0]
}
 8008248:	4618      	mov	r0, r3
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	20000000 	.word	0x20000000

08008258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800825c:	f7ff fff0 	bl	8008240 <HAL_RCC_GetHCLKFreq>
 8008260:	4602      	mov	r2, r0
 8008262:	4b06      	ldr	r3, [pc, #24]	; (800827c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	0a1b      	lsrs	r3, r3, #8
 8008268:	f003 0307 	and.w	r3, r3, #7
 800826c:	4904      	ldr	r1, [pc, #16]	; (8008280 <HAL_RCC_GetPCLK1Freq+0x28>)
 800826e:	5ccb      	ldrb	r3, [r1, r3]
 8008270:	f003 031f 	and.w	r3, r3, #31
 8008274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008278:	4618      	mov	r0, r3
 800827a:	bd80      	pop	{r7, pc}
 800827c:	40021000 	.word	0x40021000
 8008280:	0800a094 	.word	0x0800a094

08008284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008288:	f7ff ffda 	bl	8008240 <HAL_RCC_GetHCLKFreq>
 800828c:	4602      	mov	r2, r0
 800828e:	4b06      	ldr	r3, [pc, #24]	; (80082a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	0adb      	lsrs	r3, r3, #11
 8008294:	f003 0307 	and.w	r3, r3, #7
 8008298:	4904      	ldr	r1, [pc, #16]	; (80082ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800829a:	5ccb      	ldrb	r3, [r1, r3]
 800829c:	f003 031f 	and.w	r3, r3, #31
 80082a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	40021000 	.word	0x40021000
 80082ac:	0800a094 	.word	0x0800a094

080082b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80082b8:	2300      	movs	r3, #0
 80082ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80082bc:	4b2a      	ldr	r3, [pc, #168]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d003      	beq.n	80082d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80082c8:	f7ff fa02 	bl	80076d0 <HAL_PWREx_GetVoltageRange>
 80082cc:	6178      	str	r0, [r7, #20]
 80082ce:	e014      	b.n	80082fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80082d0:	4b25      	ldr	r3, [pc, #148]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082d4:	4a24      	ldr	r2, [pc, #144]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082da:	6593      	str	r3, [r2, #88]	; 0x58
 80082dc:	4b22      	ldr	r3, [pc, #136]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082e4:	60fb      	str	r3, [r7, #12]
 80082e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80082e8:	f7ff f9f2 	bl	80076d0 <HAL_PWREx_GetVoltageRange>
 80082ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80082ee:	4b1e      	ldr	r3, [pc, #120]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082f2:	4a1d      	ldr	r2, [pc, #116]	; (8008368 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80082f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008300:	d10b      	bne.n	800831a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b80      	cmp	r3, #128	; 0x80
 8008306:	d919      	bls.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2ba0      	cmp	r3, #160	; 0xa0
 800830c:	d902      	bls.n	8008314 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800830e:	2302      	movs	r3, #2
 8008310:	613b      	str	r3, [r7, #16]
 8008312:	e013      	b.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008314:	2301      	movs	r3, #1
 8008316:	613b      	str	r3, [r7, #16]
 8008318:	e010      	b.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2b80      	cmp	r3, #128	; 0x80
 800831e:	d902      	bls.n	8008326 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008320:	2303      	movs	r3, #3
 8008322:	613b      	str	r3, [r7, #16]
 8008324:	e00a      	b.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2b80      	cmp	r3, #128	; 0x80
 800832a:	d102      	bne.n	8008332 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800832c:	2302      	movs	r3, #2
 800832e:	613b      	str	r3, [r7, #16]
 8008330:	e004      	b.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b70      	cmp	r3, #112	; 0x70
 8008336:	d101      	bne.n	800833c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008338:	2301      	movs	r3, #1
 800833a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800833c:	4b0b      	ldr	r3, [pc, #44]	; (800836c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f023 0207 	bic.w	r2, r3, #7
 8008344:	4909      	ldr	r1, [pc, #36]	; (800836c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	4313      	orrs	r3, r2
 800834a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800834c:	4b07      	ldr	r3, [pc, #28]	; (800836c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	429a      	cmp	r2, r3
 8008358:	d001      	beq.n	800835e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e000      	b.n	8008360 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3718      	adds	r7, #24
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	40021000 	.word	0x40021000
 800836c:	40022000 	.word	0x40022000

08008370 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b086      	sub	sp, #24
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008378:	2300      	movs	r3, #0
 800837a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800837c:	2300      	movs	r3, #0
 800837e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008388:	2b00      	cmp	r3, #0
 800838a:	d041      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008390:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008394:	d02a      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008396:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800839a:	d824      	bhi.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800839c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083a0:	d008      	beq.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80083a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083a6:	d81e      	bhi.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00a      	beq.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80083ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083b0:	d010      	beq.n	80083d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80083b2:	e018      	b.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80083b4:	4b86      	ldr	r3, [pc, #536]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	4a85      	ldr	r2, [pc, #532]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083be:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80083c0:	e015      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	3304      	adds	r3, #4
 80083c6:	2100      	movs	r1, #0
 80083c8:	4618      	mov	r0, r3
 80083ca:	f000 fabb 	bl	8008944 <RCCEx_PLLSAI1_Config>
 80083ce:	4603      	mov	r3, r0
 80083d0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80083d2:	e00c      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	3320      	adds	r3, #32
 80083d8:	2100      	movs	r1, #0
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fba6 	bl	8008b2c <RCCEx_PLLSAI2_Config>
 80083e0:	4603      	mov	r3, r0
 80083e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80083e4:	e003      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	74fb      	strb	r3, [r7, #19]
      break;
 80083ea:	e000      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80083ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083ee:	7cfb      	ldrb	r3, [r7, #19]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10b      	bne.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80083f4:	4b76      	ldr	r3, [pc, #472]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008402:	4973      	ldr	r1, [pc, #460]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008404:	4313      	orrs	r3, r2
 8008406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800840a:	e001      	b.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800840c:	7cfb      	ldrb	r3, [r7, #19]
 800840e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d041      	beq.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008420:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008424:	d02a      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8008426:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800842a:	d824      	bhi.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800842c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008430:	d008      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008432:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008436:	d81e      	bhi.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00a      	beq.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800843c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008440:	d010      	beq.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008442:	e018      	b.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008444:	4b62      	ldr	r3, [pc, #392]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	4a61      	ldr	r2, [pc, #388]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800844a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800844e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008450:	e015      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	3304      	adds	r3, #4
 8008456:	2100      	movs	r1, #0
 8008458:	4618      	mov	r0, r3
 800845a:	f000 fa73 	bl	8008944 <RCCEx_PLLSAI1_Config>
 800845e:	4603      	mov	r3, r0
 8008460:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008462:	e00c      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	3320      	adds	r3, #32
 8008468:	2100      	movs	r1, #0
 800846a:	4618      	mov	r0, r3
 800846c:	f000 fb5e 	bl	8008b2c <RCCEx_PLLSAI2_Config>
 8008470:	4603      	mov	r3, r0
 8008472:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008474:	e003      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	74fb      	strb	r3, [r7, #19]
      break;
 800847a:	e000      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800847c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800847e:	7cfb      	ldrb	r3, [r7, #19]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10b      	bne.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008484:	4b52      	ldr	r3, [pc, #328]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800848a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008492:	494f      	ldr	r1, [pc, #316]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008494:	4313      	orrs	r3, r2
 8008496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800849a:	e001      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800849c:	7cfb      	ldrb	r3, [r7, #19]
 800849e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f000 80a0 	beq.w	80085ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084ae:	2300      	movs	r3, #0
 80084b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80084b2:	4b47      	ldr	r3, [pc, #284]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80084be:	2301      	movs	r3, #1
 80084c0:	e000      	b.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80084c2:	2300      	movs	r3, #0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00d      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084c8:	4b41      	ldr	r3, [pc, #260]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084cc:	4a40      	ldr	r2, [pc, #256]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084d2:	6593      	str	r3, [r2, #88]	; 0x58
 80084d4:	4b3e      	ldr	r3, [pc, #248]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084dc:	60bb      	str	r3, [r7, #8]
 80084de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084e0:	2301      	movs	r3, #1
 80084e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80084e4:	4b3b      	ldr	r3, [pc, #236]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a3a      	ldr	r2, [pc, #232]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80084ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80084f0:	f7fd feca 	bl	8006288 <HAL_GetTick>
 80084f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80084f6:	e009      	b.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084f8:	f7fd fec6 	bl	8006288 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	2b02      	cmp	r3, #2
 8008504:	d902      	bls.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	74fb      	strb	r3, [r7, #19]
        break;
 800850a:	e005      	b.n	8008518 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800850c:	4b31      	ldr	r3, [pc, #196]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008514:	2b00      	cmp	r3, #0
 8008516:	d0ef      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8008518:	7cfb      	ldrb	r3, [r7, #19]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d15c      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800851e:	4b2c      	ldr	r3, [pc, #176]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008524:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008528:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d01f      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	429a      	cmp	r2, r3
 800853a:	d019      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800853c:	4b24      	ldr	r3, [pc, #144]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800853e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008546:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008548:	4b21      	ldr	r3, [pc, #132]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800854a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800854e:	4a20      	ldr	r2, [pc, #128]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008558:	4b1d      	ldr	r3, [pc, #116]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800855a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800855e:	4a1c      	ldr	r2, [pc, #112]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008568:	4a19      	ldr	r2, [pc, #100]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	f003 0301 	and.w	r3, r3, #1
 8008576:	2b00      	cmp	r3, #0
 8008578:	d016      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800857a:	f7fd fe85 	bl	8006288 <HAL_GetTick>
 800857e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008580:	e00b      	b.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008582:	f7fd fe81 	bl	8006288 <HAL_GetTick>
 8008586:	4602      	mov	r2, r0
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	1ad3      	subs	r3, r2, r3
 800858c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008590:	4293      	cmp	r3, r2
 8008592:	d902      	bls.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	74fb      	strb	r3, [r7, #19]
            break;
 8008598:	e006      	b.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800859a:	4b0d      	ldr	r3, [pc, #52]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800859c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085a0:	f003 0302 	and.w	r3, r3, #2
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0ec      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80085a8:	7cfb      	ldrb	r3, [r7, #19]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10c      	bne.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085ae:	4b08      	ldr	r3, [pc, #32]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085be:	4904      	ldr	r1, [pc, #16]	; (80085d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085c0:	4313      	orrs	r3, r2
 80085c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80085c6:	e009      	b.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80085c8:	7cfb      	ldrb	r3, [r7, #19]
 80085ca:	74bb      	strb	r3, [r7, #18]
 80085cc:	e006      	b.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80085ce:	bf00      	nop
 80085d0:	40021000 	.word	0x40021000
 80085d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085d8:	7cfb      	ldrb	r3, [r7, #19]
 80085da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80085dc:	7c7b      	ldrb	r3, [r7, #17]
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d105      	bne.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085e2:	4b9e      	ldr	r3, [pc, #632]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e6:	4a9d      	ldr	r2, [pc, #628]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00a      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80085fa:	4b98      	ldr	r3, [pc, #608]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008600:	f023 0203 	bic.w	r2, r3, #3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008608:	4994      	ldr	r1, [pc, #592]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800860a:	4313      	orrs	r3, r2
 800860c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f003 0302 	and.w	r3, r3, #2
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800861c:	4b8f      	ldr	r3, [pc, #572]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008622:	f023 020c 	bic.w	r2, r3, #12
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800862a:	498c      	ldr	r1, [pc, #560]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800862c:	4313      	orrs	r3, r2
 800862e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 0304 	and.w	r3, r3, #4
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00a      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800863e:	4b87      	ldr	r3, [pc, #540]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008644:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864c:	4983      	ldr	r1, [pc, #524]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800864e:	4313      	orrs	r3, r2
 8008650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f003 0308 	and.w	r3, r3, #8
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00a      	beq.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008660:	4b7e      	ldr	r3, [pc, #504]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008666:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800866e:	497b      	ldr	r1, [pc, #492]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008670:	4313      	orrs	r3, r2
 8008672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 0310 	and.w	r3, r3, #16
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00a      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008682:	4b76      	ldr	r3, [pc, #472]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008688:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008690:	4972      	ldr	r1, [pc, #456]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008692:	4313      	orrs	r3, r2
 8008694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 0320 	and.w	r3, r3, #32
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d00a      	beq.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80086a4:	4b6d      	ldr	r3, [pc, #436]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b2:	496a      	ldr	r1, [pc, #424]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086b4:	4313      	orrs	r3, r2
 80086b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00a      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80086c6:	4b65      	ldr	r3, [pc, #404]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086d4:	4961      	ldr	r1, [pc, #388]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00a      	beq.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80086e8:	4b5c      	ldr	r3, [pc, #368]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086f6:	4959      	ldr	r1, [pc, #356]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086f8:	4313      	orrs	r3, r2
 80086fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00a      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800870a:	4b54      	ldr	r3, [pc, #336]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800870c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008710:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008718:	4950      	ldr	r1, [pc, #320]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800871a:	4313      	orrs	r3, r2
 800871c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00a      	beq.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800872c:	4b4b      	ldr	r3, [pc, #300]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800872e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008732:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800873a:	4948      	ldr	r1, [pc, #288]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800873c:	4313      	orrs	r3, r2
 800873e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800874a:	2b00      	cmp	r3, #0
 800874c:	d00a      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800874e:	4b43      	ldr	r3, [pc, #268]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008754:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800875c:	493f      	ldr	r1, [pc, #252]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800875e:	4313      	orrs	r3, r2
 8008760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d028      	beq.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008770:	4b3a      	ldr	r3, [pc, #232]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008776:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800877e:	4937      	ldr	r1, [pc, #220]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008780:	4313      	orrs	r3, r2
 8008782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800878a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800878e:	d106      	bne.n	800879e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008790:	4b32      	ldr	r3, [pc, #200]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	4a31      	ldr	r2, [pc, #196]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008796:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800879a:	60d3      	str	r3, [r2, #12]
 800879c:	e011      	b.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80087a6:	d10c      	bne.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	3304      	adds	r3, #4
 80087ac:	2101      	movs	r1, #1
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 f8c8 	bl	8008944 <RCCEx_PLLSAI1_Config>
 80087b4:	4603      	mov	r3, r0
 80087b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80087b8:	7cfb      	ldrb	r3, [r7, #19]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d001      	beq.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80087be:	7cfb      	ldrb	r3, [r7, #19]
 80087c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d028      	beq.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80087ce:	4b23      	ldr	r3, [pc, #140]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80087d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087dc:	491f      	ldr	r1, [pc, #124]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80087ec:	d106      	bne.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087ee:	4b1b      	ldr	r3, [pc, #108]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	4a1a      	ldr	r2, [pc, #104]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80087f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087f8:	60d3      	str	r3, [r2, #12]
 80087fa:	e011      	b.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008800:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008804:	d10c      	bne.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	3304      	adds	r3, #4
 800880a:	2101      	movs	r1, #1
 800880c:	4618      	mov	r0, r3
 800880e:	f000 f899 	bl	8008944 <RCCEx_PLLSAI1_Config>
 8008812:	4603      	mov	r3, r0
 8008814:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008816:	7cfb      	ldrb	r3, [r7, #19]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d001      	beq.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800881c:	7cfb      	ldrb	r3, [r7, #19]
 800881e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d02b      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800882c:	4b0b      	ldr	r3, [pc, #44]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800882e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008832:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800883a:	4908      	ldr	r1, [pc, #32]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800883c:	4313      	orrs	r3, r2
 800883e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008846:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800884a:	d109      	bne.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800884c:	4b03      	ldr	r3, [pc, #12]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800884e:	68db      	ldr	r3, [r3, #12]
 8008850:	4a02      	ldr	r2, [pc, #8]	; (800885c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008856:	60d3      	str	r3, [r2, #12]
 8008858:	e014      	b.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800885a:	bf00      	nop
 800885c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008864:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008868:	d10c      	bne.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	3304      	adds	r3, #4
 800886e:	2101      	movs	r1, #1
 8008870:	4618      	mov	r0, r3
 8008872:	f000 f867 	bl	8008944 <RCCEx_PLLSAI1_Config>
 8008876:	4603      	mov	r3, r0
 8008878:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800887a:	7cfb      	ldrb	r3, [r7, #19]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d001      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8008880:	7cfb      	ldrb	r3, [r7, #19]
 8008882:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d02f      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008890:	4b2b      	ldr	r3, [pc, #172]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008896:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800889e:	4928      	ldr	r1, [pc, #160]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80088a0:	4313      	orrs	r3, r2
 80088a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088ae:	d10d      	bne.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	3304      	adds	r3, #4
 80088b4:	2102      	movs	r1, #2
 80088b6:	4618      	mov	r0, r3
 80088b8:	f000 f844 	bl	8008944 <RCCEx_PLLSAI1_Config>
 80088bc:	4603      	mov	r3, r0
 80088be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80088c0:	7cfb      	ldrb	r3, [r7, #19]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d014      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80088c6:	7cfb      	ldrb	r3, [r7, #19]
 80088c8:	74bb      	strb	r3, [r7, #18]
 80088ca:	e011      	b.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088d4:	d10c      	bne.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	3320      	adds	r3, #32
 80088da:	2102      	movs	r1, #2
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 f925 	bl	8008b2c <RCCEx_PLLSAI2_Config>
 80088e2:	4603      	mov	r3, r0
 80088e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80088e6:	7cfb      	ldrb	r3, [r7, #19]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80088ec:	7cfb      	ldrb	r3, [r7, #19]
 80088ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80088fc:	4b10      	ldr	r3, [pc, #64]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800890a:	490d      	ldr	r1, [pc, #52]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800890c:	4313      	orrs	r3, r2
 800890e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00b      	beq.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800891e:	4b08      	ldr	r3, [pc, #32]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008924:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800892e:	4904      	ldr	r1, [pc, #16]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008930:	4313      	orrs	r3, r2
 8008932:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008936:	7cbb      	ldrb	r3, [r7, #18]
}
 8008938:	4618      	mov	r0, r3
 800893a:	3718      	adds	r7, #24
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	40021000 	.word	0x40021000

08008944 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800894e:	2300      	movs	r3, #0
 8008950:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008952:	4b75      	ldr	r3, [pc, #468]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f003 0303 	and.w	r3, r3, #3
 800895a:	2b00      	cmp	r3, #0
 800895c:	d018      	beq.n	8008990 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800895e:	4b72      	ldr	r3, [pc, #456]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	f003 0203 	and.w	r2, r3, #3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	429a      	cmp	r2, r3
 800896c:	d10d      	bne.n	800898a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
       ||
 8008972:	2b00      	cmp	r3, #0
 8008974:	d009      	beq.n	800898a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008976:	4b6c      	ldr	r3, [pc, #432]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	091b      	lsrs	r3, r3, #4
 800897c:	f003 0307 	and.w	r3, r3, #7
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	685b      	ldr	r3, [r3, #4]
       ||
 8008986:	429a      	cmp	r2, r3
 8008988:	d047      	beq.n	8008a1a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	73fb      	strb	r3, [r7, #15]
 800898e:	e044      	b.n	8008a1a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b03      	cmp	r3, #3
 8008996:	d018      	beq.n	80089ca <RCCEx_PLLSAI1_Config+0x86>
 8008998:	2b03      	cmp	r3, #3
 800899a:	d825      	bhi.n	80089e8 <RCCEx_PLLSAI1_Config+0xa4>
 800899c:	2b01      	cmp	r3, #1
 800899e:	d002      	beq.n	80089a6 <RCCEx_PLLSAI1_Config+0x62>
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	d009      	beq.n	80089b8 <RCCEx_PLLSAI1_Config+0x74>
 80089a4:	e020      	b.n	80089e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80089a6:	4b60      	ldr	r3, [pc, #384]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d11d      	bne.n	80089ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80089b2:	2301      	movs	r3, #1
 80089b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089b6:	e01a      	b.n	80089ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80089b8:	4b5b      	ldr	r3, [pc, #364]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d116      	bne.n	80089f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089c8:	e013      	b.n	80089f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80089ca:	4b57      	ldr	r3, [pc, #348]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10f      	bne.n	80089f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80089d6:	4b54      	ldr	r3, [pc, #336]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d109      	bne.n	80089f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089e6:	e006      	b.n	80089f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	73fb      	strb	r3, [r7, #15]
      break;
 80089ec:	e004      	b.n	80089f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089ee:	bf00      	nop
 80089f0:	e002      	b.n	80089f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089f2:	bf00      	nop
 80089f4:	e000      	b.n	80089f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80089f8:	7bfb      	ldrb	r3, [r7, #15]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10d      	bne.n	8008a1a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80089fe:	4b4a      	ldr	r3, [pc, #296]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6819      	ldr	r1, [r3, #0]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	011b      	lsls	r3, r3, #4
 8008a12:	430b      	orrs	r3, r1
 8008a14:	4944      	ldr	r1, [pc, #272]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a16:	4313      	orrs	r3, r2
 8008a18:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008a1a:	7bfb      	ldrb	r3, [r7, #15]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d17d      	bne.n	8008b1c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008a20:	4b41      	ldr	r3, [pc, #260]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a40      	ldr	r2, [pc, #256]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a2c:	f7fd fc2c 	bl	8006288 <HAL_GetTick>
 8008a30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008a32:	e009      	b.n	8008a48 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008a34:	f7fd fc28 	bl	8006288 <HAL_GetTick>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d902      	bls.n	8008a48 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	73fb      	strb	r3, [r7, #15]
        break;
 8008a46:	e005      	b.n	8008a54 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008a48:	4b37      	ldr	r3, [pc, #220]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1ef      	bne.n	8008a34 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d160      	bne.n	8008b1c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d111      	bne.n	8008a84 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a60:	4b31      	ldr	r3, [pc, #196]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	6892      	ldr	r2, [r2, #8]
 8008a70:	0211      	lsls	r1, r2, #8
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	68d2      	ldr	r2, [r2, #12]
 8008a76:	0912      	lsrs	r2, r2, #4
 8008a78:	0452      	lsls	r2, r2, #17
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	492a      	ldr	r1, [pc, #168]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	610b      	str	r3, [r1, #16]
 8008a82:	e027      	b.n	8008ad4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d112      	bne.n	8008ab0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a8a:	4b27      	ldr	r3, [pc, #156]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008a92:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	6892      	ldr	r2, [r2, #8]
 8008a9a:	0211      	lsls	r1, r2, #8
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	6912      	ldr	r2, [r2, #16]
 8008aa0:	0852      	lsrs	r2, r2, #1
 8008aa2:	3a01      	subs	r2, #1
 8008aa4:	0552      	lsls	r2, r2, #21
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	491f      	ldr	r1, [pc, #124]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	610b      	str	r3, [r1, #16]
 8008aae:	e011      	b.n	8008ad4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008ab0:	4b1d      	ldr	r3, [pc, #116]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008ab8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	6892      	ldr	r2, [r2, #8]
 8008ac0:	0211      	lsls	r1, r2, #8
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	6952      	ldr	r2, [r2, #20]
 8008ac6:	0852      	lsrs	r2, r2, #1
 8008ac8:	3a01      	subs	r2, #1
 8008aca:	0652      	lsls	r2, r2, #25
 8008acc:	430a      	orrs	r2, r1
 8008ace:	4916      	ldr	r1, [pc, #88]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008ad4:	4b14      	ldr	r3, [pc, #80]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a13      	ldr	r2, [pc, #76]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008ada:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008ade:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ae0:	f7fd fbd2 	bl	8006288 <HAL_GetTick>
 8008ae4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008ae6:	e009      	b.n	8008afc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008ae8:	f7fd fbce 	bl	8006288 <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d902      	bls.n	8008afc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	73fb      	strb	r3, [r7, #15]
          break;
 8008afa:	e005      	b.n	8008b08 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008afc:	4b0a      	ldr	r3, [pc, #40]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d0ef      	beq.n	8008ae8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d106      	bne.n	8008b1c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008b0e:	4b06      	ldr	r3, [pc, #24]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008b10:	691a      	ldr	r2, [r3, #16]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	4904      	ldr	r1, [pc, #16]	; (8008b28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	40021000 	.word	0x40021000

08008b2c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b36:	2300      	movs	r3, #0
 8008b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008b3a:	4b6a      	ldr	r3, [pc, #424]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d018      	beq.n	8008b78 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008b46:	4b67      	ldr	r3, [pc, #412]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	f003 0203 	and.w	r2, r3, #3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d10d      	bne.n	8008b72 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
       ||
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d009      	beq.n	8008b72 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008b5e:	4b61      	ldr	r3, [pc, #388]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	091b      	lsrs	r3, r3, #4
 8008b64:	f003 0307 	and.w	r3, r3, #7
 8008b68:	1c5a      	adds	r2, r3, #1
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
       ||
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d047      	beq.n	8008c02 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	73fb      	strb	r3, [r7, #15]
 8008b76:	e044      	b.n	8008c02 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d018      	beq.n	8008bb2 <RCCEx_PLLSAI2_Config+0x86>
 8008b80:	2b03      	cmp	r3, #3
 8008b82:	d825      	bhi.n	8008bd0 <RCCEx_PLLSAI2_Config+0xa4>
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d002      	beq.n	8008b8e <RCCEx_PLLSAI2_Config+0x62>
 8008b88:	2b02      	cmp	r3, #2
 8008b8a:	d009      	beq.n	8008ba0 <RCCEx_PLLSAI2_Config+0x74>
 8008b8c:	e020      	b.n	8008bd0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008b8e:	4b55      	ldr	r3, [pc, #340]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f003 0302 	and.w	r3, r3, #2
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d11d      	bne.n	8008bd6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b9e:	e01a      	b.n	8008bd6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008ba0:	4b50      	ldr	r3, [pc, #320]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d116      	bne.n	8008bda <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008bb0:	e013      	b.n	8008bda <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008bb2:	4b4c      	ldr	r3, [pc, #304]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10f      	bne.n	8008bde <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008bbe:	4b49      	ldr	r3, [pc, #292]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d109      	bne.n	8008bde <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008bce:	e006      	b.n	8008bde <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8008bd4:	e004      	b.n	8008be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008bd6:	bf00      	nop
 8008bd8:	e002      	b.n	8008be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008bda:	bf00      	nop
 8008bdc:	e000      	b.n	8008be0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008bde:	bf00      	nop
    }

    if(status == HAL_OK)
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d10d      	bne.n	8008c02 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008be6:	4b3f      	ldr	r3, [pc, #252]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008be8:	68db      	ldr	r3, [r3, #12]
 8008bea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6819      	ldr	r1, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	011b      	lsls	r3, r3, #4
 8008bfa:	430b      	orrs	r3, r1
 8008bfc:	4939      	ldr	r1, [pc, #228]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008c02:	7bfb      	ldrb	r3, [r7, #15]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d167      	bne.n	8008cd8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008c08:	4b36      	ldr	r3, [pc, #216]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a35      	ldr	r2, [pc, #212]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c14:	f7fd fb38 	bl	8006288 <HAL_GetTick>
 8008c18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008c1a:	e009      	b.n	8008c30 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008c1c:	f7fd fb34 	bl	8006288 <HAL_GetTick>
 8008c20:	4602      	mov	r2, r0
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d902      	bls.n	8008c30 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008c2a:	2303      	movs	r3, #3
 8008c2c:	73fb      	strb	r3, [r7, #15]
        break;
 8008c2e:	e005      	b.n	8008c3c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008c30:	4b2c      	ldr	r3, [pc, #176]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d1ef      	bne.n	8008c1c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d14a      	bne.n	8008cd8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d111      	bne.n	8008c6c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008c48:	4b26      	ldr	r3, [pc, #152]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c4a:	695b      	ldr	r3, [r3, #20]
 8008c4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	6892      	ldr	r2, [r2, #8]
 8008c58:	0211      	lsls	r1, r2, #8
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	68d2      	ldr	r2, [r2, #12]
 8008c5e:	0912      	lsrs	r2, r2, #4
 8008c60:	0452      	lsls	r2, r2, #17
 8008c62:	430a      	orrs	r2, r1
 8008c64:	491f      	ldr	r1, [pc, #124]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c66:	4313      	orrs	r3, r2
 8008c68:	614b      	str	r3, [r1, #20]
 8008c6a:	e011      	b.n	8008c90 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008c6c:	4b1d      	ldr	r3, [pc, #116]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c6e:	695b      	ldr	r3, [r3, #20]
 8008c70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008c74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	6892      	ldr	r2, [r2, #8]
 8008c7c:	0211      	lsls	r1, r2, #8
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	6912      	ldr	r2, [r2, #16]
 8008c82:	0852      	lsrs	r2, r2, #1
 8008c84:	3a01      	subs	r2, #1
 8008c86:	0652      	lsls	r2, r2, #25
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	4916      	ldr	r1, [pc, #88]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008c90:	4b14      	ldr	r3, [pc, #80]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a13      	ldr	r2, [pc, #76]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c9c:	f7fd faf4 	bl	8006288 <HAL_GetTick>
 8008ca0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ca2:	e009      	b.n	8008cb8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008ca4:	f7fd faf0 	bl	8006288 <HAL_GetTick>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	1ad3      	subs	r3, r2, r3
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	d902      	bls.n	8008cb8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	73fb      	strb	r3, [r7, #15]
          break;
 8008cb6:	e005      	b.n	8008cc4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008cb8:	4b0a      	ldr	r3, [pc, #40]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d0ef      	beq.n	8008ca4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8008cc4:	7bfb      	ldrb	r3, [r7, #15]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d106      	bne.n	8008cd8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008cca:	4b06      	ldr	r3, [pc, #24]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ccc:	695a      	ldr	r2, [r3, #20]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	695b      	ldr	r3, [r3, #20]
 8008cd2:	4904      	ldr	r1, [pc, #16]	; (8008ce4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3710      	adds	r7, #16
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	40021000 	.word	0x40021000

08008ce8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b082      	sub	sp, #8
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d101      	bne.n	8008cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e040      	b.n	8008d7c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d106      	bne.n	8008d10 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f7f7 fe96 	bl	8000a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2224      	movs	r2, #36	; 0x24
 8008d14:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f022 0201 	bic.w	r2, r2, #1
 8008d24:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f8c0 	bl	8008eac <UART_SetConfig>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e022      	b.n	8008d7c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d002      	beq.n	8008d44 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fb3e 	bl	80093c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	685a      	ldr	r2, [r3, #4]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008d52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	689a      	ldr	r2, [r3, #8]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008d62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f042 0201 	orr.w	r2, r2, #1
 8008d72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fbc5 	bl	8009504 <UART_CheckIdleState>
 8008d7a:	4603      	mov	r3, r0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b08a      	sub	sp, #40	; 0x28
 8008d88:	af02      	add	r7, sp, #8
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	603b      	str	r3, [r7, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	f040 8082 	bne.w	8008ea2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d002      	beq.n	8008daa <HAL_UART_Transmit+0x26>
 8008da4:	88fb      	ldrh	r3, [r7, #6]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e07a      	b.n	8008ea4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d101      	bne.n	8008dbc <HAL_UART_Transmit+0x38>
 8008db8:	2302      	movs	r3, #2
 8008dba:	e073      	b.n	8008ea4 <HAL_UART_Transmit+0x120>
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2221      	movs	r2, #33	; 0x21
 8008dd0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008dd2:	f7fd fa59 	bl	8006288 <HAL_GetTick>
 8008dd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	88fa      	ldrh	r2, [r7, #6]
 8008ddc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	88fa      	ldrh	r2, [r7, #6]
 8008de4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008df0:	d108      	bne.n	8008e04 <HAL_UART_Transmit+0x80>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d104      	bne.n	8008e04 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	61bb      	str	r3, [r7, #24]
 8008e02:	e003      	b.n	8008e0c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008e14:	e02d      	b.n	8008e72 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	2180      	movs	r1, #128	; 0x80
 8008e20:	68f8      	ldr	r0, [r7, #12]
 8008e22:	f000 fbb8 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d001      	beq.n	8008e30 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008e2c:	2303      	movs	r3, #3
 8008e2e:	e039      	b.n	8008ea4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10b      	bne.n	8008e4e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	881a      	ldrh	r2, [r3, #0]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e42:	b292      	uxth	r2, r2
 8008e44:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	3302      	adds	r3, #2
 8008e4a:	61bb      	str	r3, [r7, #24]
 8008e4c:	e008      	b.n	8008e60 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	781a      	ldrb	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	b292      	uxth	r2, r2
 8008e58:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1cb      	bne.n	8008e16 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2200      	movs	r2, #0
 8008e86:	2140      	movs	r1, #64	; 0x40
 8008e88:	68f8      	ldr	r0, [r7, #12]
 8008e8a:	f000 fb84 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	e005      	b.n	8008ea4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2220      	movs	r2, #32
 8008e9c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e000      	b.n	8008ea4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008ea2:	2302      	movs	r3, #2
  }
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3720      	adds	r7, #32
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eac:	b5b0      	push	{r4, r5, r7, lr}
 8008eae:	b088      	sub	sp, #32
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	691b      	ldr	r3, [r3, #16]
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	69db      	ldr	r3, [r3, #28]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4bad      	ldr	r3, [pc, #692]	; (800918c <UART_SetConfig+0x2e0>)
 8008ed8:	4013      	ands	r3, r2
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	6812      	ldr	r2, [r2, #0]
 8008ede:	69f9      	ldr	r1, [r7, #28]
 8008ee0:	430b      	orrs	r3, r1
 8008ee2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68da      	ldr	r2, [r3, #12]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	699b      	ldr	r3, [r3, #24]
 8008efe:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4aa2      	ldr	r2, [pc, #648]	; (8009190 <UART_SetConfig+0x2e4>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d004      	beq.n	8008f14 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	69fa      	ldr	r2, [r7, #28]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	69fa      	ldr	r2, [r7, #28]
 8008f24:	430a      	orrs	r2, r1
 8008f26:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a99      	ldr	r2, [pc, #612]	; (8009194 <UART_SetConfig+0x2e8>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d121      	bne.n	8008f76 <UART_SetConfig+0xca>
 8008f32:	4b99      	ldr	r3, [pc, #612]	; (8009198 <UART_SetConfig+0x2ec>)
 8008f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f38:	f003 0303 	and.w	r3, r3, #3
 8008f3c:	2b03      	cmp	r3, #3
 8008f3e:	d817      	bhi.n	8008f70 <UART_SetConfig+0xc4>
 8008f40:	a201      	add	r2, pc, #4	; (adr r2, 8008f48 <UART_SetConfig+0x9c>)
 8008f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f46:	bf00      	nop
 8008f48:	08008f59 	.word	0x08008f59
 8008f4c:	08008f65 	.word	0x08008f65
 8008f50:	08008f5f 	.word	0x08008f5f
 8008f54:	08008f6b 	.word	0x08008f6b
 8008f58:	2301      	movs	r3, #1
 8008f5a:	76fb      	strb	r3, [r7, #27]
 8008f5c:	e0e7      	b.n	800912e <UART_SetConfig+0x282>
 8008f5e:	2302      	movs	r3, #2
 8008f60:	76fb      	strb	r3, [r7, #27]
 8008f62:	e0e4      	b.n	800912e <UART_SetConfig+0x282>
 8008f64:	2304      	movs	r3, #4
 8008f66:	76fb      	strb	r3, [r7, #27]
 8008f68:	e0e1      	b.n	800912e <UART_SetConfig+0x282>
 8008f6a:	2308      	movs	r3, #8
 8008f6c:	76fb      	strb	r3, [r7, #27]
 8008f6e:	e0de      	b.n	800912e <UART_SetConfig+0x282>
 8008f70:	2310      	movs	r3, #16
 8008f72:	76fb      	strb	r3, [r7, #27]
 8008f74:	e0db      	b.n	800912e <UART_SetConfig+0x282>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a88      	ldr	r2, [pc, #544]	; (800919c <UART_SetConfig+0x2f0>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d132      	bne.n	8008fe6 <UART_SetConfig+0x13a>
 8008f80:	4b85      	ldr	r3, [pc, #532]	; (8009198 <UART_SetConfig+0x2ec>)
 8008f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f86:	f003 030c 	and.w	r3, r3, #12
 8008f8a:	2b0c      	cmp	r3, #12
 8008f8c:	d828      	bhi.n	8008fe0 <UART_SetConfig+0x134>
 8008f8e:	a201      	add	r2, pc, #4	; (adr r2, 8008f94 <UART_SetConfig+0xe8>)
 8008f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f94:	08008fc9 	.word	0x08008fc9
 8008f98:	08008fe1 	.word	0x08008fe1
 8008f9c:	08008fe1 	.word	0x08008fe1
 8008fa0:	08008fe1 	.word	0x08008fe1
 8008fa4:	08008fd5 	.word	0x08008fd5
 8008fa8:	08008fe1 	.word	0x08008fe1
 8008fac:	08008fe1 	.word	0x08008fe1
 8008fb0:	08008fe1 	.word	0x08008fe1
 8008fb4:	08008fcf 	.word	0x08008fcf
 8008fb8:	08008fe1 	.word	0x08008fe1
 8008fbc:	08008fe1 	.word	0x08008fe1
 8008fc0:	08008fe1 	.word	0x08008fe1
 8008fc4:	08008fdb 	.word	0x08008fdb
 8008fc8:	2300      	movs	r3, #0
 8008fca:	76fb      	strb	r3, [r7, #27]
 8008fcc:	e0af      	b.n	800912e <UART_SetConfig+0x282>
 8008fce:	2302      	movs	r3, #2
 8008fd0:	76fb      	strb	r3, [r7, #27]
 8008fd2:	e0ac      	b.n	800912e <UART_SetConfig+0x282>
 8008fd4:	2304      	movs	r3, #4
 8008fd6:	76fb      	strb	r3, [r7, #27]
 8008fd8:	e0a9      	b.n	800912e <UART_SetConfig+0x282>
 8008fda:	2308      	movs	r3, #8
 8008fdc:	76fb      	strb	r3, [r7, #27]
 8008fde:	e0a6      	b.n	800912e <UART_SetConfig+0x282>
 8008fe0:	2310      	movs	r3, #16
 8008fe2:	76fb      	strb	r3, [r7, #27]
 8008fe4:	e0a3      	b.n	800912e <UART_SetConfig+0x282>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a6d      	ldr	r2, [pc, #436]	; (80091a0 <UART_SetConfig+0x2f4>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d120      	bne.n	8009032 <UART_SetConfig+0x186>
 8008ff0:	4b69      	ldr	r3, [pc, #420]	; (8009198 <UART_SetConfig+0x2ec>)
 8008ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ff6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008ffa:	2b30      	cmp	r3, #48	; 0x30
 8008ffc:	d013      	beq.n	8009026 <UART_SetConfig+0x17a>
 8008ffe:	2b30      	cmp	r3, #48	; 0x30
 8009000:	d814      	bhi.n	800902c <UART_SetConfig+0x180>
 8009002:	2b20      	cmp	r3, #32
 8009004:	d009      	beq.n	800901a <UART_SetConfig+0x16e>
 8009006:	2b20      	cmp	r3, #32
 8009008:	d810      	bhi.n	800902c <UART_SetConfig+0x180>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <UART_SetConfig+0x168>
 800900e:	2b10      	cmp	r3, #16
 8009010:	d006      	beq.n	8009020 <UART_SetConfig+0x174>
 8009012:	e00b      	b.n	800902c <UART_SetConfig+0x180>
 8009014:	2300      	movs	r3, #0
 8009016:	76fb      	strb	r3, [r7, #27]
 8009018:	e089      	b.n	800912e <UART_SetConfig+0x282>
 800901a:	2302      	movs	r3, #2
 800901c:	76fb      	strb	r3, [r7, #27]
 800901e:	e086      	b.n	800912e <UART_SetConfig+0x282>
 8009020:	2304      	movs	r3, #4
 8009022:	76fb      	strb	r3, [r7, #27]
 8009024:	e083      	b.n	800912e <UART_SetConfig+0x282>
 8009026:	2308      	movs	r3, #8
 8009028:	76fb      	strb	r3, [r7, #27]
 800902a:	e080      	b.n	800912e <UART_SetConfig+0x282>
 800902c:	2310      	movs	r3, #16
 800902e:	76fb      	strb	r3, [r7, #27]
 8009030:	e07d      	b.n	800912e <UART_SetConfig+0x282>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a5b      	ldr	r2, [pc, #364]	; (80091a4 <UART_SetConfig+0x2f8>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d120      	bne.n	800907e <UART_SetConfig+0x1d2>
 800903c:	4b56      	ldr	r3, [pc, #344]	; (8009198 <UART_SetConfig+0x2ec>)
 800903e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009042:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009046:	2bc0      	cmp	r3, #192	; 0xc0
 8009048:	d013      	beq.n	8009072 <UART_SetConfig+0x1c6>
 800904a:	2bc0      	cmp	r3, #192	; 0xc0
 800904c:	d814      	bhi.n	8009078 <UART_SetConfig+0x1cc>
 800904e:	2b80      	cmp	r3, #128	; 0x80
 8009050:	d009      	beq.n	8009066 <UART_SetConfig+0x1ba>
 8009052:	2b80      	cmp	r3, #128	; 0x80
 8009054:	d810      	bhi.n	8009078 <UART_SetConfig+0x1cc>
 8009056:	2b00      	cmp	r3, #0
 8009058:	d002      	beq.n	8009060 <UART_SetConfig+0x1b4>
 800905a:	2b40      	cmp	r3, #64	; 0x40
 800905c:	d006      	beq.n	800906c <UART_SetConfig+0x1c0>
 800905e:	e00b      	b.n	8009078 <UART_SetConfig+0x1cc>
 8009060:	2300      	movs	r3, #0
 8009062:	76fb      	strb	r3, [r7, #27]
 8009064:	e063      	b.n	800912e <UART_SetConfig+0x282>
 8009066:	2302      	movs	r3, #2
 8009068:	76fb      	strb	r3, [r7, #27]
 800906a:	e060      	b.n	800912e <UART_SetConfig+0x282>
 800906c:	2304      	movs	r3, #4
 800906e:	76fb      	strb	r3, [r7, #27]
 8009070:	e05d      	b.n	800912e <UART_SetConfig+0x282>
 8009072:	2308      	movs	r3, #8
 8009074:	76fb      	strb	r3, [r7, #27]
 8009076:	e05a      	b.n	800912e <UART_SetConfig+0x282>
 8009078:	2310      	movs	r3, #16
 800907a:	76fb      	strb	r3, [r7, #27]
 800907c:	e057      	b.n	800912e <UART_SetConfig+0x282>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a49      	ldr	r2, [pc, #292]	; (80091a8 <UART_SetConfig+0x2fc>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d125      	bne.n	80090d4 <UART_SetConfig+0x228>
 8009088:	4b43      	ldr	r3, [pc, #268]	; (8009198 <UART_SetConfig+0x2ec>)
 800908a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800908e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009096:	d017      	beq.n	80090c8 <UART_SetConfig+0x21c>
 8009098:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800909c:	d817      	bhi.n	80090ce <UART_SetConfig+0x222>
 800909e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090a2:	d00b      	beq.n	80090bc <UART_SetConfig+0x210>
 80090a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090a8:	d811      	bhi.n	80090ce <UART_SetConfig+0x222>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d003      	beq.n	80090b6 <UART_SetConfig+0x20a>
 80090ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090b2:	d006      	beq.n	80090c2 <UART_SetConfig+0x216>
 80090b4:	e00b      	b.n	80090ce <UART_SetConfig+0x222>
 80090b6:	2300      	movs	r3, #0
 80090b8:	76fb      	strb	r3, [r7, #27]
 80090ba:	e038      	b.n	800912e <UART_SetConfig+0x282>
 80090bc:	2302      	movs	r3, #2
 80090be:	76fb      	strb	r3, [r7, #27]
 80090c0:	e035      	b.n	800912e <UART_SetConfig+0x282>
 80090c2:	2304      	movs	r3, #4
 80090c4:	76fb      	strb	r3, [r7, #27]
 80090c6:	e032      	b.n	800912e <UART_SetConfig+0x282>
 80090c8:	2308      	movs	r3, #8
 80090ca:	76fb      	strb	r3, [r7, #27]
 80090cc:	e02f      	b.n	800912e <UART_SetConfig+0x282>
 80090ce:	2310      	movs	r3, #16
 80090d0:	76fb      	strb	r3, [r7, #27]
 80090d2:	e02c      	b.n	800912e <UART_SetConfig+0x282>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a2d      	ldr	r2, [pc, #180]	; (8009190 <UART_SetConfig+0x2e4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d125      	bne.n	800912a <UART_SetConfig+0x27e>
 80090de:	4b2e      	ldr	r3, [pc, #184]	; (8009198 <UART_SetConfig+0x2ec>)
 80090e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80090e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80090ec:	d017      	beq.n	800911e <UART_SetConfig+0x272>
 80090ee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80090f2:	d817      	bhi.n	8009124 <UART_SetConfig+0x278>
 80090f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090f8:	d00b      	beq.n	8009112 <UART_SetConfig+0x266>
 80090fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090fe:	d811      	bhi.n	8009124 <UART_SetConfig+0x278>
 8009100:	2b00      	cmp	r3, #0
 8009102:	d003      	beq.n	800910c <UART_SetConfig+0x260>
 8009104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009108:	d006      	beq.n	8009118 <UART_SetConfig+0x26c>
 800910a:	e00b      	b.n	8009124 <UART_SetConfig+0x278>
 800910c:	2300      	movs	r3, #0
 800910e:	76fb      	strb	r3, [r7, #27]
 8009110:	e00d      	b.n	800912e <UART_SetConfig+0x282>
 8009112:	2302      	movs	r3, #2
 8009114:	76fb      	strb	r3, [r7, #27]
 8009116:	e00a      	b.n	800912e <UART_SetConfig+0x282>
 8009118:	2304      	movs	r3, #4
 800911a:	76fb      	strb	r3, [r7, #27]
 800911c:	e007      	b.n	800912e <UART_SetConfig+0x282>
 800911e:	2308      	movs	r3, #8
 8009120:	76fb      	strb	r3, [r7, #27]
 8009122:	e004      	b.n	800912e <UART_SetConfig+0x282>
 8009124:	2310      	movs	r3, #16
 8009126:	76fb      	strb	r3, [r7, #27]
 8009128:	e001      	b.n	800912e <UART_SetConfig+0x282>
 800912a:	2310      	movs	r3, #16
 800912c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a17      	ldr	r2, [pc, #92]	; (8009190 <UART_SetConfig+0x2e4>)
 8009134:	4293      	cmp	r3, r2
 8009136:	f040 8087 	bne.w	8009248 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800913a:	7efb      	ldrb	r3, [r7, #27]
 800913c:	2b08      	cmp	r3, #8
 800913e:	d837      	bhi.n	80091b0 <UART_SetConfig+0x304>
 8009140:	a201      	add	r2, pc, #4	; (adr r2, 8009148 <UART_SetConfig+0x29c>)
 8009142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009146:	bf00      	nop
 8009148:	0800916d 	.word	0x0800916d
 800914c:	080091b1 	.word	0x080091b1
 8009150:	08009175 	.word	0x08009175
 8009154:	080091b1 	.word	0x080091b1
 8009158:	0800917b 	.word	0x0800917b
 800915c:	080091b1 	.word	0x080091b1
 8009160:	080091b1 	.word	0x080091b1
 8009164:	080091b1 	.word	0x080091b1
 8009168:	08009183 	.word	0x08009183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800916c:	f7ff f874 	bl	8008258 <HAL_RCC_GetPCLK1Freq>
 8009170:	6178      	str	r0, [r7, #20]
        break;
 8009172:	e022      	b.n	80091ba <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009174:	4b0d      	ldr	r3, [pc, #52]	; (80091ac <UART_SetConfig+0x300>)
 8009176:	617b      	str	r3, [r7, #20]
        break;
 8009178:	e01f      	b.n	80091ba <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800917a:	f7fe ffd5 	bl	8008128 <HAL_RCC_GetSysClockFreq>
 800917e:	6178      	str	r0, [r7, #20]
        break;
 8009180:	e01b      	b.n	80091ba <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009186:	617b      	str	r3, [r7, #20]
        break;
 8009188:	e017      	b.n	80091ba <UART_SetConfig+0x30e>
 800918a:	bf00      	nop
 800918c:	efff69f3 	.word	0xefff69f3
 8009190:	40008000 	.word	0x40008000
 8009194:	40013800 	.word	0x40013800
 8009198:	40021000 	.word	0x40021000
 800919c:	40004400 	.word	0x40004400
 80091a0:	40004800 	.word	0x40004800
 80091a4:	40004c00 	.word	0x40004c00
 80091a8:	40005000 	.word	0x40005000
 80091ac:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80091b0:	2300      	movs	r3, #0
 80091b2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	76bb      	strb	r3, [r7, #26]
        break;
 80091b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 80f1 	beq.w	80093a4 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685a      	ldr	r2, [r3, #4]
 80091c6:	4613      	mov	r3, r2
 80091c8:	005b      	lsls	r3, r3, #1
 80091ca:	4413      	add	r3, r2
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d305      	bcc.n	80091de <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d902      	bls.n	80091e4 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	76bb      	strb	r3, [r7, #26]
 80091e2:	e0df      	b.n	80093a4 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	4618      	mov	r0, r3
 80091e8:	f04f 0100 	mov.w	r1, #0
 80091ec:	f04f 0200 	mov.w	r2, #0
 80091f0:	f04f 0300 	mov.w	r3, #0
 80091f4:	020b      	lsls	r3, r1, #8
 80091f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091fa:	0202      	lsls	r2, r0, #8
 80091fc:	6879      	ldr	r1, [r7, #4]
 80091fe:	6849      	ldr	r1, [r1, #4]
 8009200:	0849      	lsrs	r1, r1, #1
 8009202:	4608      	mov	r0, r1
 8009204:	f04f 0100 	mov.w	r1, #0
 8009208:	1814      	adds	r4, r2, r0
 800920a:	eb43 0501 	adc.w	r5, r3, r1
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	461a      	mov	r2, r3
 8009214:	f04f 0300 	mov.w	r3, #0
 8009218:	4620      	mov	r0, r4
 800921a:	4629      	mov	r1, r5
 800921c:	f7f7 f830 	bl	8000280 <__aeabi_uldivmod>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4613      	mov	r3, r2
 8009226:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800922e:	d308      	bcc.n	8009242 <UART_SetConfig+0x396>
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009236:	d204      	bcs.n	8009242 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	693a      	ldr	r2, [r7, #16]
 800923e:	60da      	str	r2, [r3, #12]
 8009240:	e0b0      	b.n	80093a4 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	76bb      	strb	r3, [r7, #26]
 8009246:	e0ad      	b.n	80093a4 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	69db      	ldr	r3, [r3, #28]
 800924c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009250:	d15b      	bne.n	800930a <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8009252:	7efb      	ldrb	r3, [r7, #27]
 8009254:	2b08      	cmp	r3, #8
 8009256:	d828      	bhi.n	80092aa <UART_SetConfig+0x3fe>
 8009258:	a201      	add	r2, pc, #4	; (adr r2, 8009260 <UART_SetConfig+0x3b4>)
 800925a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800925e:	bf00      	nop
 8009260:	08009285 	.word	0x08009285
 8009264:	0800928d 	.word	0x0800928d
 8009268:	08009295 	.word	0x08009295
 800926c:	080092ab 	.word	0x080092ab
 8009270:	0800929b 	.word	0x0800929b
 8009274:	080092ab 	.word	0x080092ab
 8009278:	080092ab 	.word	0x080092ab
 800927c:	080092ab 	.word	0x080092ab
 8009280:	080092a3 	.word	0x080092a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009284:	f7fe ffe8 	bl	8008258 <HAL_RCC_GetPCLK1Freq>
 8009288:	6178      	str	r0, [r7, #20]
        break;
 800928a:	e013      	b.n	80092b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800928c:	f7fe fffa 	bl	8008284 <HAL_RCC_GetPCLK2Freq>
 8009290:	6178      	str	r0, [r7, #20]
        break;
 8009292:	e00f      	b.n	80092b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009294:	4b49      	ldr	r3, [pc, #292]	; (80093bc <UART_SetConfig+0x510>)
 8009296:	617b      	str	r3, [r7, #20]
        break;
 8009298:	e00c      	b.n	80092b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800929a:	f7fe ff45 	bl	8008128 <HAL_RCC_GetSysClockFreq>
 800929e:	6178      	str	r0, [r7, #20]
        break;
 80092a0:	e008      	b.n	80092b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092a6:	617b      	str	r3, [r7, #20]
        break;
 80092a8:	e004      	b.n	80092b4 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	76bb      	strb	r3, [r7, #26]
        break;
 80092b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d074      	beq.n	80093a4 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	005a      	lsls	r2, r3, #1
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	085b      	lsrs	r3, r3, #1
 80092c4:	441a      	add	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ce:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	2b0f      	cmp	r3, #15
 80092d4:	d916      	bls.n	8009304 <UART_SetConfig+0x458>
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092dc:	d212      	bcs.n	8009304 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	f023 030f 	bic.w	r3, r3, #15
 80092e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	085b      	lsrs	r3, r3, #1
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	f003 0307 	and.w	r3, r3, #7
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	89fb      	ldrh	r3, [r7, #14]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	89fa      	ldrh	r2, [r7, #14]
 8009300:	60da      	str	r2, [r3, #12]
 8009302:	e04f      	b.n	80093a4 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	76bb      	strb	r3, [r7, #26]
 8009308:	e04c      	b.n	80093a4 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800930a:	7efb      	ldrb	r3, [r7, #27]
 800930c:	2b08      	cmp	r3, #8
 800930e:	d828      	bhi.n	8009362 <UART_SetConfig+0x4b6>
 8009310:	a201      	add	r2, pc, #4	; (adr r2, 8009318 <UART_SetConfig+0x46c>)
 8009312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009316:	bf00      	nop
 8009318:	0800933d 	.word	0x0800933d
 800931c:	08009345 	.word	0x08009345
 8009320:	0800934d 	.word	0x0800934d
 8009324:	08009363 	.word	0x08009363
 8009328:	08009353 	.word	0x08009353
 800932c:	08009363 	.word	0x08009363
 8009330:	08009363 	.word	0x08009363
 8009334:	08009363 	.word	0x08009363
 8009338:	0800935b 	.word	0x0800935b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800933c:	f7fe ff8c 	bl	8008258 <HAL_RCC_GetPCLK1Freq>
 8009340:	6178      	str	r0, [r7, #20]
        break;
 8009342:	e013      	b.n	800936c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009344:	f7fe ff9e 	bl	8008284 <HAL_RCC_GetPCLK2Freq>
 8009348:	6178      	str	r0, [r7, #20]
        break;
 800934a:	e00f      	b.n	800936c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800934c:	4b1b      	ldr	r3, [pc, #108]	; (80093bc <UART_SetConfig+0x510>)
 800934e:	617b      	str	r3, [r7, #20]
        break;
 8009350:	e00c      	b.n	800936c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009352:	f7fe fee9 	bl	8008128 <HAL_RCC_GetSysClockFreq>
 8009356:	6178      	str	r0, [r7, #20]
        break;
 8009358:	e008      	b.n	800936c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800935a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800935e:	617b      	str	r3, [r7, #20]
        break;
 8009360:	e004      	b.n	800936c <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8009362:	2300      	movs	r3, #0
 8009364:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	76bb      	strb	r3, [r7, #26]
        break;
 800936a:	bf00      	nop
    }

    if (pclk != 0U)
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d018      	beq.n	80093a4 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	085a      	lsrs	r2, r3, #1
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	441a      	add	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	fbb2 f3f3 	udiv	r3, r2, r3
 8009384:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	2b0f      	cmp	r3, #15
 800938a:	d909      	bls.n	80093a0 <UART_SetConfig+0x4f4>
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009392:	d205      	bcs.n	80093a0 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	b29a      	uxth	r2, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	60da      	str	r2, [r3, #12]
 800939e:	e001      	b.n	80093a4 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80093b0:	7ebb      	ldrb	r3, [r7, #26]
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3720      	adds	r7, #32
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bdb0      	pop	{r4, r5, r7, pc}
 80093ba:	bf00      	nop
 80093bc:	00f42400 	.word	0x00f42400

080093c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093cc:	f003 0301 	and.w	r3, r3, #1
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d00a      	beq.n	80093ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	430a      	orrs	r2, r1
 80093e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ee:	f003 0302 	and.w	r3, r3, #2
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00a      	beq.n	800940c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	430a      	orrs	r2, r1
 800940a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00a      	beq.n	800942e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009432:	f003 0308 	and.w	r3, r3, #8
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00a      	beq.n	8009450 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	430a      	orrs	r2, r1
 800944e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009454:	f003 0310 	and.w	r3, r3, #16
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00a      	beq.n	8009472 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	430a      	orrs	r2, r1
 8009470:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009476:	f003 0320 	and.w	r3, r3, #32
 800947a:	2b00      	cmp	r3, #0
 800947c:	d00a      	beq.n	8009494 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	430a      	orrs	r2, r1
 8009492:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800949c:	2b00      	cmp	r3, #0
 800949e:	d01a      	beq.n	80094d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	430a      	orrs	r2, r1
 80094b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094be:	d10a      	bne.n	80094d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00a      	beq.n	80094f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	430a      	orrs	r2, r1
 80094f6:	605a      	str	r2, [r3, #4]
  }
}
 80094f8:	bf00      	nop
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b086      	sub	sp, #24
 8009508:	af02      	add	r7, sp, #8
 800950a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009514:	f7fc feb8 	bl	8006288 <HAL_GetTick>
 8009518:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f003 0308 	and.w	r3, r3, #8
 8009524:	2b08      	cmp	r3, #8
 8009526:	d10e      	bne.n	8009546 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009528:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800952c:	9300      	str	r3, [sp, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f82d 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009542:	2303      	movs	r3, #3
 8009544:	e023      	b.n	800958e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b04      	cmp	r3, #4
 8009552:	d10e      	bne.n	8009572 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009554:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f817 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d001      	beq.n	8009572 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800956e:	2303      	movs	r3, #3
 8009570:	e00d      	b.n	800958e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2220      	movs	r2, #32
 8009576:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2220      	movs	r2, #32
 800957c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b09c      	sub	sp, #112	; 0x70
 800959a:	af00      	add	r7, sp, #0
 800959c:	60f8      	str	r0, [r7, #12]
 800959e:	60b9      	str	r1, [r7, #8]
 80095a0:	603b      	str	r3, [r7, #0]
 80095a2:	4613      	mov	r3, r2
 80095a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095a6:	e0a5      	b.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ae:	f000 80a1 	beq.w	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095b2:	f7fc fe69 	bl	8006288 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80095be:	429a      	cmp	r2, r3
 80095c0:	d302      	bcc.n	80095c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80095c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d13e      	bne.n	8009646 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095d0:	e853 3f00 	ldrex	r3, [r3]
 80095d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80095d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80095dc:	667b      	str	r3, [r7, #100]	; 0x64
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	461a      	mov	r2, r3
 80095e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80095e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095e8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80095ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80095f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e6      	bne.n	80095c8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	3308      	adds	r3, #8
 8009600:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009604:	e853 3f00 	ldrex	r3, [r3]
 8009608:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800960a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800960c:	f023 0301 	bic.w	r3, r3, #1
 8009610:	663b      	str	r3, [r7, #96]	; 0x60
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3308      	adds	r3, #8
 8009618:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800961a:	64ba      	str	r2, [r7, #72]	; 0x48
 800961c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009622:	e841 2300 	strex	r3, r2, [r1]
 8009626:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1e5      	bne.n	80095fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2220      	movs	r2, #32
 8009632:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2220      	movs	r2, #32
 8009638:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e067      	b.n	8009716 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f003 0304 	and.w	r3, r3, #4
 8009650:	2b00      	cmp	r3, #0
 8009652:	d04f      	beq.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800965e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009662:	d147      	bne.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800966c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009676:	e853 3f00 	ldrex	r3, [r3]
 800967a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800967c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009682:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800968c:	637b      	str	r3, [r7, #52]	; 0x34
 800968e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009690:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009694:	e841 2300 	strex	r3, r2, [r1]
 8009698:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800969a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1e6      	bne.n	800966e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	3308      	adds	r3, #8
 80096a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	e853 3f00 	ldrex	r3, [r3]
 80096ae:	613b      	str	r3, [r7, #16]
   return(result);
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	f023 0301 	bic.w	r3, r3, #1
 80096b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	3308      	adds	r3, #8
 80096be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80096c0:	623a      	str	r2, [r7, #32]
 80096c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c4:	69f9      	ldr	r1, [r7, #28]
 80096c6:	6a3a      	ldr	r2, [r7, #32]
 80096c8:	e841 2300 	strex	r3, r2, [r1]
 80096cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1e5      	bne.n	80096a0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2220      	movs	r2, #32
 80096d8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2220      	movs	r2, #32
 80096de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2220      	movs	r2, #32
 80096e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e010      	b.n	8009716 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	69da      	ldr	r2, [r3, #28]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	4013      	ands	r3, r2
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	429a      	cmp	r2, r3
 8009702:	bf0c      	ite	eq
 8009704:	2301      	moveq	r3, #1
 8009706:	2300      	movne	r3, #0
 8009708:	b2db      	uxtb	r3, r3
 800970a:	461a      	mov	r2, r3
 800970c:	79fb      	ldrb	r3, [r7, #7]
 800970e:	429a      	cmp	r2, r3
 8009710:	f43f af4a 	beq.w	80095a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3770      	adds	r7, #112	; 0x70
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
	...

08009720 <__errno>:
 8009720:	4b01      	ldr	r3, [pc, #4]	; (8009728 <__errno+0x8>)
 8009722:	6818      	ldr	r0, [r3, #0]
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	20000164 	.word	0x20000164

0800972c <__libc_init_array>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	4d0d      	ldr	r5, [pc, #52]	; (8009764 <__libc_init_array+0x38>)
 8009730:	4c0d      	ldr	r4, [pc, #52]	; (8009768 <__libc_init_array+0x3c>)
 8009732:	1b64      	subs	r4, r4, r5
 8009734:	10a4      	asrs	r4, r4, #2
 8009736:	2600      	movs	r6, #0
 8009738:	42a6      	cmp	r6, r4
 800973a:	d109      	bne.n	8009750 <__libc_init_array+0x24>
 800973c:	4d0b      	ldr	r5, [pc, #44]	; (800976c <__libc_init_array+0x40>)
 800973e:	4c0c      	ldr	r4, [pc, #48]	; (8009770 <__libc_init_array+0x44>)
 8009740:	f000 fc4e 	bl	8009fe0 <_init>
 8009744:	1b64      	subs	r4, r4, r5
 8009746:	10a4      	asrs	r4, r4, #2
 8009748:	2600      	movs	r6, #0
 800974a:	42a6      	cmp	r6, r4
 800974c:	d105      	bne.n	800975a <__libc_init_array+0x2e>
 800974e:	bd70      	pop	{r4, r5, r6, pc}
 8009750:	f855 3b04 	ldr.w	r3, [r5], #4
 8009754:	4798      	blx	r3
 8009756:	3601      	adds	r6, #1
 8009758:	e7ee      	b.n	8009738 <__libc_init_array+0xc>
 800975a:	f855 3b04 	ldr.w	r3, [r5], #4
 800975e:	4798      	blx	r3
 8009760:	3601      	adds	r6, #1
 8009762:	e7f2      	b.n	800974a <__libc_init_array+0x1e>
 8009764:	0800a108 	.word	0x0800a108
 8009768:	0800a108 	.word	0x0800a108
 800976c:	0800a108 	.word	0x0800a108
 8009770:	0800a10c 	.word	0x0800a10c

08009774 <memset>:
 8009774:	4402      	add	r2, r0
 8009776:	4603      	mov	r3, r0
 8009778:	4293      	cmp	r3, r2
 800977a:	d100      	bne.n	800977e <memset+0xa>
 800977c:	4770      	bx	lr
 800977e:	f803 1b01 	strb.w	r1, [r3], #1
 8009782:	e7f9      	b.n	8009778 <memset+0x4>

08009784 <siprintf>:
 8009784:	b40e      	push	{r1, r2, r3}
 8009786:	b500      	push	{lr}
 8009788:	b09c      	sub	sp, #112	; 0x70
 800978a:	ab1d      	add	r3, sp, #116	; 0x74
 800978c:	9002      	str	r0, [sp, #8]
 800978e:	9006      	str	r0, [sp, #24]
 8009790:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009794:	4809      	ldr	r0, [pc, #36]	; (80097bc <siprintf+0x38>)
 8009796:	9107      	str	r1, [sp, #28]
 8009798:	9104      	str	r1, [sp, #16]
 800979a:	4909      	ldr	r1, [pc, #36]	; (80097c0 <siprintf+0x3c>)
 800979c:	f853 2b04 	ldr.w	r2, [r3], #4
 80097a0:	9105      	str	r1, [sp, #20]
 80097a2:	6800      	ldr	r0, [r0, #0]
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	a902      	add	r1, sp, #8
 80097a8:	f000 f868 	bl	800987c <_svfiprintf_r>
 80097ac:	9b02      	ldr	r3, [sp, #8]
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]
 80097b2:	b01c      	add	sp, #112	; 0x70
 80097b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097b8:	b003      	add	sp, #12
 80097ba:	4770      	bx	lr
 80097bc:	20000164 	.word	0x20000164
 80097c0:	ffff0208 	.word	0xffff0208

080097c4 <__ssputs_r>:
 80097c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097c8:	688e      	ldr	r6, [r1, #8]
 80097ca:	429e      	cmp	r6, r3
 80097cc:	4682      	mov	sl, r0
 80097ce:	460c      	mov	r4, r1
 80097d0:	4690      	mov	r8, r2
 80097d2:	461f      	mov	r7, r3
 80097d4:	d838      	bhi.n	8009848 <__ssputs_r+0x84>
 80097d6:	898a      	ldrh	r2, [r1, #12]
 80097d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097dc:	d032      	beq.n	8009844 <__ssputs_r+0x80>
 80097de:	6825      	ldr	r5, [r4, #0]
 80097e0:	6909      	ldr	r1, [r1, #16]
 80097e2:	eba5 0901 	sub.w	r9, r5, r1
 80097e6:	6965      	ldr	r5, [r4, #20]
 80097e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097f0:	3301      	adds	r3, #1
 80097f2:	444b      	add	r3, r9
 80097f4:	106d      	asrs	r5, r5, #1
 80097f6:	429d      	cmp	r5, r3
 80097f8:	bf38      	it	cc
 80097fa:	461d      	movcc	r5, r3
 80097fc:	0553      	lsls	r3, r2, #21
 80097fe:	d531      	bpl.n	8009864 <__ssputs_r+0xa0>
 8009800:	4629      	mov	r1, r5
 8009802:	f000 fb47 	bl	8009e94 <_malloc_r>
 8009806:	4606      	mov	r6, r0
 8009808:	b950      	cbnz	r0, 8009820 <__ssputs_r+0x5c>
 800980a:	230c      	movs	r3, #12
 800980c:	f8ca 3000 	str.w	r3, [sl]
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009816:	81a3      	strh	r3, [r4, #12]
 8009818:	f04f 30ff 	mov.w	r0, #4294967295
 800981c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009820:	6921      	ldr	r1, [r4, #16]
 8009822:	464a      	mov	r2, r9
 8009824:	f000 fabe 	bl	8009da4 <memcpy>
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800982e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009832:	81a3      	strh	r3, [r4, #12]
 8009834:	6126      	str	r6, [r4, #16]
 8009836:	6165      	str	r5, [r4, #20]
 8009838:	444e      	add	r6, r9
 800983a:	eba5 0509 	sub.w	r5, r5, r9
 800983e:	6026      	str	r6, [r4, #0]
 8009840:	60a5      	str	r5, [r4, #8]
 8009842:	463e      	mov	r6, r7
 8009844:	42be      	cmp	r6, r7
 8009846:	d900      	bls.n	800984a <__ssputs_r+0x86>
 8009848:	463e      	mov	r6, r7
 800984a:	4632      	mov	r2, r6
 800984c:	6820      	ldr	r0, [r4, #0]
 800984e:	4641      	mov	r1, r8
 8009850:	f000 fab6 	bl	8009dc0 <memmove>
 8009854:	68a3      	ldr	r3, [r4, #8]
 8009856:	6822      	ldr	r2, [r4, #0]
 8009858:	1b9b      	subs	r3, r3, r6
 800985a:	4432      	add	r2, r6
 800985c:	60a3      	str	r3, [r4, #8]
 800985e:	6022      	str	r2, [r4, #0]
 8009860:	2000      	movs	r0, #0
 8009862:	e7db      	b.n	800981c <__ssputs_r+0x58>
 8009864:	462a      	mov	r2, r5
 8009866:	f000 fb6f 	bl	8009f48 <_realloc_r>
 800986a:	4606      	mov	r6, r0
 800986c:	2800      	cmp	r0, #0
 800986e:	d1e1      	bne.n	8009834 <__ssputs_r+0x70>
 8009870:	6921      	ldr	r1, [r4, #16]
 8009872:	4650      	mov	r0, sl
 8009874:	f000 fabe 	bl	8009df4 <_free_r>
 8009878:	e7c7      	b.n	800980a <__ssputs_r+0x46>
	...

0800987c <_svfiprintf_r>:
 800987c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009880:	4698      	mov	r8, r3
 8009882:	898b      	ldrh	r3, [r1, #12]
 8009884:	061b      	lsls	r3, r3, #24
 8009886:	b09d      	sub	sp, #116	; 0x74
 8009888:	4607      	mov	r7, r0
 800988a:	460d      	mov	r5, r1
 800988c:	4614      	mov	r4, r2
 800988e:	d50e      	bpl.n	80098ae <_svfiprintf_r+0x32>
 8009890:	690b      	ldr	r3, [r1, #16]
 8009892:	b963      	cbnz	r3, 80098ae <_svfiprintf_r+0x32>
 8009894:	2140      	movs	r1, #64	; 0x40
 8009896:	f000 fafd 	bl	8009e94 <_malloc_r>
 800989a:	6028      	str	r0, [r5, #0]
 800989c:	6128      	str	r0, [r5, #16]
 800989e:	b920      	cbnz	r0, 80098aa <_svfiprintf_r+0x2e>
 80098a0:	230c      	movs	r3, #12
 80098a2:	603b      	str	r3, [r7, #0]
 80098a4:	f04f 30ff 	mov.w	r0, #4294967295
 80098a8:	e0d1      	b.n	8009a4e <_svfiprintf_r+0x1d2>
 80098aa:	2340      	movs	r3, #64	; 0x40
 80098ac:	616b      	str	r3, [r5, #20]
 80098ae:	2300      	movs	r3, #0
 80098b0:	9309      	str	r3, [sp, #36]	; 0x24
 80098b2:	2320      	movs	r3, #32
 80098b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80098bc:	2330      	movs	r3, #48	; 0x30
 80098be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a68 <_svfiprintf_r+0x1ec>
 80098c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098c6:	f04f 0901 	mov.w	r9, #1
 80098ca:	4623      	mov	r3, r4
 80098cc:	469a      	mov	sl, r3
 80098ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098d2:	b10a      	cbz	r2, 80098d8 <_svfiprintf_r+0x5c>
 80098d4:	2a25      	cmp	r2, #37	; 0x25
 80098d6:	d1f9      	bne.n	80098cc <_svfiprintf_r+0x50>
 80098d8:	ebba 0b04 	subs.w	fp, sl, r4
 80098dc:	d00b      	beq.n	80098f6 <_svfiprintf_r+0x7a>
 80098de:	465b      	mov	r3, fp
 80098e0:	4622      	mov	r2, r4
 80098e2:	4629      	mov	r1, r5
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff ff6d 	bl	80097c4 <__ssputs_r>
 80098ea:	3001      	adds	r0, #1
 80098ec:	f000 80aa 	beq.w	8009a44 <_svfiprintf_r+0x1c8>
 80098f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098f2:	445a      	add	r2, fp
 80098f4:	9209      	str	r2, [sp, #36]	; 0x24
 80098f6:	f89a 3000 	ldrb.w	r3, [sl]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	f000 80a2 	beq.w	8009a44 <_svfiprintf_r+0x1c8>
 8009900:	2300      	movs	r3, #0
 8009902:	f04f 32ff 	mov.w	r2, #4294967295
 8009906:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800990a:	f10a 0a01 	add.w	sl, sl, #1
 800990e:	9304      	str	r3, [sp, #16]
 8009910:	9307      	str	r3, [sp, #28]
 8009912:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009916:	931a      	str	r3, [sp, #104]	; 0x68
 8009918:	4654      	mov	r4, sl
 800991a:	2205      	movs	r2, #5
 800991c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009920:	4851      	ldr	r0, [pc, #324]	; (8009a68 <_svfiprintf_r+0x1ec>)
 8009922:	f7f6 fc5d 	bl	80001e0 <memchr>
 8009926:	9a04      	ldr	r2, [sp, #16]
 8009928:	b9d8      	cbnz	r0, 8009962 <_svfiprintf_r+0xe6>
 800992a:	06d0      	lsls	r0, r2, #27
 800992c:	bf44      	itt	mi
 800992e:	2320      	movmi	r3, #32
 8009930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009934:	0711      	lsls	r1, r2, #28
 8009936:	bf44      	itt	mi
 8009938:	232b      	movmi	r3, #43	; 0x2b
 800993a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800993e:	f89a 3000 	ldrb.w	r3, [sl]
 8009942:	2b2a      	cmp	r3, #42	; 0x2a
 8009944:	d015      	beq.n	8009972 <_svfiprintf_r+0xf6>
 8009946:	9a07      	ldr	r2, [sp, #28]
 8009948:	4654      	mov	r4, sl
 800994a:	2000      	movs	r0, #0
 800994c:	f04f 0c0a 	mov.w	ip, #10
 8009950:	4621      	mov	r1, r4
 8009952:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009956:	3b30      	subs	r3, #48	; 0x30
 8009958:	2b09      	cmp	r3, #9
 800995a:	d94e      	bls.n	80099fa <_svfiprintf_r+0x17e>
 800995c:	b1b0      	cbz	r0, 800998c <_svfiprintf_r+0x110>
 800995e:	9207      	str	r2, [sp, #28]
 8009960:	e014      	b.n	800998c <_svfiprintf_r+0x110>
 8009962:	eba0 0308 	sub.w	r3, r0, r8
 8009966:	fa09 f303 	lsl.w	r3, r9, r3
 800996a:	4313      	orrs	r3, r2
 800996c:	9304      	str	r3, [sp, #16]
 800996e:	46a2      	mov	sl, r4
 8009970:	e7d2      	b.n	8009918 <_svfiprintf_r+0x9c>
 8009972:	9b03      	ldr	r3, [sp, #12]
 8009974:	1d19      	adds	r1, r3, #4
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	9103      	str	r1, [sp, #12]
 800997a:	2b00      	cmp	r3, #0
 800997c:	bfbb      	ittet	lt
 800997e:	425b      	neglt	r3, r3
 8009980:	f042 0202 	orrlt.w	r2, r2, #2
 8009984:	9307      	strge	r3, [sp, #28]
 8009986:	9307      	strlt	r3, [sp, #28]
 8009988:	bfb8      	it	lt
 800998a:	9204      	strlt	r2, [sp, #16]
 800998c:	7823      	ldrb	r3, [r4, #0]
 800998e:	2b2e      	cmp	r3, #46	; 0x2e
 8009990:	d10c      	bne.n	80099ac <_svfiprintf_r+0x130>
 8009992:	7863      	ldrb	r3, [r4, #1]
 8009994:	2b2a      	cmp	r3, #42	; 0x2a
 8009996:	d135      	bne.n	8009a04 <_svfiprintf_r+0x188>
 8009998:	9b03      	ldr	r3, [sp, #12]
 800999a:	1d1a      	adds	r2, r3, #4
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	9203      	str	r2, [sp, #12]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	bfb8      	it	lt
 80099a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80099a8:	3402      	adds	r4, #2
 80099aa:	9305      	str	r3, [sp, #20]
 80099ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a78 <_svfiprintf_r+0x1fc>
 80099b0:	7821      	ldrb	r1, [r4, #0]
 80099b2:	2203      	movs	r2, #3
 80099b4:	4650      	mov	r0, sl
 80099b6:	f7f6 fc13 	bl	80001e0 <memchr>
 80099ba:	b140      	cbz	r0, 80099ce <_svfiprintf_r+0x152>
 80099bc:	2340      	movs	r3, #64	; 0x40
 80099be:	eba0 000a 	sub.w	r0, r0, sl
 80099c2:	fa03 f000 	lsl.w	r0, r3, r0
 80099c6:	9b04      	ldr	r3, [sp, #16]
 80099c8:	4303      	orrs	r3, r0
 80099ca:	3401      	adds	r4, #1
 80099cc:	9304      	str	r3, [sp, #16]
 80099ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099d2:	4826      	ldr	r0, [pc, #152]	; (8009a6c <_svfiprintf_r+0x1f0>)
 80099d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099d8:	2206      	movs	r2, #6
 80099da:	f7f6 fc01 	bl	80001e0 <memchr>
 80099de:	2800      	cmp	r0, #0
 80099e0:	d038      	beq.n	8009a54 <_svfiprintf_r+0x1d8>
 80099e2:	4b23      	ldr	r3, [pc, #140]	; (8009a70 <_svfiprintf_r+0x1f4>)
 80099e4:	bb1b      	cbnz	r3, 8009a2e <_svfiprintf_r+0x1b2>
 80099e6:	9b03      	ldr	r3, [sp, #12]
 80099e8:	3307      	adds	r3, #7
 80099ea:	f023 0307 	bic.w	r3, r3, #7
 80099ee:	3308      	adds	r3, #8
 80099f0:	9303      	str	r3, [sp, #12]
 80099f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099f4:	4433      	add	r3, r6
 80099f6:	9309      	str	r3, [sp, #36]	; 0x24
 80099f8:	e767      	b.n	80098ca <_svfiprintf_r+0x4e>
 80099fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80099fe:	460c      	mov	r4, r1
 8009a00:	2001      	movs	r0, #1
 8009a02:	e7a5      	b.n	8009950 <_svfiprintf_r+0xd4>
 8009a04:	2300      	movs	r3, #0
 8009a06:	3401      	adds	r4, #1
 8009a08:	9305      	str	r3, [sp, #20]
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	f04f 0c0a 	mov.w	ip, #10
 8009a10:	4620      	mov	r0, r4
 8009a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a16:	3a30      	subs	r2, #48	; 0x30
 8009a18:	2a09      	cmp	r2, #9
 8009a1a:	d903      	bls.n	8009a24 <_svfiprintf_r+0x1a8>
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0c5      	beq.n	80099ac <_svfiprintf_r+0x130>
 8009a20:	9105      	str	r1, [sp, #20]
 8009a22:	e7c3      	b.n	80099ac <_svfiprintf_r+0x130>
 8009a24:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a28:	4604      	mov	r4, r0
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e7f0      	b.n	8009a10 <_svfiprintf_r+0x194>
 8009a2e:	ab03      	add	r3, sp, #12
 8009a30:	9300      	str	r3, [sp, #0]
 8009a32:	462a      	mov	r2, r5
 8009a34:	4b0f      	ldr	r3, [pc, #60]	; (8009a74 <_svfiprintf_r+0x1f8>)
 8009a36:	a904      	add	r1, sp, #16
 8009a38:	4638      	mov	r0, r7
 8009a3a:	f3af 8000 	nop.w
 8009a3e:	1c42      	adds	r2, r0, #1
 8009a40:	4606      	mov	r6, r0
 8009a42:	d1d6      	bne.n	80099f2 <_svfiprintf_r+0x176>
 8009a44:	89ab      	ldrh	r3, [r5, #12]
 8009a46:	065b      	lsls	r3, r3, #25
 8009a48:	f53f af2c 	bmi.w	80098a4 <_svfiprintf_r+0x28>
 8009a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a4e:	b01d      	add	sp, #116	; 0x74
 8009a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a54:	ab03      	add	r3, sp, #12
 8009a56:	9300      	str	r3, [sp, #0]
 8009a58:	462a      	mov	r2, r5
 8009a5a:	4b06      	ldr	r3, [pc, #24]	; (8009a74 <_svfiprintf_r+0x1f8>)
 8009a5c:	a904      	add	r1, sp, #16
 8009a5e:	4638      	mov	r0, r7
 8009a60:	f000 f87a 	bl	8009b58 <_printf_i>
 8009a64:	e7eb      	b.n	8009a3e <_svfiprintf_r+0x1c2>
 8009a66:	bf00      	nop
 8009a68:	0800a0cc 	.word	0x0800a0cc
 8009a6c:	0800a0d6 	.word	0x0800a0d6
 8009a70:	00000000 	.word	0x00000000
 8009a74:	080097c5 	.word	0x080097c5
 8009a78:	0800a0d2 	.word	0x0800a0d2

08009a7c <_printf_common>:
 8009a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a80:	4616      	mov	r6, r2
 8009a82:	4699      	mov	r9, r3
 8009a84:	688a      	ldr	r2, [r1, #8]
 8009a86:	690b      	ldr	r3, [r1, #16]
 8009a88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	bfb8      	it	lt
 8009a90:	4613      	movlt	r3, r2
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a98:	4607      	mov	r7, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	b10a      	cbz	r2, 8009aa2 <_printf_common+0x26>
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	6033      	str	r3, [r6, #0]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	0699      	lsls	r1, r3, #26
 8009aa6:	bf42      	ittt	mi
 8009aa8:	6833      	ldrmi	r3, [r6, #0]
 8009aaa:	3302      	addmi	r3, #2
 8009aac:	6033      	strmi	r3, [r6, #0]
 8009aae:	6825      	ldr	r5, [r4, #0]
 8009ab0:	f015 0506 	ands.w	r5, r5, #6
 8009ab4:	d106      	bne.n	8009ac4 <_printf_common+0x48>
 8009ab6:	f104 0a19 	add.w	sl, r4, #25
 8009aba:	68e3      	ldr	r3, [r4, #12]
 8009abc:	6832      	ldr	r2, [r6, #0]
 8009abe:	1a9b      	subs	r3, r3, r2
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	dc26      	bgt.n	8009b12 <_printf_common+0x96>
 8009ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ac8:	1e13      	subs	r3, r2, #0
 8009aca:	6822      	ldr	r2, [r4, #0]
 8009acc:	bf18      	it	ne
 8009ace:	2301      	movne	r3, #1
 8009ad0:	0692      	lsls	r2, r2, #26
 8009ad2:	d42b      	bmi.n	8009b2c <_printf_common+0xb0>
 8009ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ad8:	4649      	mov	r1, r9
 8009ada:	4638      	mov	r0, r7
 8009adc:	47c0      	blx	r8
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d01e      	beq.n	8009b20 <_printf_common+0xa4>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	68e5      	ldr	r5, [r4, #12]
 8009ae6:	6832      	ldr	r2, [r6, #0]
 8009ae8:	f003 0306 	and.w	r3, r3, #6
 8009aec:	2b04      	cmp	r3, #4
 8009aee:	bf08      	it	eq
 8009af0:	1aad      	subeq	r5, r5, r2
 8009af2:	68a3      	ldr	r3, [r4, #8]
 8009af4:	6922      	ldr	r2, [r4, #16]
 8009af6:	bf0c      	ite	eq
 8009af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009afc:	2500      	movne	r5, #0
 8009afe:	4293      	cmp	r3, r2
 8009b00:	bfc4      	itt	gt
 8009b02:	1a9b      	subgt	r3, r3, r2
 8009b04:	18ed      	addgt	r5, r5, r3
 8009b06:	2600      	movs	r6, #0
 8009b08:	341a      	adds	r4, #26
 8009b0a:	42b5      	cmp	r5, r6
 8009b0c:	d11a      	bne.n	8009b44 <_printf_common+0xc8>
 8009b0e:	2000      	movs	r0, #0
 8009b10:	e008      	b.n	8009b24 <_printf_common+0xa8>
 8009b12:	2301      	movs	r3, #1
 8009b14:	4652      	mov	r2, sl
 8009b16:	4649      	mov	r1, r9
 8009b18:	4638      	mov	r0, r7
 8009b1a:	47c0      	blx	r8
 8009b1c:	3001      	adds	r0, #1
 8009b1e:	d103      	bne.n	8009b28 <_printf_common+0xac>
 8009b20:	f04f 30ff 	mov.w	r0, #4294967295
 8009b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b28:	3501      	adds	r5, #1
 8009b2a:	e7c6      	b.n	8009aba <_printf_common+0x3e>
 8009b2c:	18e1      	adds	r1, r4, r3
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	2030      	movs	r0, #48	; 0x30
 8009b32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b36:	4422      	add	r2, r4
 8009b38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b40:	3302      	adds	r3, #2
 8009b42:	e7c7      	b.n	8009ad4 <_printf_common+0x58>
 8009b44:	2301      	movs	r3, #1
 8009b46:	4622      	mov	r2, r4
 8009b48:	4649      	mov	r1, r9
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	47c0      	blx	r8
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d0e6      	beq.n	8009b20 <_printf_common+0xa4>
 8009b52:	3601      	adds	r6, #1
 8009b54:	e7d9      	b.n	8009b0a <_printf_common+0x8e>
	...

08009b58 <_printf_i>:
 8009b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	460c      	mov	r4, r1
 8009b5e:	4691      	mov	r9, r2
 8009b60:	7e27      	ldrb	r7, [r4, #24]
 8009b62:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009b64:	2f78      	cmp	r7, #120	; 0x78
 8009b66:	4680      	mov	r8, r0
 8009b68:	469a      	mov	sl, r3
 8009b6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b6e:	d807      	bhi.n	8009b80 <_printf_i+0x28>
 8009b70:	2f62      	cmp	r7, #98	; 0x62
 8009b72:	d80a      	bhi.n	8009b8a <_printf_i+0x32>
 8009b74:	2f00      	cmp	r7, #0
 8009b76:	f000 80d8 	beq.w	8009d2a <_printf_i+0x1d2>
 8009b7a:	2f58      	cmp	r7, #88	; 0x58
 8009b7c:	f000 80a3 	beq.w	8009cc6 <_printf_i+0x16e>
 8009b80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009b84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b88:	e03a      	b.n	8009c00 <_printf_i+0xa8>
 8009b8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b8e:	2b15      	cmp	r3, #21
 8009b90:	d8f6      	bhi.n	8009b80 <_printf_i+0x28>
 8009b92:	a001      	add	r0, pc, #4	; (adr r0, 8009b98 <_printf_i+0x40>)
 8009b94:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009b98:	08009bf1 	.word	0x08009bf1
 8009b9c:	08009c05 	.word	0x08009c05
 8009ba0:	08009b81 	.word	0x08009b81
 8009ba4:	08009b81 	.word	0x08009b81
 8009ba8:	08009b81 	.word	0x08009b81
 8009bac:	08009b81 	.word	0x08009b81
 8009bb0:	08009c05 	.word	0x08009c05
 8009bb4:	08009b81 	.word	0x08009b81
 8009bb8:	08009b81 	.word	0x08009b81
 8009bbc:	08009b81 	.word	0x08009b81
 8009bc0:	08009b81 	.word	0x08009b81
 8009bc4:	08009d11 	.word	0x08009d11
 8009bc8:	08009c35 	.word	0x08009c35
 8009bcc:	08009cf3 	.word	0x08009cf3
 8009bd0:	08009b81 	.word	0x08009b81
 8009bd4:	08009b81 	.word	0x08009b81
 8009bd8:	08009d33 	.word	0x08009d33
 8009bdc:	08009b81 	.word	0x08009b81
 8009be0:	08009c35 	.word	0x08009c35
 8009be4:	08009b81 	.word	0x08009b81
 8009be8:	08009b81 	.word	0x08009b81
 8009bec:	08009cfb 	.word	0x08009cfb
 8009bf0:	680b      	ldr	r3, [r1, #0]
 8009bf2:	1d1a      	adds	r2, r3, #4
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	600a      	str	r2, [r1, #0]
 8009bf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c00:	2301      	movs	r3, #1
 8009c02:	e0a3      	b.n	8009d4c <_printf_i+0x1f4>
 8009c04:	6825      	ldr	r5, [r4, #0]
 8009c06:	6808      	ldr	r0, [r1, #0]
 8009c08:	062e      	lsls	r6, r5, #24
 8009c0a:	f100 0304 	add.w	r3, r0, #4
 8009c0e:	d50a      	bpl.n	8009c26 <_printf_i+0xce>
 8009c10:	6805      	ldr	r5, [r0, #0]
 8009c12:	600b      	str	r3, [r1, #0]
 8009c14:	2d00      	cmp	r5, #0
 8009c16:	da03      	bge.n	8009c20 <_printf_i+0xc8>
 8009c18:	232d      	movs	r3, #45	; 0x2d
 8009c1a:	426d      	negs	r5, r5
 8009c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c20:	485e      	ldr	r0, [pc, #376]	; (8009d9c <_printf_i+0x244>)
 8009c22:	230a      	movs	r3, #10
 8009c24:	e019      	b.n	8009c5a <_printf_i+0x102>
 8009c26:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009c2a:	6805      	ldr	r5, [r0, #0]
 8009c2c:	600b      	str	r3, [r1, #0]
 8009c2e:	bf18      	it	ne
 8009c30:	b22d      	sxthne	r5, r5
 8009c32:	e7ef      	b.n	8009c14 <_printf_i+0xbc>
 8009c34:	680b      	ldr	r3, [r1, #0]
 8009c36:	6825      	ldr	r5, [r4, #0]
 8009c38:	1d18      	adds	r0, r3, #4
 8009c3a:	6008      	str	r0, [r1, #0]
 8009c3c:	0628      	lsls	r0, r5, #24
 8009c3e:	d501      	bpl.n	8009c44 <_printf_i+0xec>
 8009c40:	681d      	ldr	r5, [r3, #0]
 8009c42:	e002      	b.n	8009c4a <_printf_i+0xf2>
 8009c44:	0669      	lsls	r1, r5, #25
 8009c46:	d5fb      	bpl.n	8009c40 <_printf_i+0xe8>
 8009c48:	881d      	ldrh	r5, [r3, #0]
 8009c4a:	4854      	ldr	r0, [pc, #336]	; (8009d9c <_printf_i+0x244>)
 8009c4c:	2f6f      	cmp	r7, #111	; 0x6f
 8009c4e:	bf0c      	ite	eq
 8009c50:	2308      	moveq	r3, #8
 8009c52:	230a      	movne	r3, #10
 8009c54:	2100      	movs	r1, #0
 8009c56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c5a:	6866      	ldr	r6, [r4, #4]
 8009c5c:	60a6      	str	r6, [r4, #8]
 8009c5e:	2e00      	cmp	r6, #0
 8009c60:	bfa2      	ittt	ge
 8009c62:	6821      	ldrge	r1, [r4, #0]
 8009c64:	f021 0104 	bicge.w	r1, r1, #4
 8009c68:	6021      	strge	r1, [r4, #0]
 8009c6a:	b90d      	cbnz	r5, 8009c70 <_printf_i+0x118>
 8009c6c:	2e00      	cmp	r6, #0
 8009c6e:	d04d      	beq.n	8009d0c <_printf_i+0x1b4>
 8009c70:	4616      	mov	r6, r2
 8009c72:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c76:	fb03 5711 	mls	r7, r3, r1, r5
 8009c7a:	5dc7      	ldrb	r7, [r0, r7]
 8009c7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c80:	462f      	mov	r7, r5
 8009c82:	42bb      	cmp	r3, r7
 8009c84:	460d      	mov	r5, r1
 8009c86:	d9f4      	bls.n	8009c72 <_printf_i+0x11a>
 8009c88:	2b08      	cmp	r3, #8
 8009c8a:	d10b      	bne.n	8009ca4 <_printf_i+0x14c>
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	07df      	lsls	r7, r3, #31
 8009c90:	d508      	bpl.n	8009ca4 <_printf_i+0x14c>
 8009c92:	6923      	ldr	r3, [r4, #16]
 8009c94:	6861      	ldr	r1, [r4, #4]
 8009c96:	4299      	cmp	r1, r3
 8009c98:	bfde      	ittt	le
 8009c9a:	2330      	movle	r3, #48	; 0x30
 8009c9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ca0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ca4:	1b92      	subs	r2, r2, r6
 8009ca6:	6122      	str	r2, [r4, #16]
 8009ca8:	f8cd a000 	str.w	sl, [sp]
 8009cac:	464b      	mov	r3, r9
 8009cae:	aa03      	add	r2, sp, #12
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4640      	mov	r0, r8
 8009cb4:	f7ff fee2 	bl	8009a7c <_printf_common>
 8009cb8:	3001      	adds	r0, #1
 8009cba:	d14c      	bne.n	8009d56 <_printf_i+0x1fe>
 8009cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc0:	b004      	add	sp, #16
 8009cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc6:	4835      	ldr	r0, [pc, #212]	; (8009d9c <_printf_i+0x244>)
 8009cc8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ccc:	6823      	ldr	r3, [r4, #0]
 8009cce:	680e      	ldr	r6, [r1, #0]
 8009cd0:	061f      	lsls	r7, r3, #24
 8009cd2:	f856 5b04 	ldr.w	r5, [r6], #4
 8009cd6:	600e      	str	r6, [r1, #0]
 8009cd8:	d514      	bpl.n	8009d04 <_printf_i+0x1ac>
 8009cda:	07d9      	lsls	r1, r3, #31
 8009cdc:	bf44      	itt	mi
 8009cde:	f043 0320 	orrmi.w	r3, r3, #32
 8009ce2:	6023      	strmi	r3, [r4, #0]
 8009ce4:	b91d      	cbnz	r5, 8009cee <_printf_i+0x196>
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	f023 0320 	bic.w	r3, r3, #32
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	2310      	movs	r3, #16
 8009cf0:	e7b0      	b.n	8009c54 <_printf_i+0xfc>
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	f043 0320 	orr.w	r3, r3, #32
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	2378      	movs	r3, #120	; 0x78
 8009cfc:	4828      	ldr	r0, [pc, #160]	; (8009da0 <_printf_i+0x248>)
 8009cfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d02:	e7e3      	b.n	8009ccc <_printf_i+0x174>
 8009d04:	065e      	lsls	r6, r3, #25
 8009d06:	bf48      	it	mi
 8009d08:	b2ad      	uxthmi	r5, r5
 8009d0a:	e7e6      	b.n	8009cda <_printf_i+0x182>
 8009d0c:	4616      	mov	r6, r2
 8009d0e:	e7bb      	b.n	8009c88 <_printf_i+0x130>
 8009d10:	680b      	ldr	r3, [r1, #0]
 8009d12:	6826      	ldr	r6, [r4, #0]
 8009d14:	6960      	ldr	r0, [r4, #20]
 8009d16:	1d1d      	adds	r5, r3, #4
 8009d18:	600d      	str	r5, [r1, #0]
 8009d1a:	0635      	lsls	r5, r6, #24
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	d501      	bpl.n	8009d24 <_printf_i+0x1cc>
 8009d20:	6018      	str	r0, [r3, #0]
 8009d22:	e002      	b.n	8009d2a <_printf_i+0x1d2>
 8009d24:	0671      	lsls	r1, r6, #25
 8009d26:	d5fb      	bpl.n	8009d20 <_printf_i+0x1c8>
 8009d28:	8018      	strh	r0, [r3, #0]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	6123      	str	r3, [r4, #16]
 8009d2e:	4616      	mov	r6, r2
 8009d30:	e7ba      	b.n	8009ca8 <_printf_i+0x150>
 8009d32:	680b      	ldr	r3, [r1, #0]
 8009d34:	1d1a      	adds	r2, r3, #4
 8009d36:	600a      	str	r2, [r1, #0]
 8009d38:	681e      	ldr	r6, [r3, #0]
 8009d3a:	6862      	ldr	r2, [r4, #4]
 8009d3c:	2100      	movs	r1, #0
 8009d3e:	4630      	mov	r0, r6
 8009d40:	f7f6 fa4e 	bl	80001e0 <memchr>
 8009d44:	b108      	cbz	r0, 8009d4a <_printf_i+0x1f2>
 8009d46:	1b80      	subs	r0, r0, r6
 8009d48:	6060      	str	r0, [r4, #4]
 8009d4a:	6863      	ldr	r3, [r4, #4]
 8009d4c:	6123      	str	r3, [r4, #16]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d54:	e7a8      	b.n	8009ca8 <_printf_i+0x150>
 8009d56:	6923      	ldr	r3, [r4, #16]
 8009d58:	4632      	mov	r2, r6
 8009d5a:	4649      	mov	r1, r9
 8009d5c:	4640      	mov	r0, r8
 8009d5e:	47d0      	blx	sl
 8009d60:	3001      	adds	r0, #1
 8009d62:	d0ab      	beq.n	8009cbc <_printf_i+0x164>
 8009d64:	6823      	ldr	r3, [r4, #0]
 8009d66:	079b      	lsls	r3, r3, #30
 8009d68:	d413      	bmi.n	8009d92 <_printf_i+0x23a>
 8009d6a:	68e0      	ldr	r0, [r4, #12]
 8009d6c:	9b03      	ldr	r3, [sp, #12]
 8009d6e:	4298      	cmp	r0, r3
 8009d70:	bfb8      	it	lt
 8009d72:	4618      	movlt	r0, r3
 8009d74:	e7a4      	b.n	8009cc0 <_printf_i+0x168>
 8009d76:	2301      	movs	r3, #1
 8009d78:	4632      	mov	r2, r6
 8009d7a:	4649      	mov	r1, r9
 8009d7c:	4640      	mov	r0, r8
 8009d7e:	47d0      	blx	sl
 8009d80:	3001      	adds	r0, #1
 8009d82:	d09b      	beq.n	8009cbc <_printf_i+0x164>
 8009d84:	3501      	adds	r5, #1
 8009d86:	68e3      	ldr	r3, [r4, #12]
 8009d88:	9903      	ldr	r1, [sp, #12]
 8009d8a:	1a5b      	subs	r3, r3, r1
 8009d8c:	42ab      	cmp	r3, r5
 8009d8e:	dcf2      	bgt.n	8009d76 <_printf_i+0x21e>
 8009d90:	e7eb      	b.n	8009d6a <_printf_i+0x212>
 8009d92:	2500      	movs	r5, #0
 8009d94:	f104 0619 	add.w	r6, r4, #25
 8009d98:	e7f5      	b.n	8009d86 <_printf_i+0x22e>
 8009d9a:	bf00      	nop
 8009d9c:	0800a0dd 	.word	0x0800a0dd
 8009da0:	0800a0ee 	.word	0x0800a0ee

08009da4 <memcpy>:
 8009da4:	440a      	add	r2, r1
 8009da6:	4291      	cmp	r1, r2
 8009da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dac:	d100      	bne.n	8009db0 <memcpy+0xc>
 8009dae:	4770      	bx	lr
 8009db0:	b510      	push	{r4, lr}
 8009db2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009db6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dba:	4291      	cmp	r1, r2
 8009dbc:	d1f9      	bne.n	8009db2 <memcpy+0xe>
 8009dbe:	bd10      	pop	{r4, pc}

08009dc0 <memmove>:
 8009dc0:	4288      	cmp	r0, r1
 8009dc2:	b510      	push	{r4, lr}
 8009dc4:	eb01 0402 	add.w	r4, r1, r2
 8009dc8:	d902      	bls.n	8009dd0 <memmove+0x10>
 8009dca:	4284      	cmp	r4, r0
 8009dcc:	4623      	mov	r3, r4
 8009dce:	d807      	bhi.n	8009de0 <memmove+0x20>
 8009dd0:	1e43      	subs	r3, r0, #1
 8009dd2:	42a1      	cmp	r1, r4
 8009dd4:	d008      	beq.n	8009de8 <memmove+0x28>
 8009dd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dde:	e7f8      	b.n	8009dd2 <memmove+0x12>
 8009de0:	4402      	add	r2, r0
 8009de2:	4601      	mov	r1, r0
 8009de4:	428a      	cmp	r2, r1
 8009de6:	d100      	bne.n	8009dea <memmove+0x2a>
 8009de8:	bd10      	pop	{r4, pc}
 8009dea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009df2:	e7f7      	b.n	8009de4 <memmove+0x24>

08009df4 <_free_r>:
 8009df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009df6:	2900      	cmp	r1, #0
 8009df8:	d048      	beq.n	8009e8c <_free_r+0x98>
 8009dfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dfe:	9001      	str	r0, [sp, #4]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f1a1 0404 	sub.w	r4, r1, #4
 8009e06:	bfb8      	it	lt
 8009e08:	18e4      	addlt	r4, r4, r3
 8009e0a:	f000 f8d3 	bl	8009fb4 <__malloc_lock>
 8009e0e:	4a20      	ldr	r2, [pc, #128]	; (8009e90 <_free_r+0x9c>)
 8009e10:	9801      	ldr	r0, [sp, #4]
 8009e12:	6813      	ldr	r3, [r2, #0]
 8009e14:	4615      	mov	r5, r2
 8009e16:	b933      	cbnz	r3, 8009e26 <_free_r+0x32>
 8009e18:	6063      	str	r3, [r4, #4]
 8009e1a:	6014      	str	r4, [r2, #0]
 8009e1c:	b003      	add	sp, #12
 8009e1e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e22:	f000 b8cd 	b.w	8009fc0 <__malloc_unlock>
 8009e26:	42a3      	cmp	r3, r4
 8009e28:	d90b      	bls.n	8009e42 <_free_r+0x4e>
 8009e2a:	6821      	ldr	r1, [r4, #0]
 8009e2c:	1862      	adds	r2, r4, r1
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	bf04      	itt	eq
 8009e32:	681a      	ldreq	r2, [r3, #0]
 8009e34:	685b      	ldreq	r3, [r3, #4]
 8009e36:	6063      	str	r3, [r4, #4]
 8009e38:	bf04      	itt	eq
 8009e3a:	1852      	addeq	r2, r2, r1
 8009e3c:	6022      	streq	r2, [r4, #0]
 8009e3e:	602c      	str	r4, [r5, #0]
 8009e40:	e7ec      	b.n	8009e1c <_free_r+0x28>
 8009e42:	461a      	mov	r2, r3
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	b10b      	cbz	r3, 8009e4c <_free_r+0x58>
 8009e48:	42a3      	cmp	r3, r4
 8009e4a:	d9fa      	bls.n	8009e42 <_free_r+0x4e>
 8009e4c:	6811      	ldr	r1, [r2, #0]
 8009e4e:	1855      	adds	r5, r2, r1
 8009e50:	42a5      	cmp	r5, r4
 8009e52:	d10b      	bne.n	8009e6c <_free_r+0x78>
 8009e54:	6824      	ldr	r4, [r4, #0]
 8009e56:	4421      	add	r1, r4
 8009e58:	1854      	adds	r4, r2, r1
 8009e5a:	42a3      	cmp	r3, r4
 8009e5c:	6011      	str	r1, [r2, #0]
 8009e5e:	d1dd      	bne.n	8009e1c <_free_r+0x28>
 8009e60:	681c      	ldr	r4, [r3, #0]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	6053      	str	r3, [r2, #4]
 8009e66:	4421      	add	r1, r4
 8009e68:	6011      	str	r1, [r2, #0]
 8009e6a:	e7d7      	b.n	8009e1c <_free_r+0x28>
 8009e6c:	d902      	bls.n	8009e74 <_free_r+0x80>
 8009e6e:	230c      	movs	r3, #12
 8009e70:	6003      	str	r3, [r0, #0]
 8009e72:	e7d3      	b.n	8009e1c <_free_r+0x28>
 8009e74:	6825      	ldr	r5, [r4, #0]
 8009e76:	1961      	adds	r1, r4, r5
 8009e78:	428b      	cmp	r3, r1
 8009e7a:	bf04      	itt	eq
 8009e7c:	6819      	ldreq	r1, [r3, #0]
 8009e7e:	685b      	ldreq	r3, [r3, #4]
 8009e80:	6063      	str	r3, [r4, #4]
 8009e82:	bf04      	itt	eq
 8009e84:	1949      	addeq	r1, r1, r5
 8009e86:	6021      	streq	r1, [r4, #0]
 8009e88:	6054      	str	r4, [r2, #4]
 8009e8a:	e7c7      	b.n	8009e1c <_free_r+0x28>
 8009e8c:	b003      	add	sp, #12
 8009e8e:	bd30      	pop	{r4, r5, pc}
 8009e90:	20000330 	.word	0x20000330

08009e94 <_malloc_r>:
 8009e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e96:	1ccd      	adds	r5, r1, #3
 8009e98:	f025 0503 	bic.w	r5, r5, #3
 8009e9c:	3508      	adds	r5, #8
 8009e9e:	2d0c      	cmp	r5, #12
 8009ea0:	bf38      	it	cc
 8009ea2:	250c      	movcc	r5, #12
 8009ea4:	2d00      	cmp	r5, #0
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	db01      	blt.n	8009eae <_malloc_r+0x1a>
 8009eaa:	42a9      	cmp	r1, r5
 8009eac:	d903      	bls.n	8009eb6 <_malloc_r+0x22>
 8009eae:	230c      	movs	r3, #12
 8009eb0:	6033      	str	r3, [r6, #0]
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eb6:	f000 f87d 	bl	8009fb4 <__malloc_lock>
 8009eba:	4921      	ldr	r1, [pc, #132]	; (8009f40 <_malloc_r+0xac>)
 8009ebc:	680a      	ldr	r2, [r1, #0]
 8009ebe:	4614      	mov	r4, r2
 8009ec0:	b99c      	cbnz	r4, 8009eea <_malloc_r+0x56>
 8009ec2:	4f20      	ldr	r7, [pc, #128]	; (8009f44 <_malloc_r+0xb0>)
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	b923      	cbnz	r3, 8009ed2 <_malloc_r+0x3e>
 8009ec8:	4621      	mov	r1, r4
 8009eca:	4630      	mov	r0, r6
 8009ecc:	f000 f862 	bl	8009f94 <_sbrk_r>
 8009ed0:	6038      	str	r0, [r7, #0]
 8009ed2:	4629      	mov	r1, r5
 8009ed4:	4630      	mov	r0, r6
 8009ed6:	f000 f85d 	bl	8009f94 <_sbrk_r>
 8009eda:	1c43      	adds	r3, r0, #1
 8009edc:	d123      	bne.n	8009f26 <_malloc_r+0x92>
 8009ede:	230c      	movs	r3, #12
 8009ee0:	6033      	str	r3, [r6, #0]
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f000 f86c 	bl	8009fc0 <__malloc_unlock>
 8009ee8:	e7e3      	b.n	8009eb2 <_malloc_r+0x1e>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	1b5b      	subs	r3, r3, r5
 8009eee:	d417      	bmi.n	8009f20 <_malloc_r+0x8c>
 8009ef0:	2b0b      	cmp	r3, #11
 8009ef2:	d903      	bls.n	8009efc <_malloc_r+0x68>
 8009ef4:	6023      	str	r3, [r4, #0]
 8009ef6:	441c      	add	r4, r3
 8009ef8:	6025      	str	r5, [r4, #0]
 8009efa:	e004      	b.n	8009f06 <_malloc_r+0x72>
 8009efc:	6863      	ldr	r3, [r4, #4]
 8009efe:	42a2      	cmp	r2, r4
 8009f00:	bf0c      	ite	eq
 8009f02:	600b      	streq	r3, [r1, #0]
 8009f04:	6053      	strne	r3, [r2, #4]
 8009f06:	4630      	mov	r0, r6
 8009f08:	f000 f85a 	bl	8009fc0 <__malloc_unlock>
 8009f0c:	f104 000b 	add.w	r0, r4, #11
 8009f10:	1d23      	adds	r3, r4, #4
 8009f12:	f020 0007 	bic.w	r0, r0, #7
 8009f16:	1ac2      	subs	r2, r0, r3
 8009f18:	d0cc      	beq.n	8009eb4 <_malloc_r+0x20>
 8009f1a:	1a1b      	subs	r3, r3, r0
 8009f1c:	50a3      	str	r3, [r4, r2]
 8009f1e:	e7c9      	b.n	8009eb4 <_malloc_r+0x20>
 8009f20:	4622      	mov	r2, r4
 8009f22:	6864      	ldr	r4, [r4, #4]
 8009f24:	e7cc      	b.n	8009ec0 <_malloc_r+0x2c>
 8009f26:	1cc4      	adds	r4, r0, #3
 8009f28:	f024 0403 	bic.w	r4, r4, #3
 8009f2c:	42a0      	cmp	r0, r4
 8009f2e:	d0e3      	beq.n	8009ef8 <_malloc_r+0x64>
 8009f30:	1a21      	subs	r1, r4, r0
 8009f32:	4630      	mov	r0, r6
 8009f34:	f000 f82e 	bl	8009f94 <_sbrk_r>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d1dd      	bne.n	8009ef8 <_malloc_r+0x64>
 8009f3c:	e7cf      	b.n	8009ede <_malloc_r+0x4a>
 8009f3e:	bf00      	nop
 8009f40:	20000330 	.word	0x20000330
 8009f44:	20000334 	.word	0x20000334

08009f48 <_realloc_r>:
 8009f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f4a:	4607      	mov	r7, r0
 8009f4c:	4614      	mov	r4, r2
 8009f4e:	460e      	mov	r6, r1
 8009f50:	b921      	cbnz	r1, 8009f5c <_realloc_r+0x14>
 8009f52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009f56:	4611      	mov	r1, r2
 8009f58:	f7ff bf9c 	b.w	8009e94 <_malloc_r>
 8009f5c:	b922      	cbnz	r2, 8009f68 <_realloc_r+0x20>
 8009f5e:	f7ff ff49 	bl	8009df4 <_free_r>
 8009f62:	4625      	mov	r5, r4
 8009f64:	4628      	mov	r0, r5
 8009f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f68:	f000 f830 	bl	8009fcc <_malloc_usable_size_r>
 8009f6c:	42a0      	cmp	r0, r4
 8009f6e:	d20f      	bcs.n	8009f90 <_realloc_r+0x48>
 8009f70:	4621      	mov	r1, r4
 8009f72:	4638      	mov	r0, r7
 8009f74:	f7ff ff8e 	bl	8009e94 <_malloc_r>
 8009f78:	4605      	mov	r5, r0
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d0f2      	beq.n	8009f64 <_realloc_r+0x1c>
 8009f7e:	4631      	mov	r1, r6
 8009f80:	4622      	mov	r2, r4
 8009f82:	f7ff ff0f 	bl	8009da4 <memcpy>
 8009f86:	4631      	mov	r1, r6
 8009f88:	4638      	mov	r0, r7
 8009f8a:	f7ff ff33 	bl	8009df4 <_free_r>
 8009f8e:	e7e9      	b.n	8009f64 <_realloc_r+0x1c>
 8009f90:	4635      	mov	r5, r6
 8009f92:	e7e7      	b.n	8009f64 <_realloc_r+0x1c>

08009f94 <_sbrk_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d06      	ldr	r5, [pc, #24]	; (8009fb0 <_sbrk_r+0x1c>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	602b      	str	r3, [r5, #0]
 8009fa0:	f7f6 ff8e 	bl	8000ec0 <_sbrk>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_sbrk_r+0x1a>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_sbrk_r+0x1a>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	200004cc 	.word	0x200004cc

08009fb4 <__malloc_lock>:
 8009fb4:	4801      	ldr	r0, [pc, #4]	; (8009fbc <__malloc_lock+0x8>)
 8009fb6:	f000 b811 	b.w	8009fdc <__retarget_lock_acquire_recursive>
 8009fba:	bf00      	nop
 8009fbc:	200004d4 	.word	0x200004d4

08009fc0 <__malloc_unlock>:
 8009fc0:	4801      	ldr	r0, [pc, #4]	; (8009fc8 <__malloc_unlock+0x8>)
 8009fc2:	f000 b80c 	b.w	8009fde <__retarget_lock_release_recursive>
 8009fc6:	bf00      	nop
 8009fc8:	200004d4 	.word	0x200004d4

08009fcc <_malloc_usable_size_r>:
 8009fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fd0:	1f18      	subs	r0, r3, #4
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	bfbc      	itt	lt
 8009fd6:	580b      	ldrlt	r3, [r1, r0]
 8009fd8:	18c0      	addlt	r0, r0, r3
 8009fda:	4770      	bx	lr

08009fdc <__retarget_lock_acquire_recursive>:
 8009fdc:	4770      	bx	lr

08009fde <__retarget_lock_release_recursive>:
 8009fde:	4770      	bx	lr

08009fe0 <_init>:
 8009fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe2:	bf00      	nop
 8009fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fe6:	bc08      	pop	{r3}
 8009fe8:	469e      	mov	lr, r3
 8009fea:	4770      	bx	lr

08009fec <_fini>:
 8009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fee:	bf00      	nop
 8009ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff2:	bc08      	pop	{r3}
 8009ff4:	469e      	mov	lr, r3
 8009ff6:	4770      	bx	lr
