
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: request[2] (input port clocked by core_clock)
Endpoint: grant[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    2.46    0.00    0.00    0.20 ^ request[2] (in)
                                         request[2] (net)
                  0.00    0.00    0.20 ^ input3/A (BUF_X1)
     1    3.65    0.01    0.02    0.22 ^ input3/Z (BUF_X1)
                                         net3 (net)
                  0.01    0.00    0.22 ^ _10_/A1 (AND2_X1)
     1    1.71    0.01    0.03    0.25 ^ _10_/ZN (AND2_X1)
                                         _02_ (net)
                  0.01    0.00    0.25 ^ grant[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.28    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.87    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ grant[2]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: grant[2]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: active (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.28    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.87    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ grant[2]$_SDFF_PN0_/CK (DFF_X1)
     2    4.56    0.01    0.09    0.14 v grant[2]$_SDFF_PN0_/Q (DFF_X1)
                                         net9 (net)
                  0.01    0.00    0.14 v _12_/A4 (OR4_X1)
     1    2.58    0.02    0.12    0.26 v _12_/ZN (OR4_X1)
                                         net6 (net)
                  0.02    0.00    0.26 v output6/A (BUF_X1)
     1    1.12    0.01    0.03    0.29 v output6/Z (BUF_X1)
                                         active (net)
                  0.01    0.00    0.29 v active (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: grant[2]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: active (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.28    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.87    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ grant[2]$_SDFF_PN0_/CK (DFF_X1)
     2    4.56    0.01    0.09    0.14 v grant[2]$_SDFF_PN0_/Q (DFF_X1)
                                         net9 (net)
                  0.01    0.00    0.14 v _12_/A4 (OR4_X1)
     1    2.58    0.02    0.12    0.26 v _12_/ZN (OR4_X1)
                                         net6 (net)
                  0.02    0.00    0.26 v output6/A (BUF_X1)
     1    1.12    0.01    0.03    0.29 v output6/Z (BUF_X1)
                                         active (net)
                  0.01    0.00    0.29 v active (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17952784895896912

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9043

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
53.24081039428711

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8778

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0531

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0538

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2898

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5102

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
176.052450

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.15e-05   1.20e-06   3.15e-07   2.30e-05  33.0%
Combinational          3.97e-06   2.41e-06   3.45e-07   6.73e-06   9.7%
Clock                  2.84e-05   1.15e-05   9.17e-08   3.99e-05  57.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.39e-05   1.51e-05   7.52e-07   6.97e-05 100.0%
                          77.3%      21.6%       1.1%
