Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Nov 23 16:08:51 2018
| Host         : ME4166-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.510        0.000                      0                  141        0.154        0.000                      0                  141        3.000        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100MHz            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.510        0.000                      0                  141        0.154        0.000                      0                  141       13.360        0.000                       0                   117  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.510ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.168ns (41.615%)  route 3.042ns (58.385%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.062 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.062    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.396 r  en_1Hz_count/m_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.396    en_1Hz_count/m_reg[20]_i_1_n_6
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    en_1Hz_count/m_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                194.510    

Slack (MET) :             194.531ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.147ns (41.379%)  route 3.042ns (58.621%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.062 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.062    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.375 r  en_1Hz_count/m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.375    en_1Hz_count/m_reg[20]_i_1_n_4
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    en_1Hz_count/m_reg[23]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                194.531    

Slack (MET) :             194.605ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.073ns (40.531%)  route 3.042ns (59.469%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.062 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.062    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.301 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.301    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                194.605    

Slack (MET) :             194.621ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.057ns (40.344%)  route 3.042ns (59.656%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.062 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.062    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.285 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.285    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                194.621    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.054ns (40.309%)  route 3.042ns (59.691%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.282 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.282    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.670ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.033ns (40.062%)  route 3.042ns (59.938%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.261 r  en_1Hz_count/m_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.261    en_1Hz_count/m_reg[16]_i_1_n_4
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    en_1Hz_count/m_reg[19]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                194.670    

Slack (MET) :             194.737ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.940ns (38.943%)  route 3.042ns (61.057%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.168 r  en_1Hz_count/m_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.168    en_1Hz_count/m_reg[12]_i_1__0_n_6
    SLICE_X1Y96          FDCE                                         r  en_1Hz_count/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.605   198.585    en_1Hz_count/clk_out1
    SLICE_X1Y96          FDCE                                         r  en_1Hz_count/m_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    en_1Hz_count/m_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                194.737    

Slack (MET) :             194.744ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.959ns (39.175%)  route 3.042ns (60.825%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.187 r  en_1Hz_count/m_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.187    en_1Hz_count/m_reg[16]_i_1_n_5
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[18]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    en_1Hz_count/m_reg[18]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                194.744    

Slack (MET) :             194.758ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.919ns (38.684%)  route 3.042ns (61.316%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.147 r  en_1Hz_count/m_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.147    en_1Hz_count/m_reg[12]_i_1__0_n_4
    SLICE_X1Y96          FDCE                                         r  en_1Hz_count/m_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.605   198.585    en_1Hz_count/clk_out1
    SLICE_X1Y96          FDCE                                         r  en_1Hz_count/m_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    en_1Hz_count/m_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                194.758    

Slack (MET) :             194.760ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.943ns (38.980%)  route 3.042ns (61.020%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.726    -0.814    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.148     0.791    en_1Hz_count/m_reg[19]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     0.915 f  en_1Hz_count/m[3]_i_5/O
                         net (fo=2, routed)           0.697     1.612    en_1Hz_count/m[3]_i_5_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     1.736 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=27, routed)          1.196     2.932    en_1Hz_count/en_1Hz
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.056 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.056    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.606 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.606    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.720 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.720    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.834    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.948 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.948    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.171 r  en_1Hz_count/m_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.171    en_1Hz_count/m_reg[16]_i_1_n_7
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.606   198.586    en_1Hz_count/clk_out1
    SLICE_X1Y97          FDCE                                         r  en_1Hz_count/m_reg[16]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    en_1Hz_count/m_reg[16]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                194.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 en_500Hz_count/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_500Hz_count/m_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    en_500Hz_count/clk_out1
    SLICE_X3Y99          FDCE                                         r  en_500Hz_count/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  en_500Hz_count/m_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.248    en_500Hz_count/m_reg[11]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.203 r  en_500Hz_count/m[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    en_500Hz_count/m[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.088 r  en_500Hz_count/m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.087    en_500Hz_count/m_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.033 r  en_500Hz_count/m_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.033    en_500Hz_count/m_reg[12]_i_1_n_7
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    en_500Hz_count/clk_out1
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    en_500Hz_count/m_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    rt_clock/count_hours/clk_out1
    SLICE_X9Y100         FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.327    rt_clock/count_hours/m_reg__0[1]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.048    -0.279 r  rt_clock/count_hours/m[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.279    rt_clock/count_hours/m[4]_i_2__0_n_0
    SLICE_X8Y100         FDCE                                         r  rt_clock/count_hours/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    rt_clock/count_hours/clk_out1
    SLICE_X8Y100         FDCE                                         r  rt_clock/count_hours/m_reg[4]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.131    -0.450    rt_clock/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    rt_clock/count_hours/clk_out1
    SLICE_X9Y100         FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.327    rt_clock/count_hours/m_reg__0[1]
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.045    -0.282 r  rt_clock/count_hours/m[2]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.282    rt_clock/count_hours/m[2]_i_1__4_n_0
    SLICE_X8Y100         FDCE                                         r  rt_clock/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    rt_clock/count_hours/clk_out1
    SLICE_X8Y100         FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.121    -0.460    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 en_500Hz_count/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_500Hz_count/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    en_500Hz_count/clk_out1
    SLICE_X3Y99          FDCE                                         r  en_500Hz_count/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  en_500Hz_count/m_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.248    en_500Hz_count/m_reg[11]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.203 r  en_500Hz_count/m[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    en_500Hz_count/m[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.088 r  en_500Hz_count/m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.087    en_500Hz_count/m_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.003 r  en_500Hz_count/m_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.003    en_500Hz_count/m_reg[12]_i_1_n_6
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    en_500Hz_count/clk_out1
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    en_500Hz_count/m_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 en_500Hz_count/m_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sd/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.235ns (40.593%)  route 0.344ns (59.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    en_500Hz_count/clk_out1
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  en_500Hz_count/m_reg[12]/Q
                         net (fo=2, routed)           0.158    -0.267    en_500Hz_count/m_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  en_500Hz_count/count[3]_i_2/O
                         net (fo=19, routed)          0.186    -0.035    sd/m_reg[11]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.049     0.014 r  sd/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.014    sd/count[3]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  sd/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    sd/clk_out1
    SLICE_X1Y99          FDCE                                         r  sd/count_reg[3]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.107    -0.179    sd/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 en_500Hz_count/m_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sd/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.180%)  route 0.344ns (59.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    en_500Hz_count/clk_out1
    SLICE_X3Y100         FDCE                                         r  en_500Hz_count/m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  en_500Hz_count/m_reg[12]/Q
                         net (fo=2, routed)           0.158    -0.267    en_500Hz_count/m_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  en_500Hz_count/count[3]_i_2/O
                         net (fo=19, routed)          0.186    -0.035    sd/m_reg[11]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.010 r  sd/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.010    sd/count[0]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  sd/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    sd/clk_out1
    SLICE_X1Y99          FDCE                                         r  sd/count_reg[0]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092    -0.194    sd/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 alarm_reg/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.598    -0.566    alarm_reg/count_hours/clk_out1
    SLICE_X6Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  alarm_reg/count_hours/m_reg[0]/Q
                         net (fo=14, routed)          0.128    -0.275    alarm_reg/count_hours/m_reg__0[0]
    SLICE_X7Y100         LUT3 (Prop_lut3_I1_O)        0.048    -0.227 r  alarm_reg/count_hours/m[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.227    alarm_reg/count_hours/m[2]_i_1__2_n_0
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.868    -0.804    alarm_reg/count_hours/clk_out1
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[2]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.107    -0.446    alarm_reg/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debounce_dn/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_minute/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.478%)  route 0.162ns (46.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    debounce_dn/clk_out1
    SLICE_X3Y96          FDCE                                         r  debounce_dn/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  debounce_dn/q_reg/Q
                         net (fo=4, routed)           0.162    -0.257    rt_clock/increment_minute/btn_m_stb
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.045    -0.212 r  rt_clock/increment_minute/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    rt_clock/increment_minute/state_n[0]
    SLICE_X5Y97          FDCE                                         r  rt_clock/increment_minute/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.875    -0.798    rt_clock/increment_minute/clk_out1
    SLICE_X5Y97          FDCE                                         r  rt_clock/increment_minute/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.091    -0.432    rt_clock/increment_minute/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 alarm_reg/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_hours/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.598    -0.566    alarm_reg/count_hours/clk_out1
    SLICE_X6Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  alarm_reg/count_hours/m_reg[0]/Q
                         net (fo=14, routed)          0.129    -0.274    alarm_reg/count_hours/m_reg__0[0]
    SLICE_X7Y100         LUT5 (Prop_lut5_I1_O)        0.049    -0.225 r  alarm_reg/count_hours/m[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    alarm_reg/count_hours/m[4]_i_2_n_0
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.868    -0.804    alarm_reg/count_hours/clk_out1
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[4]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.104    -0.449    alarm_reg/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 alarm_reg/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_hours/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.598    -0.566    alarm_reg/count_hours/clk_out1
    SLICE_X6Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  alarm_reg/count_hours/m_reg[0]/Q
                         net (fo=14, routed)          0.128    -0.275    alarm_reg/count_hours/m_reg__0[0]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  alarm_reg/count_hours/m[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.230    alarm_reg/count_hours/m[1]_i_1__3_n_0
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.868    -0.804    alarm_reg/count_hours/clk_out1
    SLICE_X7Y100         FDCE                                         r  alarm_reg/count_hours/m_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.091    -0.462    alarm_reg/count_hours/m_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y100     alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y100     alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y100     alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y99      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y100     alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y98      alarm_reg/count_minutes_1/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y98      alarm_reg/count_minutes_1/m_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      debounce_up/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      debounce_up/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      debounce_up/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      debounce_up/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      debounce_up/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      debounce_up/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      debounce_up/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      debounce_up/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      debounce_up/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y96      debounce_up/d_prev_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y100     alarm_reg/count_hours/m_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y100     alarm_reg/count_hours/m_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y100     alarm_reg/count_hours/m_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y99      alarm_reg/count_hours/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y99      alarm_reg/count_hours/m_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y100     alarm_reg/count_hours/m_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      alarm_reg/count_minutes_1/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      alarm_reg/count_minutes_1/m_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y98      alarm_reg/count_minutes_1/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y98      alarm_reg/count_minutes_1/m_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



