

================================================================
== Vitis HLS Report for 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1'
================================================================
* Date:           Wed Jan 14 16:41:28 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_store_res3_store_res3_l_0_l_store_res3_l_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1065|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     1028|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1028|     1155|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln128_1_fu_152_p2      |         +|   0|  0|   20|          13|           1|
    |add_ln128_fu_164_p2        |         +|   0|  0|   14|           7|           1|
    |add_ln129_fu_229_p2        |         +|   0|  0|   14|           7|           1|
    |add_ln131_fu_208_p2        |         +|   0|  0|   19|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln128_fu_146_p2       |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln129_fu_170_p2       |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln132_fu_223_p2       |      icmp|   0|  0|    9|           4|           2|
    |select_ln128_1_fu_258_p3   |    select|   0|  0|  473|           1|           1|
    |select_ln128_2_fu_184_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln128_fu_176_p3     |    select|   0|  0|    7|           1|           1|
    |select_ln132_fu_295_p3     |    select|   0|  0|  473|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1065|          70|          53|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_store_res3_l_0_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_store_res3_l_1_load  |   9|          2|    7|         14|
    |gmem3_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_88                  |   9|          2|   13|         26|
    |phi_ln132_fu_76                       |   9|          2|  480|        960|
    |store_res3_l_0_fu_84                  |   9|          2|    7|         14|
    |store_res3_l_1_fu_80                  |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|  537|       1074|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln128_reg_340                |    1|   0|    1|          0|
    |icmp_ln129_reg_344                |    1|   0|    1|          0|
    |icmp_ln132_reg_354                |    1|   0|    1|          0|
    |icmp_ln132_reg_354_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_fu_88              |   13|   0|   13|          0|
    |or_ln_reg_364                     |  512|   0|  512|          0|
    |phi_ln132_fu_76                   |  480|   0|  480|          0|
    |store_res3_l_0_fu_84              |    7|   0|    7|          0|
    |store_res3_l_1_fu_80              |    7|   0|    7|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1028|   0| 1028|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1|  return value|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|  512|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|   64|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|  512|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                                                                 gmem3|       pointer|
|sext_ln128            |   in|   58|     ap_none|                                                            sext_ln128|        scalar|
|v46_address0          |  out|   12|   ap_memory|                                                                   v46|         array|
|v46_ce0               |  out|    1|   ap_memory|                                                                   v46|         array|
|v46_q0                |   in|   32|   ap_memory|                                                                   v46|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln132 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%store_res3_l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'store_res3_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_res3_l_0 = alloca i32 1"   --->   Operation 8 'alloca' 'store_res3_l_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln128_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln128"   --->   Operation 10 'read' 'sext_ln128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln128_cast = sext i58 %sext_ln128_read"   --->   Operation 11 'sext' 'sext_ln128_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_7, i32 0, i32 0, void @empty_23, i32 64, i32 4096, void @empty_3, void @empty_6, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %store_res3_l_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %store_res3_l_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln132"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:128]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln128 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:128]   --->   Operation 19 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln128_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:128]   --->   Operation 20 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.split2, void %.exitStub" [kernel.cpp:128]   --->   Operation 21 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_res3_l_1_load = load i7 %store_res3_l_1" [kernel.cpp:129]   --->   Operation 22 'load' 'store_res3_l_1_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_res3_l_0_load = load i7 %store_res3_l_0" [kernel.cpp:128]   --->   Operation 23 'load' 'store_res3_l_0_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%add_ln128 = add i7 %store_res3_l_0_load, i7 1" [kernel.cpp:128]   --->   Operation 24 'add' 'add_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp_eq  i7 %store_res3_l_1_load, i7 64" [kernel.cpp:129]   --->   Operation 25 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln128 = select i1 %icmp_ln129, i7 0, i7 %store_res3_l_1_load" [kernel.cpp:128]   --->   Operation 26 'select' 'select_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln128_2 = select i1 %icmp_ln129, i7 %add_ln128, i7 %store_res3_l_0_load" [kernel.cpp:128]   --->   Operation 27 'select' 'select_ln128_2' <Predicate = (!icmp_ln128)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i7 %select_ln128_2" [kernel.cpp:131]   --->   Operation 28 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln131, i6 0" [kernel.cpp:129]   --->   Operation 29 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %select_ln128" [kernel.cpp:131]   --->   Operation 30 'zext' 'zext_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%add_ln131 = add i12 %tmp_cast, i12 %zext_ln131" [kernel.cpp:131]   --->   Operation 31 'add' 'add_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i12 %add_ln131" [kernel.cpp:131]   --->   Operation 32 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v46_addr = getelementptr i32 %v46, i64 0, i64 %zext_ln131_1" [kernel.cpp:131]   --->   Operation 33 'getelementptr' 'v46_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i7 %select_ln128" [kernel.cpp:129]   --->   Operation 34 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%v50 = load i12 %v46_addr" [kernel.cpp:131]   --->   Operation 35 'load' 'v50' <Predicate = (!icmp_ln128)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln132 = icmp_eq  i4 %trunc_ln129, i4 15" [kernel.cpp:132]   --->   Operation 36 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split._crit_edge, void" [kernel.cpp:132]   --->   Operation 37 'br' 'br_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln129 = add i7 %select_ln128, i7 1" [kernel.cpp:129]   --->   Operation 38 'add' 'add_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln128 = store i13 %add_ln128_1, i13 %indvar_flatten" [kernel.cpp:128]   --->   Operation 39 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.46>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln128 = store i7 %select_ln128_2, i7 %store_res3_l_0" [kernel.cpp:128]   --->   Operation 40 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln129 = store i7 %add_ln129, i7 %store_res3_l_1" [kernel.cpp:129]   --->   Operation 41 'store' 'store_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i512 %gmem3, i64 %sext_ln128_cast" [kernel.cpp:128]   --->   Operation 42 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%phi_ln132_load = load i480 %phi_ln132" [kernel.cpp:128]   --->   Operation 43 'load' 'phi_ln132_load' <Predicate = (!icmp_ln128 & !icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_store_res3_store_res3_l_0_l_store_res3_l_1_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.61ns)   --->   "%select_ln128_1 = select i1 %icmp_ln129, i480 0, i480 %phi_ln132_load" [kernel.cpp:128]   --->   Operation 46 'select' 'select_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln129 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [kernel.cpp:129]   --->   Operation 47 'specpipeline' 'specpipeline_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:129]   --->   Operation 48 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%v50 = load i12 %v46_addr" [kernel.cpp:131]   --->   Operation 49 'load' 'v50' <Predicate = (!icmp_ln128)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln132 = bitcast i32 %v50" [kernel.cpp:132]   --->   Operation 50 'bitcast' 'bitcast_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln132, i480 %select_ln128_1" [kernel.cpp:132]   --->   Operation 51 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln128_1, i32 32, i32 479" [kernel.cpp:128]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (!icmp_ln128 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln132, i448 %tmp_1" [kernel.cpp:132]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln128 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.61ns)   --->   "%select_ln132 = select i1 %icmp_ln132, i480 0, i480 %tmp_2" [kernel.cpp:132]   --->   Operation 54 'select' 'select_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln132 = store i480 %select_ln132, i480 %phi_ln132" [kernel.cpp:132]   --->   Operation 55 'store' 'store_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem3_addr, i512 %or_ln, i64 18446744073709551615" [kernel.cpp:132]   --->   Operation 57 'write' 'write_ln132' <Predicate = (icmp_ln132)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln132 = br void %.split._crit_edge" [kernel.cpp:132]   --->   Operation 58 'br' 'br_ln132' <Predicate = (icmp_ln132)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln128]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln132           (alloca           ) [ 0110]
store_res3_l_1      (alloca           ) [ 0100]
store_res3_l_0      (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
sext_ln128_read     (read             ) [ 0000]
sext_ln128_cast     (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln128          (icmp             ) [ 0110]
add_ln128_1         (add              ) [ 0000]
br_ln128            (br               ) [ 0000]
store_res3_l_1_load (load             ) [ 0000]
store_res3_l_0_load (load             ) [ 0000]
add_ln128           (add              ) [ 0000]
icmp_ln129          (icmp             ) [ 0110]
select_ln128        (select           ) [ 0000]
select_ln128_2      (select           ) [ 0000]
trunc_ln131         (trunc            ) [ 0000]
tmp_cast            (bitconcatenate   ) [ 0000]
zext_ln131          (zext             ) [ 0000]
add_ln131           (add              ) [ 0000]
zext_ln131_1        (zext             ) [ 0000]
v46_addr            (getelementptr    ) [ 0110]
trunc_ln129         (trunc            ) [ 0000]
icmp_ln132          (icmp             ) [ 0111]
br_ln132            (br               ) [ 0000]
add_ln129           (add              ) [ 0000]
store_ln128         (store            ) [ 0000]
store_ln128         (store            ) [ 0000]
store_ln129         (store            ) [ 0000]
gmem3_addr          (getelementptr    ) [ 0101]
phi_ln132_load      (load             ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
select_ln128_1      (select           ) [ 0000]
specpipeline_ln129  (specpipeline     ) [ 0000]
specloopname_ln129  (specloopname     ) [ 0000]
v50                 (load             ) [ 0000]
bitcast_ln132       (bitcast          ) [ 0000]
or_ln               (bitconcatenate   ) [ 0101]
tmp_1               (partselect       ) [ 0000]
tmp_2               (bitconcatenate   ) [ 0000]
select_ln132        (select           ) [ 0000]
store_ln132         (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln132         (write            ) [ 0000]
br_ln132            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln128">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v46">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_store_res3_store_res3_l_0_l_store_res3_l_1_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_ln132_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln132/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_res3_l_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_res3_l_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_res3_l_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_res3_l_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln128_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="58" slack="0"/>
<pin id="94" dir="0" index="1" bw="58" slack="0"/>
<pin id="95" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln128_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln132_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="512" slack="1"/>
<pin id="101" dir="0" index="2" bw="512" slack="1"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln132/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v46_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v46_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v50/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln128_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="58" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="480" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln128_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln128_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_res3_l_1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="store_res3_l_1_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_res3_l_0_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="store_res3_l_0_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln128_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln129_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln128_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln128_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln131_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln131_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln131_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln131_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln129_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln132_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln129_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln128_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln128_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln129_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="gmem3_addr_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="phi_ln132_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="480" slack="1"/>
<pin id="257" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln132_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln128_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="480" slack="0"/>
<pin id="261" dir="0" index="2" bw="480" slack="0"/>
<pin id="262" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln132_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln132/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="512" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="480" slack="0"/>
<pin id="273" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="448" slack="0"/>
<pin id="279" dir="0" index="1" bw="480" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="10" slack="0"/>
<pin id="282" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="480" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="448" slack="0"/>
<pin id="291" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln132_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="480" slack="0"/>
<pin id="298" dir="0" index="2" bw="480" slack="0"/>
<pin id="299" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln132_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="480" slack="0"/>
<pin id="304" dir="0" index="1" bw="480" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="phi_ln132_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="480" slack="0"/>
<pin id="309" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln132 "/>
</bind>
</comp>

<comp id="314" class="1005" name="store_res3_l_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="store_res3_l_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="store_res3_l_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="store_res3_l_0 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="335" class="1005" name="sext_ln128_cast_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln128_cast "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln128_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln129_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="349" class="1005" name="v46_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v46_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln132_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem3_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="512" slack="1"/>
<pin id="361" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="or_ln_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="512" slack="1"/>
<pin id="366" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="92" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="161" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="176" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="196" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="222"><net_src comp="176" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="176" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="152" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="184" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="229" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="113" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="258" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="265" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="277" pin="4"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="287" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="76" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="317"><net_src comp="80" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="324"><net_src comp="84" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="331"><net_src comp="88" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="338"><net_src comp="119" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="343"><net_src comp="146" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="170" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="352"><net_src comp="106" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="357"><net_src comp="223" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="362"><net_src comp="250" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="367"><net_src comp="269" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {3 }
	Port: v46 | {}
 - Input state : 
	Port: store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 : gmem3 | {}
	Port: store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 : sext_ln128 | {1 }
	Port: store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 : v46 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln128 : 2
		add_ln128_1 : 2
		br_ln128 : 3
		store_res3_l_1_load : 1
		store_res3_l_0_load : 1
		add_ln128 : 2
		icmp_ln129 : 2
		select_ln128 : 3
		select_ln128_2 : 3
		trunc_ln131 : 4
		tmp_cast : 5
		zext_ln131 : 4
		add_ln131 : 6
		zext_ln131_1 : 7
		v46_addr : 8
		trunc_ln129 : 4
		v50 : 9
		icmp_ln132 : 5
		br_ln132 : 6
		add_ln129 : 4
		store_ln128 : 3
		store_ln128 : 4
		store_ln129 : 5
	State 2
		select_ln128_1 : 1
		bitcast_ln132 : 1
		or_ln : 2
		tmp_1 : 2
		tmp_2 : 3
		select_ln132 : 4
		store_ln132 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln128_fu_176    |    0    |    7    |
|  select  |    select_ln128_2_fu_184   |    0    |    7    |
|          |    select_ln128_1_fu_258   |    0    |   473   |
|          |     select_ln132_fu_295    |    0    |   473   |
|----------|----------------------------|---------|---------|
|          |     add_ln128_1_fu_152     |    0    |    20   |
|    add   |      add_ln128_fu_164      |    0    |    14   |
|          |      add_ln131_fu_208      |    0    |    19   |
|          |      add_ln129_fu_229      |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln128_fu_146     |    0    |    12   |
|   icmp   |      icmp_ln129_fu_170     |    0    |    10   |
|          |      icmp_ln132_fu_223     |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln128_read_read_fu_92 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln132_write_fu_98  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln128_cast_fu_119   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln131_fu_192     |    0    |    0    |
|          |     trunc_ln129_fu_219     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_cast_fu_196      |    0    |    0    |
|bitconcatenate|        or_ln_fu_269        |    0    |    0    |
|          |        tmp_2_fu_287        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln131_fu_204     |    0    |    0    |
|          |     zext_ln131_1_fu_214    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_277        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1058  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem3_addr_reg_359  |   512  |
|   icmp_ln128_reg_340  |    1   |
|   icmp_ln129_reg_344  |    1   |
|   icmp_ln132_reg_354  |    1   |
| indvar_flatten_reg_328|   13   |
|     or_ln_reg_364     |   512  |
|   phi_ln132_reg_307   |   480  |
|sext_ln128_cast_reg_335|   64   |
| store_res3_l_0_reg_321|    7   |
| store_res3_l_1_reg_314|    7   |
|    v46_addr_reg_349   |   12   |
+-----------------------+--------+
|         Total         |  1610  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1058  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1610  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1610  |  1067  |
+-----------+--------+--------+--------+
