OpenROAD c295b08a99aacb6147b9c51104627e78ac3859e3 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/toast_top/runs/modified_without/tmp/routing/16-fill.odb'...
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   toast_top
Die area:                 ( 0 0 ) ( 440500 451220 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     27847
Number of terminals:      202
Number of snets:          2
Number of nets:           9117

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 272.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 363838.
[INFO DRT-0033] mcon shape region query size = 299927.
[INFO DRT-0033] met1 shape region query size = 76729.
[INFO DRT-0033] via shape region query size = 2370.
[INFO DRT-0033] met2 shape region query size = 1524.
[INFO DRT-0033] via2 shape region query size = 1896.
[INFO DRT-0033] met3 shape region query size = 1520.
[INFO DRT-0033] via3 shape region query size = 1896.
[INFO DRT-0033] met4 shape region query size = 504.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1068 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 254 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0084]   Complete 9278 groups.
#scanned instances     = 27847
#unique  instances     = 272
#stdCellGenAp          = 7920
#stdCellValidPlanarAp  = 35
#stdCellValidViaAp     = 6134
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 32313
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:15, memory = 245.39 (MB), peak = 250.11 (MB)

Number of guides:     89320

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 63 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 65 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 28558.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 24726.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14584.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2345.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 857.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 15.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 43999 vertical wires in 2 frboxes and 27086 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 7604 vertical wires in 2 frboxes and 9105 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 412.79 (MB), peak = 417.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 412.89 (MB), peak = 417.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 686.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 977.97 (MB).
    Completing 30% with 1665 violations.
    elapsed time = 00:00:38, memory = 995.98 (MB).
    Completing 40% with 1665 violations.
    elapsed time = 00:00:48, memory = 996.35 (MB).
    Completing 50% with 1665 violations.
    elapsed time = 00:00:59, memory = 1065.77 (MB).
    Completing 60% with 3155 violations.
    elapsed time = 00:01:15, memory = 1057.67 (MB).
    Completing 70% with 3155 violations.
    elapsed time = 00:01:28, memory = 1057.68 (MB).
    Completing 80% with 4533 violations.
    elapsed time = 00:01:47, memory = 1069.60 (MB).
    Completing 90% with 4533 violations.
    elapsed time = 00:02:02, memory = 1069.82 (MB).
    Completing 100% with 5843 violations.
    elapsed time = 00:02:20, memory = 1049.27 (MB).
[INFO DRT-0199]   Number of violations = 9422.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0     27      0      0      0      0      0      0
Metal Spacing       19      0    824      0    282     15      1      0
Min Hole             0      0      2      0      0      0      0      0
Recheck              4      0   2205      0   1110    190     69      1
Short                0      1   3982      1    683      5      1      0
[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:02:20, memory = 1069.52 (MB), peak = 1157.77 (MB)
Total wire length = 514238 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 188836 um.
Total wire length on LAYER met2 = 200705 um.
Total wire length on LAYER met3 = 74428 um.
Total wire length on LAYER met4 = 48934 um.
Total wire length on LAYER met5 = 1332 um.
Total number of vias = 78916.
Up-via summary (total 78916):.

------------------------
 FR_MASTERSLICE        0
            li1    32651
           met1    41039
           met2     3657
           met3     1546
           met4       23
------------------------
                   78916


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9422 violations.
    elapsed time = 00:00:08, memory = 1084.13 (MB).
    Completing 20% with 9422 violations.
    elapsed time = 00:00:20, memory = 1084.28 (MB).
    Completing 30% with 7683 violations.
    elapsed time = 00:00:31, memory = 1084.41 (MB).
    Completing 40% with 7683 violations.
    elapsed time = 00:00:42, memory = 1097.76 (MB).
    Completing 50% with 7683 violations.
    elapsed time = 00:00:54, memory = 1207.36 (MB).
    Completing 60% with 6077 violations.
    elapsed time = 00:01:07, memory = 1097.71 (MB).
    Completing 70% with 6077 violations.
    elapsed time = 00:01:18, memory = 1101.95 (MB).
    Completing 80% with 4701 violations.
    elapsed time = 00:01:27, memory = 1101.74 (MB).
    Completing 90% with 4701 violations.
    elapsed time = 00:01:41, memory = 1101.74 (MB).
    Completing 100% with 3245 violations.
    elapsed time = 00:01:48, memory = 1101.77 (MB).
[INFO DRT-0199]   Number of violations = 3867.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      1      0      0      0
Metal Spacing        0    399      0    150      3      5
Min Hole             0      1      0      0      0      0
Recheck              0      0      0      0    622      0
Short                0   2504      0    175      2      3
[INFO DRT-0267] cpu time = 00:03:30, elapsed time = 00:01:49, memory = 1101.77 (MB), peak = 1207.53 (MB)
Total wire length = 510502 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 187363 um.
Total wire length on LAYER met2 = 199172 um.
Total wire length on LAYER met3 = 74079 um.
Total wire length on LAYER met4 = 48570 um.
Total wire length on LAYER met5 = 1317 um.
Total number of vias = 78456.
Up-via summary (total 78456):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40693
           met2     3604
           met3     1495
           met4       23
------------------------
                   78456


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3867 violations.
    elapsed time = 00:00:06, memory = 1101.77 (MB).
    Completing 20% with 3867 violations.
    elapsed time = 00:00:18, memory = 1101.97 (MB).
    Completing 30% with 3825 violations.
    elapsed time = 00:00:28, memory = 1101.97 (MB).
    Completing 40% with 3825 violations.
    elapsed time = 00:00:40, memory = 1101.98 (MB).
    Completing 50% with 3825 violations.
    elapsed time = 00:00:51, memory = 1123.89 (MB).
    Completing 60% with 3504 violations.
    elapsed time = 00:01:02, memory = 1101.98 (MB).
    Completing 70% with 3504 violations.
    elapsed time = 00:01:12, memory = 1101.98 (MB).
    Completing 80% with 3569 violations.
    elapsed time = 00:01:23, memory = 1101.75 (MB).
    Completing 90% with 3569 violations.
    elapsed time = 00:01:33, memory = 1101.75 (MB).
    Completing 100% with 3431 violations.
    elapsed time = 00:01:47, memory = 1101.76 (MB).
[INFO DRT-0199]   Number of violations = 4348.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          7      0      0      0      0
Metal Spacing        0    401    155      9      0
Recheck              0      0      0    917      0
Short                0   2647    201      7      4
[INFO DRT-0267] cpu time = 00:03:30, elapsed time = 00:01:47, memory = 1101.76 (MB), peak = 1207.53 (MB)
Total wire length = 509157 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 186757 um.
Total wire length on LAYER met2 = 198910 um.
Total wire length on LAYER met3 = 73640 um.
Total wire length on LAYER met4 = 48538 um.
Total wire length on LAYER met5 = 1310 um.
Total number of vias = 78228.
Up-via summary (total 78228):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40432
           met2     3639
           met3     1493
           met4       23
------------------------
                   78228


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4348 violations.
    elapsed time = 00:00:10, memory = 1104.27 (MB).
    Completing 20% with 4348 violations.
    elapsed time = 00:00:19, memory = 1104.31 (MB).
    Completing 30% with 3589 violations.
    elapsed time = 00:00:25, memory = 1167.30 (MB).
    Completing 40% with 3589 violations.
    elapsed time = 00:00:31, memory = 1167.50 (MB).
    Completing 50% with 3589 violations.
    elapsed time = 00:00:39, memory = 1167.50 (MB).
    Completing 60% with 2678 violations.
    elapsed time = 00:00:48, memory = 1167.45 (MB).
    Completing 70% with 2678 violations.
    elapsed time = 00:01:00, memory = 1167.50 (MB).
    Completing 80% with 1943 violations.
    elapsed time = 00:01:06, memory = 1167.81 (MB).
    Completing 90% with 1943 violations.
    elapsed time = 00:01:13, memory = 1167.81 (MB).
    Completing 100% with 604 violations.
    elapsed time = 00:01:29, memory = 1167.93 (MB).
[INFO DRT-0199]   Number of violations = 604.
Viol/Layer        mcon   met1    via   met2   met4
Cut Spacing          1      0      1      0      0
Metal Spacing        0    123      0     19      0
Min Hole             0      1      0      0      0
Short                0    420      0     38      1
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:01:29, memory = 1167.93 (MB), peak = 1215.43 (MB)
Total wire length = 508730 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 177141 um.
Total wire length on LAYER met2 = 197586 um.
Total wire length on LAYER met3 = 82759 um.
Total wire length on LAYER met4 = 49907 um.
Total wire length on LAYER met5 = 1335 um.
Total number of vias = 79784.
Up-via summary (total 79784):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40604
           met2     4906
           met3     1610
           met4       23
------------------------
                   79784


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 604 violations.
    elapsed time = 00:00:00, memory = 1167.95 (MB).
    Completing 20% with 604 violations.
    elapsed time = 00:00:03, memory = 1167.97 (MB).
    Completing 30% with 492 violations.
    elapsed time = 00:00:04, memory = 1167.97 (MB).
    Completing 40% with 492 violations.
    elapsed time = 00:00:05, memory = 1167.97 (MB).
    Completing 50% with 492 violations.
    elapsed time = 00:00:12, memory = 1167.97 (MB).
    Completing 60% with 356 violations.
    elapsed time = 00:00:14, memory = 1167.97 (MB).
    Completing 70% with 356 violations.
    elapsed time = 00:00:16, memory = 1167.97 (MB).
    Completing 80% with 156 violations.
    elapsed time = 00:00:17, memory = 1167.97 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:00:19, memory = 1167.97 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:21, memory = 1167.97 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        1      2
Short               14      2
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:21, memory = 1167.97 (MB), peak = 1215.43 (MB)
Total wire length = 508635 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176393 um.
Total wire length on LAYER met2 = 197545 um.
Total wire length on LAYER met3 = 83400 um.
Total wire length on LAYER met4 = 49960 um.
Total wire length on LAYER met5 = 1335 um.
Total number of vias = 79865.
Up-via summary (total 79865):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40598
           met2     4992
           met3     1611
           met4       23
------------------------
                   79865


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 1167.97 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 1167.97 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:10, memory = 1167.97 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                5      2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1167.97 (MB), peak = 1215.43 (MB)
Total wire length = 508627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176395 um.
Total wire length on LAYER met2 = 197506 um.
Total wire length on LAYER met3 = 83393 um.
Total wire length on LAYER met4 = 49996 um.
Total wire length on LAYER met5 = 1335 um.
Total number of vias = 79868.
Up-via summary (total 79868):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40598
           met2     4993
           met3     1613
           met4       23
------------------------
                   79868


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 1167.97 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 1167.97 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 1167.97 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 1167.97 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 1167.97 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 1167.97 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 1167.97 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1167.97 (MB), peak = 1215.43 (MB)
Total wire length = 508650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176388 um.
Total wire length on LAYER met2 = 197498 um.
Total wire length on LAYER met3 = 83420 um.
Total wire length on LAYER met4 = 50006 um.
Total wire length on LAYER met5 = 1335 um.
Total number of vias = 79877.
Up-via summary (total 79877):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40601
           met2     4997
           met3     1615
           met4       23
------------------------
                   79877


[INFO DRT-0198] Complete detail routing.
Total wire length = 508650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176388 um.
Total wire length on LAYER met2 = 197498 um.
Total wire length on LAYER met3 = 83420 um.
Total wire length on LAYER met4 = 50006 um.
Total wire length on LAYER met5 = 1335 um.
Total number of vias = 79877.
Up-via summary (total 79877):.

------------------------
 FR_MASTERSLICE        0
            li1    32641
           met1    40601
           met2     4997
           met3     1615
           met4       23
------------------------
                   79877


[INFO DRT-0267] cpu time = 00:15:15, elapsed time = 00:08:02, memory = 1167.97 (MB), peak = 1215.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/toast_top/runs/modified_without/results/routing/toast_top.odb...
Writing netlist to /openlane/designs/toast_top/runs/modified_without/results/routing/toast_top.nl.v...
Writing powered netlist to /openlane/designs/toast_top/runs/modified_without/results/routing/toast_top.pnl.v...
Writing layout to /openlane/designs/toast_top/runs/modified_without/results/routing/toast_top.def...
