{
 "Files" : [
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/crc32.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/rmii_rx.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/rmii_tx.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/src/fifo_sc_hs/fifo_sc_2048x8.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/nguye/Documents/GitHub/gowin_riscv/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}