

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_6_6_s'
================================================================
* Date:           Thu May 27 10:45:15 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.107 us | 0.107 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       14|       14|         2|          1|          1|    14|    yes   |
        |- Loop 2  |       14|       14|         2|          1|          1|    14|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       52|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      314|    -|
|Register             |        -|      -|      958|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      958|      366|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_269_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_351_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_133                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_263_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln637_fu_345_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_condition_237                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  52|          30|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_179_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_02_0_i_phi_fu_167_p4       |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_187  |  62|         15|   32|        480|
    |ap_sig_allocacmp_local_U_0_0_064_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_84_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_85_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_86_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_87_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_88_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_89_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_90_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_91_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_92_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_93_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_94_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_95_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_96_load            |   9|          2|   32|         64|
    |c3_0_i_reg_175                          |   9|          2|    4|          8|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_163                        |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 314|         69|  504|       1430|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_187  |  32|   0|   32|          0|
    |c2_V_reg_515                            |   5|   0|    5|          0|
    |c3_0_i_reg_175                          |   4|   0|    4|          0|
    |c3_reg_524                              |   4|   0|    4|          0|
    |icmp_ln587_reg_511                      |   1|   0|    1|          0|
    |icmp_ln637_reg_520                      |   1|   0|    1|          0|
    |local_U_0_0_064_load_reg_441            |  32|   0|   32|          0|
    |p_02_0_i_reg_163                        |   5|   0|    5|          0|
    |tmp_84_fu_98                            |  32|   0|   32|          0|
    |tmp_84_load_reg_446                     |  32|   0|   32|          0|
    |tmp_85_fu_102                           |  32|   0|   32|          0|
    |tmp_85_load_reg_451                     |  32|   0|   32|          0|
    |tmp_86_fu_106                           |  32|   0|   32|          0|
    |tmp_86_load_reg_456                     |  32|   0|   32|          0|
    |tmp_87_fu_110                           |  32|   0|   32|          0|
    |tmp_87_load_reg_461                     |  32|   0|   32|          0|
    |tmp_88_fu_114                           |  32|   0|   32|          0|
    |tmp_88_load_reg_466                     |  32|   0|   32|          0|
    |tmp_89_fu_118                           |  32|   0|   32|          0|
    |tmp_89_load_reg_471                     |  32|   0|   32|          0|
    |tmp_90_fu_122                           |  32|   0|   32|          0|
    |tmp_90_load_reg_476                     |  32|   0|   32|          0|
    |tmp_91_fu_126                           |  32|   0|   32|          0|
    |tmp_91_load_reg_481                     |  32|   0|   32|          0|
    |tmp_92_fu_130                           |  32|   0|   32|          0|
    |tmp_92_load_reg_486                     |  32|   0|   32|          0|
    |tmp_93_fu_134                           |  32|   0|   32|          0|
    |tmp_93_load_reg_491                     |  32|   0|   32|          0|
    |tmp_94_fu_138                           |  32|   0|   32|          0|
    |tmp_94_load_reg_496                     |  32|   0|   32|          0|
    |tmp_95_fu_142                           |  32|   0|   32|          0|
    |tmp_95_load_reg_501                     |  32|   0|   32|          0|
    |tmp_96_fu_146                           |  32|   0|   32|          0|
    |tmp_96_load_reg_506                     |  32|   0|   32|          0|
    |tmp_fu_94                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 958|   0|  958|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

