# compile vhdl design source files
vhdl xpm  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../BRAM_Doc.ip_user_files/bd/BRAM/hdl/BRAM.vhd"
vhdl xil_defaultlib  "../../../BRAM_Doc.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd"
vhdl xil_defaultlib  "../../../BRAM_Doc.srcs/sim_1/new/BRAM_tb.vhd"

# Do not sort compile order
nosort
