# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 200634833 # Weave simulation time
 time: # Simulator time breakdown
  init: 854802540411
  bound: 89417973341
  weave: 48186821302
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 7915 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 79150002 # Simulated unhalted cycles
   cCycles: 1640725 # Cycles due to contention stalls
   instrs: 100017966 # Simulated instructions
   uops: 113817692 # Retired micro-ops
   bbls: 14847990 # Basic blocks
   approxInstrs: 596117 # Instrs with approx uop decoding
   mispredBranches: 789679 # Mispredicted branches
   condBranches: 12877037 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19609876 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 198 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 162 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 20088 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25374992 # Filtered GETS hits
   fhGETX: 11438262 # Filtered GETX hits
   hGETS: 987362 # GETS hits
   hGETX: 1628130 # GETX hits
   mGETS: 1935285 # GETS misses
   mGETXIM: 1093142 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 83259986 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 940427 # GETS hits
   hGETX: 118931 # GETX hits
   mGETS: 995020 # GETS misses
   mGETXIM: 974211 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 942954 # Clean evictions (from lower level)
   PUTX: 2084961 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 52994184 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 986527 # GETS hits
   hGETX: 919008 # GETX hits
   mGETS: 8493 # GETS misses
   mGETXIM: 55203 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 580552 # Clean evictions (from lower level)
   PUTX: 1384583 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5732640 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 15927 # Read requests
   wr: 284 # Write requests
   rdlat: 2143873 # Total latency experienced by read requests
   wrlat: 39129 # Total latency experienced by write requests
   rdhits: 263 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 30
    12: 43
    13: 14790
    14: 631
    15: 113
    16: 22
    17: 20
    18: 18
    19: 20
    20: 35
    21: 43
    22: 4
    23: 17
    24: 2
    25: 8
    26: 4
    27: 3
    28: 7
    29: 6
    30: 6
    31: 5
    32: 11
    33: 1
    34: 4
    35: 7
    36: 9
    37: 12
    38: 9
    39: 2
    40: 15
    41: 10
    42: 13
    43: 2
    44: 1
    45: 1
    46: 0
    47: 0
    48: 2
    49: 0
    50: 1
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 15925 # Read requests
   wr: 285 # Write requests
   rdlat: 2156422 # Total latency experienced by read requests
   wrlat: 39326 # Total latency experienced by write requests
   rdhits: 278 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 25
    12: 51
    13: 14719
    14: 679
    15: 124
    16: 24
    17: 9
    18: 24
    19: 25
    20: 28
    21: 27
    22: 0
    23: 5
    24: 3
    25: 9
    26: 3
    27: 2
    28: 9
    29: 4
    30: 16
    31: 4
    32: 3
    33: 7
    34: 19
    35: 12
    36: 12
    37: 15
    38: 16
    39: 10
    40: 6
    41: 12
    42: 15
    43: 1
    44: 1
    45: 1
    46: 1
    47: 3
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 15932 # Read requests
   wr: 291 # Write requests
   rdlat: 2145752 # Total latency experienced by read requests
   wrlat: 40212 # Total latency experienced by write requests
   rdhits: 284 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 29
    12: 59
    13: 14815
    14: 609
    15: 94
    16: 31
    17: 20
    18: 16
    19: 19
    20: 29
    21: 40
    22: 2
    23: 13
    24: 4
    25: 5
    26: 6
    27: 9
    28: 4
    29: 4
    30: 7
    31: 10
    32: 5
    33: 10
    34: 7
    35: 3
    36: 3
    37: 16
    38: 13
    39: 8
    40: 12
    41: 10
    42: 8
    43: 2
    44: 0
    45: 3
    46: 0
    47: 4
    48: 1
    49: 2
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 15912 # Read requests
   wr: 273 # Write requests
   rdlat: 2148536 # Total latency experienced by read requests
   wrlat: 38014 # Total latency experienced by write requests
   rdhits: 278 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 29
    12: 49
    13: 14788
    14: 640
    15: 106
    16: 20
    17: 21
    18: 12
    19: 21
    20: 24
    21: 31
    22: 0
    23: 7
    24: 7
    25: 6
    26: 5
    27: 4
    28: 5
    29: 6
    30: 12
    31: 2
    32: 6
    33: 6
    34: 14
    35: 12
    36: 5
    37: 15
    38: 11
    39: 15
    40: 8
    41: 9
    42: 8
    43: 2
    44: 2
    45: 1
    46: 1
    47: 1
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 7915
  rqSzHist: # Run queue size histogram
   0: 7915
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 79150002
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100017966
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
