// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
// Copyright (c) 2022 AmadeusGhost <amadeus@jmu.edu.cn>

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include "rk3568.dtsi"

// version: 17
// last_comp_version: 16
// boot_cpuid_phys: 0x0

/ {
    compatible = "hinlink,opc-h68k-d", "rockchip,rk3568";
    interrupt-parent = <0x1>;
    #address-cells = <0x2>;
    #size-cells = <0x2>;
    model = "HINLINK OPC-H68K Series";
    ddr3-params {
        version = <0x100>;
        expanded_version = <0x0>;
        reserved = <0x0>;
        freq_0 = <0x420>;
        freq_1 = <0x144>;
        freq_2 = <0x210>;
        freq_3 = <0x30C>;
        freq_4 = <0x0>;
        freq_5 = <0x0>;
        pd_idle = <0xD>;
        sr_idle = <0x5D>;
        sr_mc_gate_idle = <0x0>;
        srpd_lite_idle = <0x0>;
        standby_idle = <0x0>;
        pd_dis_freq = <0x42A>;
        sr_dis_freq = <0x320>;
        dram_dll_dis_freq = <0x12C>;
        phy_dll_dis_freq = <0x0>;
        phy_dq_drv_odten = <0x21>;
        phy_ca_drv_odten = <0x21>;
        phy_clk_drv_odten = <0x21>;
        dram_dq_drv_odten = <0x22>;
        phy_dq_drv_odtoff = <0x21>;
        phy_ca_drv_odtoff = <0x21>;
        phy_clk_drv_odtoff = <0x21>;
        dram_dq_drv_odtoff = <0x22>;
        dram_odt = <0x78>;
        phy_odt = <0xA7>;
        phy_odt_puup_en = <0x1>;
        phy_odt_pudn_en = <0x1>;
        dram_dq_odt_en_freq = <0x14D>;
        phy_odt_en_freq = <0x14D>;
        phy_dq_sr_odten = <0xF>;
        phy_ca_sr_odten = <0x3>;
        phy_clk_sr_odten = <0x0>;
        phy_dq_sr_odtoff = <0xF>;
        phy_ca_sr_odtoff = <0x3>;
        phy_clk_sr_odtoff = <0x0>;
        ssmod_downspread = <0x0>;
        ssmod_div = <0x0>;
        ssmod_spread = <0x0>;
        mode_2t = <0x0>;
        speed_bin = <0x15>;
        dram_ext_temp = <0x0>;
        byte_map = <0xE4>;
        dq_map_cs0_dq_l = <0x0>;
        dq_map_cs0_dq_h = <0x0>;
        dq_map_cs1_dq_l = <0x0>;
        dq_map_cs1_dq_h = <0x0>;
        phandle = <0x9D>;
    };
    ddr4-params {
        version = <0x100>;
        expanded_version = <0x0>;
        reserved = <0x0>;
        freq_0 = <0x420>;
        freq_1 = <0x144>;
        freq_2 = <0x210>;
        freq_3 = <0x30C>;
        freq_4 = <0x0>;
        freq_5 = <0x0>;
        pd_idle = <0xD>;
        sr_idle = <0x5D>;
        sr_mc_gate_idle = <0x0>;
        srpd_lite_idle = <0x0>;
        standby_idle = <0x0>;
        pd_dis_freq = <0x42A>;
        sr_dis_freq = <0x320>;
        dram_dll_dis_freq = <0x271>;
        phy_dll_dis_freq = <0x0>;
        phy_dq_drv_odten = <0x25>;
        phy_ca_drv_odten = <0x25>;
        phy_clk_drv_odten = <0x25>;
        dram_dq_drv_odten = <0x22>;
        phy_dq_drv_odtoff = <0x25>;
        phy_ca_drv_odtoff = <0x25>;
        phy_clk_drv_odtoff = <0x25>;
        dram_dq_drv_odtoff = <0x22>;
        dram_odt = <0x78>;
        phy_odt = <0x8B>;
        phy_odt_puup_en = <0x1>;
        phy_odt_pudn_en = <0x1>;
        dram_dq_odt_en_freq = <0x1F4>;
        phy_odt_en_freq = <0x1F4>;
        phy_dq_sr_odten = <0xE>;
        phy_ca_sr_odten = <0x1>;
        phy_clk_sr_odten = <0x1>;
        phy_dq_sr_odtoff = <0xE>;
        phy_ca_sr_odtoff = <0x1>;
        phy_clk_sr_odtoff = <0x1>;
        ssmod_downspread = <0x0>;
        ssmod_div = <0x0>;
        ssmod_spread = <0x0>;
        mode_2t = <0x0>;
        speed_bin = <0xC>;
        dram_ext_temp = <0x0>;
        byte_map = <0xE4>;
        dq_map_cs0_dq_l = <0x22777788>;
        dq_map_cs0_dq_h = <0xD7888877>;
        dq_map_cs1_dq_l = <0x22777788>;
        dq_map_cs1_dq_h = <0xD7888877>;
        phandle = <0x9E>;
    };
    lpddr3-params {
        version = <0x100>;
        expanded_version = <0x0>;
        reserved = <0x0>;
        freq_0 = <0x420>;
        freq_1 = <0x144>;
        freq_2 = <0x210>;
        freq_3 = <0x30C>;
        freq_4 = <0x0>;
        freq_5 = <0x0>;
        pd_idle = <0xD>;
        sr_idle = <0x5D>;
        sr_mc_gate_idle = <0x0>;
        srpd_lite_idle = <0x0>;
        standby_idle = <0x0>;
        pd_dis_freq = <0x42A>;
        sr_dis_freq = <0x320>;
        dram_dll_dis_freq = <0x0>;
        phy_dll_dis_freq = <0x0>;
        phy_dq_drv_odten = <0x25>;
        phy_ca_drv_odten = <0x25>;
        phy_clk_drv_odten = <0x27>;
        dram_dq_drv_odten = <0x22>;
        phy_dq_drv_odtoff = <0x25>;
        phy_ca_drv_odtoff = <0x25>;
        phy_clk_drv_odtoff = <0x27>;
        dram_dq_drv_odtoff = <0x22>;
        dram_odt = <0x78>;
        phy_odt = <0x94>;
        phy_odt_puup_en = <0x1>;
        phy_odt_pudn_en = <0x1>;
        dram_dq_odt_en_freq = <0x14D>;
        phy_odt_en_freq = <0x14D>;
        phy_dq_sr_odten = <0xF>;
        phy_ca_sr_odten = <0x1>;
        phy_clk_sr_odten = <0xF>;
        phy_dq_sr_odtoff = <0xF>;
        phy_ca_sr_odtoff = <0x1>;
        phy_clk_sr_odtoff = <0xF>;
        ssmod_downspread = <0x0>;
        ssmod_div = <0x0>;
        ssmod_spread = <0x0>;
        mode_2t = <0x0>;
        speed_bin = <0x0>;
        dram_ext_temp = <0x0>;
        byte_map = <0x8D>;
        dq_map_cs0_dq_l = <0x0>;
        dq_map_cs0_dq_h = <0x0>;
        dq_map_cs1_dq_l = <0x0>;
        dq_map_cs1_dq_h = <0x0>;
        phandle = <0x9F>;
    };
    lpddr4-params {
        version = <0x100>;
        expanded_version = <0x0>;
        reserved = <0x0>;
        freq_0 = <0x618>;
        freq_1 = <0x144>;
        freq_2 = <0x210>;
        freq_3 = <0x30C>;
        freq_4 = <0x0>;
        freq_5 = <0x0>;
        pd_idle = <0xD>;
        sr_idle = <0x5D>;
        sr_mc_gate_idle = <0x0>;
        srpd_lite_idle = <0x0>;
        standby_idle = <0x0>;
        pd_dis_freq = <0x42A>;
        sr_dis_freq = <0x320>;
        dram_dll_dis_freq = <0x0>;
        phy_dll_dis_freq = <0x0>;
        phy_dq_drv_odten = <0x1E>;
        phy_ca_drv_odten = <0x26>;
        phy_clk_drv_odten = <0x26>;
        dram_dq_drv_odten = <0x28>;
        phy_dq_drv_odtoff = <0x1E>;
        phy_ca_drv_odtoff = <0x26>;
        phy_clk_drv_odtoff = <0x26>;
        dram_dq_drv_odtoff = <0x28>;
        dram_odt = <0x50>;
        phy_odt = <0x3C>;
        phy_odt_puup_en = <0x0>;
        phy_odt_pudn_en = <0x0>;
        dram_dq_odt_en_freq = <0x320>;
        phy_odt_en_freq = <0x320>;
        phy_dq_sr_odten = <0x0>;
        phy_ca_sr_odten = <0xF>;
        phy_clk_sr_odten = <0xF>;
        phy_dq_sr_odtoff = <0x0>;
        phy_ca_sr_odtoff = <0xF>;
        phy_clk_sr_odtoff = <0xF>;
        ssmod_downspread = <0x0>;
        ssmod_div = <0x0>;
        ssmod_spread = <0x0>;
        mode_2t = <0x0>;
        speed_bin = <0x0>;
        dram_ext_temp = <0x0>;
        byte_map = <0xE4>;
        dq_map_cs0_dq_l = <0x0>;
        dq_map_cs0_dq_h = <0x0>;
        dq_map_cs1_dq_l = <0x0>;
        dq_map_cs1_dq_h = <0x0>;
        lp4_ca_odt = <0x78>;
        lp4_drv_pu_cal_odten = <0x1>;
        lp4_drv_pu_cal_odtoff = <0x1>;
        phy_lp4_drv_pulldown_en_odten = <0x0>;
        phy_lp4_drv_pulldown_en_odtoff = <0x0>;
        lp4_ca_odt_en_freq = <0x320>;
        phy_lp4_cs_drv_odten = <0x0>;
        phy_lp4_cs_drv_odtoff = <0x0>;
        lp4_odte_ck_en = <0x1>;
        lp4_odte_cs_en = <0x1>;
        lp4_odtd_ca_en = <0x0>;
        phy_lp4_dq_vref_odten = <0xA6>;
        lp4_dq_vref_odten = <0x12C>;
        lp4_ca_vref_odten = <0x17C>;
        phy_lp4_dq_vref_odtoff = <0x1A4>;
        lp4_dq_vref_odtoff = <0x1A4>;
        lp4_ca_vref_odtoff = <0x1A4>;
        phandle = <0xA0>;
    };
    lpddr4x-params {
        version = <0x100>;
        expanded_version = <0x0>;
        reserved = <0x0>;
        freq_0 = <0x618>;
        freq_1 = <0x144>;
        freq_2 = <0x210>;
        freq_3 = <0x30C>;
        freq_4 = <0x0>;
        freq_5 = <0x0>;
        pd_idle = <0xD>;
        sr_idle = <0x5D>;
        sr_mc_gate_idle = <0x0>;
        srpd_lite_idle = <0x0>;
        standby_idle = <0x0>;
        pd_dis_freq = <0x42A>;
        sr_dis_freq = <0x320>;
        dram_dll_dis_freq = <0x0>;
        phy_dll_dis_freq = <0x0>;
        phy_dq_drv_odten = <0x1D>;
        phy_ca_drv_odten = <0x24>;
        phy_clk_drv_odten = <0x24>;
        dram_dq_drv_odten = <0x28>;
        phy_dq_drv_odtoff = <0x1D>;
        phy_ca_drv_odtoff = <0x24>;
        phy_clk_drv_odtoff = <0x24>;
        dram_dq_drv_odtoff = <0x28>;
        dram_odt = <0x50>;
        phy_odt = <0x3C>;
        phy_odt_puup_en = <0x0>;
        phy_odt_pudn_en = <0x0>;
        dram_dq_odt_en_freq = <0x320>;
        phy_odt_en_freq = <0x320>;
        phy_dq_sr_odten = <0x0>;
        phy_ca_sr_odten = <0x0>;
        phy_clk_sr_odten = <0x0>;
        phy_dq_sr_odtoff = <0x0>;
        phy_ca_sr_odtoff = <0x0>;
        phy_clk_sr_odtoff = <0x0>;
        ssmod_downspread = <0x0>;
        ssmod_div = <0x0>;
        ssmod_spread = <0x0>;
        mode_2t = <0x0>;
        speed_bin = <0x0>;
        dram_ext_temp = <0x0>;
        byte_map = <0xE4>;
        dq_map_cs0_dq_l = <0x0>;
        dq_map_cs0_dq_h = <0x0>;
        dq_map_cs1_dq_l = <0x0>;
        dq_map_cs1_dq_h = <0x0>;
        lp4_ca_odt = <0x78>;
        lp4_drv_pu_cal_odten = <0x0>;
        lp4_drv_pu_cal_odtoff = <0x0>;
        phy_lp4_drv_pulldown_en_odten = <0x0>;
        phy_lp4_drv_pulldown_en_odtoff = <0x0>;
        lp4_ca_odt_en_freq = <0x320>;
        phy_lp4_cs_drv_odten = <0x0>;
        phy_lp4_cs_drv_odtoff = <0x0>;
        lp4_odte_ck_en = <0x0>;
        lp4_odte_cs_en = <0x0>;
        lp4_odtd_ca_en = <0x0>;
        phy_lp4_dq_vref_odten = <0xA6>;
        lp4_dq_vref_odten = <0xE4>;
        lp4_ca_vref_odten = <0x157>;
        phy_lp4_dq_vref_odtoff = <0x1A4>;
        lp4_dq_vref_odtoff = <0x1A4>;
        lp4_ca_vref_odtoff = <0x157>;
        phandle = <0xA1>;
    };
    aliases {
        csi2dphy0 = "/csi2-dphy0";
        csi2dphy1 = "/csi2-dphy1";
        csi2dphy2 = "/csi2-dphy2";
        dsi0 = "/dsi@fe060000";
        dsi1 = "/dsi@fe070000";
        ethernet0 = "/ethernet@fe2a0000";
        ethernet1 = "/ethernet@fe010000";
        gpio0 = "/pinctrl/gpio0@fdd60000";
        gpio1 = "/pinctrl/gpio1@fe740000";
        gpio2 = "/pinctrl/gpio2@fe750000";
        gpio3 = "/pinctrl/gpio3@fe760000";
        gpio4 = "/pinctrl/gpio4@fe770000";
        i2c0 = "/i2c@fdd40000";
        i2c1 = "/i2c@fe5a0000";
        i2c2 = "/i2c@fe5b0000";
        i2c3 = "/i2c@fe5c0000";
        i2c4 = "/i2c@fe5d0000";
        i2c5 = "/i2c@fe5e0000";
        mmc0 = "/sdhci@fe310000";
        mmc1 = "/dwmmc@fe2b0000";
        mmc2 = "/dwmmc@fe2c0000";
        mmc3 = "/dwmmc@fe000000";
        serial0 = "/serial@fdd50000";
        serial1 = "/serial@fe650000";
        serial2 = "/serial@fe660000";
        serial3 = "/serial@fe670000";
        serial4 = "/serial@fe680000";
        serial5 = "/serial@fe690000";
        serial6 = "/serial@fe6a0000";
        serial7 = "/serial@fe6b0000";
        serial8 = "/serial@fe6c0000";
        serial9 = "/serial@fe6d0000";
        spi0 = "/spi@fe610000";
        spi1 = "/spi@fe620000";
        spi2 = "/spi@fe630000";
        spi3 = "/spi@fe640000";
        led-boot = "/gpio-leds/work";
        led-failsafe = "/gpio-leds/work";
        led-running = "/gpio-leds/work";
        led-upgrade = "/gpio-leds/work";
        ethernet2 = "/pcie@fe280000/pcie@20/pcie-eth@20,0";
        ethernet3 = "/pcie@fe270000/pcie@10/pcie-eth@10,0";
    };
    cpus {
        #address-cells = <0x2>;
        #size-cells = <0x0>;
        cpu@0 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x0 0x0>;
            enable-method = "psci";
            clocks = <0x2 0x0>;
            operating-points-v2 = <0x3>;
            cpu-idle-states = <0x4>;
            #cooling-cells = <0x2>;
            dynamic-power-coefficient = <0xBB>;
            cpu-supply = <0x5>;
            phandle = <0x9>;
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x0 0x100>;
            enable-method = "psci";
            clocks = <0x2 0x0>;
            operating-points-v2 = <0x3>;
            cpu-idle-states = <0x4>;
            phandle = <0xA>;
        };
        cpu@200 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x0 0x200>;
            enable-method = "psci";
            clocks = <0x2 0x0>;
            operating-points-v2 = <0x3>;
            cpu-idle-states = <0x4>;
            phandle = <0xB>;
        };
        cpu@300 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x0 0x300>;
            enable-method = "psci";
            clocks = <0x2 0x0>;
            operating-points-v2 = <0x3>;
            cpu-idle-states = <0x4>;
            phandle = <0xC>;
        };
        idle-states {
            entry-method = "psci";
            cpu-sleep {
                compatible = "arm,idle-state";
                local-timer-stop;
                arm,psci-suspend-param = <0x10000>;
                entry-latency-us = <0x64>;
                exit-latency-us = <0x78>;
                min-residency-us = <0x3E8>;
                phandle = <0x4>;
            };
        };
    };
    cpu0-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        mbist-vmin = <0xC96A8 0xDBBA0 0xE7EF0>;
        nvmem-cells = <0x6 0x7 0x8>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x16378 0x1 0x16379 0x186A0 0x2>;
        rockchip,pvtm-freq = <0x639C0>;
        rockchip,pvtm-volt = <0xDBBA0>;
        rockchip,pvtm-ch = <0x0 0x5>;
        rockchip,pvtm-sample-time = <0x3E8>;
        rockchip,pvtm-number = <0xA>;
        rockchip,pvtm-error = <0x3E8>;
        rockchip,pvtm-ref-temp = <0x28>;
        rockchip,pvtm-temp-prop = <0x1A 0x1A>;
        rockchip,thermal-zone = "soc-thermal";
        rockchip,temp-hysteresis = <0x1388>;
        rockchip,low-temp = <0x0>;
        rockchip,low-temp-adjust-volt = <0x0 0x648 0x124F8>;
        phandle = <0x3>;
        opp-408000000 {
            opp-hz = <0x0 0x18519600>;
            opp-microvolt = <0xCF850 0xCF850 0x118C30>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0x118C30>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0x118C30>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-600000000 {
            opp-hz = <0x0 0x23C34600>;
            opp-microvolt = <0xCF850 0xC96A8 0x118C30>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0x118C30>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0x118C30>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-816000000 {
            opp-hz = <0x0 0x30A32C00>;
            opp-microvolt = <0xCF850 0xCF850 0x118C30>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0x118C30>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0x118C30>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0x118C30>;
            clock-latency-ns = <0x9C40>;
            opp-suspend;
        };
        opp-1104000000 {
            opp-hz = <0x0 0x41CDB400>;
            opp-microvolt = <0xDBBA0 0xDBBA0 0x118C30>;
            opp-microvolt-L0 = <0xDBBA0 0xDBBA0 0x118C30>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0x118C30>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-1416000000 {
            opp-hz = <0x0 0x54667200>;
            opp-microvolt = <0xF4240 0xF4240 0x118C30>;
            opp-microvolt-L0 = <0xF4240 0xF4240 0x118C30>;
            opp-microvolt-L1 = <0xE1D48 0xE1D48 0x118C30>;
            opp-microvolt-L2 = <0xE1D48 0xE1D48 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-1608000000 {
            opp-hz = <0x0 0x5FD82200>;
            opp-microvolt = <0x106738 0x106738 0x118C30>;
            opp-microvolt-L0 = <0x106738 0x106738 0x118C30>;
            opp-microvolt-L1 = <0xF4240 0xF4240 0x118C30>;
            opp-microvolt-L2 = <0xF4240 0xF4240 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-1800000000 {
            opp-hz = <0x0 0x6B49D200>;
            opp-microvolt = <0x112A88 0x112A88 0x118C30>;
            opp-microvolt-L0 = <0x112A88 0x112A88 0x118C30>;
            opp-microvolt-L1 = <0x100590 0x100590 0x118C30>;
            opp-microvolt-L2 = <0x100590 0x100590 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
        opp-1992000000 {
            opp-hz = <0x0 0x76BB8200>;
            opp-microvolt = <0x118C30 0x118C30 0x118C30>;
            opp-microvolt-L0 = <0x118C30 0x118C30 0x118C30>;
            opp-microvolt-L1 = <0x10C8E0 0x10C8E0 0x118C30>;
            opp-microvolt-L2 = <0x106738 0x106738 0x118C30>;
            clock-latency-ns = <0x9C40>;
        };
    };
    arm-pmu {
        compatible = "arm,cortex-a55-pmu", "arm,armv8-pmuv3";
        interrupts = <0x0 0xE4 0x4 0x0 0xE5 0x4 0x0 0xE6 0x4 0x0 0xE7 0x4>;
        interrupt-affinity = <0x9 0xA 0xB 0xC>;
    };
    cpuinfo {
        compatible = "rockchip,cpuinfo";
        nvmem-cells = <0xD 0xE 0xF>;
        nvmem-cell-names = "id", "cpu-version", "cpu-code";
    };
    display-subsystem {
        compatible = "rockchip,display-subsystem";
        memory-region = <0x10 0x11>;
        memory-region-names = "drm-logo", "drm-cubic-lut";
        ports = <0x12>;
        devfreq = <0x13>;
        phandle = <0x11C>;
        route {
            route-dsi0 {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x14>;
                phandle = <0x11D>;
            };
            route-dsi1 {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x15>;
                phandle = <0x11E>;
            };
            route-edp {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x16>;
                phandle = <0x11F>;
            };
            route-hdmi {
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x17>;
                phandle = <0x120>;
            };
            route-lvds {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x18>;
                phandle = <0x121>;
            };
            route-rgb {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x19>;
                phandle = <0x122>;
            };
        };
    };
    firmware {
        scmi {
            compatible = "arm,scmi-smc";
            shmem = <0x1A>;
            arm,smc-id = <0x82000010>;
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            phandle = <0x123>;
            protocol@14 {
                reg = <0x14>;
                #clock-cells = <0x1>;
                rockchip,clk-init = "Tfr";
                phandle = <0x2>;
            };
        };
        sdei {
            compatible = "arm,sdei-1.0";
            method = "smc";
            phandle = <0x124>;
        };
    };
    mpp-srv {
        compatible = "rockchip,mpp-service";
        rockchip,taskqueue-count = <0x6>;
        rockchip,resetgroup-count = <0x6>;
        status = "okay";
        phandle = <0x69>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    reserved-memory {
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        phandle = <0x125>;
        drm-logo@00000000 {
            compatible = "rockchip,drm-logo";
            reg = <0x0 0x0 0x0 0x0>;
            phandle = <0x10>;
        };
        drm-cubic-lut@00000000 {
            compatible = "rockchip,drm-cubic-lut";
            reg = <0x0 0x0 0x0 0x0>;
            phandle = <0x11>;
        };
    };
    rockchip-suspend {
        compatible = "rockchip,pm-rk3568";
        status = "okay";
        rockchip,sleep-debug-en = <0x1>;
        rockchip,sleep-mode-config = <0x5EC>;
        rockchip,wakeup-config = <0x10>;
        phandle = <0x126>;
    };
    rockchip-system-monitor {
        compatible = "rockchip,system-monitor";
        rockchip,thermal-zone = "soc-thermal";
        phandle = <0x127>;
    };
    thermal-zones {
        phandle = <0x128>;
        soc-thermal {
            polling-delay-passive = <0x14>;
            polling-delay = <0x3E8>;
            sustainable-power = <0x389>;
            thermal-sensors = <0x1B 0x0>;
            phandle = <0x129>;
            trips {
                trip-point-0 {
                    temperature = <0x124F8>;
                    hysteresis = <0x7D0>;
                    type = "passive";
                    phandle = <0x12A>;
                };
                trip-point-1 {
                    temperature = <0x14C08>;
                    hysteresis = <0x7D0>;
                    type = "passive";
                    phandle = <0x1C>;
                };
                soc-crit {
                    temperature = <0x1C138>;
                    hysteresis = <0x7D0>;
                    type = "critical";
                    phandle = <0x12B>;
                };
            };
            cooling-maps {
                map0 {
                    trip = <0x1C>;
                    cooling-device = <0x9 0xFFFFFFFF 0xFFFFFFFF>;
                    contribution = <0x400>;
                };
                map1 {
                    trip = <0x1C>;
                    cooling-device = <0x1D 0xFFFFFFFF 0xFFFFFFFF>;
                    contribution = <0x400>;
                };
            };
        };
        gpu-thermal {
            polling-delay-passive = <0x14>;
            polling-delay = <0x3E8>;
            thermal-sensors = <0x1B 0x1>;
            phandle = <0x12C>;
        };
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupts = <0x1 0xD 0xF04 0x1 0xE 0xF04 0x1 0xB 0xF04 0x1 0xA 0xF04>;
        arm,no-tick-in-suspend;
    };
    external-gmac0-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x7735940>;
        clock-output-names = "gmac0_clkin";
        #clock-cells = <0x0>;
        phandle = <0x12D>;
    };
    external-gmac1-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x7735940>;
        clock-output-names = "gmac1_clkin";
        #clock-cells = <0x0>;
        phandle = <0x12E>;
    };
    xpcs-gmac0-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x7735940>;
        clock-output-names = "clk_gmac0_xpcs_mii";
        #clock-cells = <0x0>;
        phandle = <0x12F>;
    };
    xpcs-gmac1-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x7735940>;
        clock-output-names = "clk_gmac1_xpcs_mii";
        #clock-cells = <0x0>;
        phandle = <0x130>;
    };
    i2s1-mclkin-rx {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0xBB8000>;
        clock-output-names = "i2s1_mclkin_rx";
        phandle = <0x131>;
    };
    i2s1-mclkin-tx {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0xBB8000>;
        clock-output-names = "i2s1_mclkin_tx";
        phandle = <0x132>;
    };
    i2s2-mclkin {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0xBB8000>;
        clock-output-names = "i2s2_mclkin";
        phandle = <0x133>;
    };
    i2s3-mclkin {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0xBB8000>;
        clock-output-names = "i2s3_mclkin";
        phandle = <0x134>;
    };
    mpll {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0x2FAF0800>;
        clock-output-names = "mpll";
        phandle = <0x135>;
    };
    xin24m {
        compatible = "fixed-clock";
        #clock-cells = <0x0>;
        clock-frequency = <0x16E3600>;
        clock-output-names = "xin24m";
        phandle = <0x136>;
    };
    xin32k {
        compatible = "fixed-clock";
        clock-frequency = <0x8000>;
        clock-output-names = "xin32k";
        #clock-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0x1E>;
        phandle = <0x137>;
    };
    scmi-shmem@10f000 {
        compatible = "arm,scmi-shmem";
        reg = <0x0 0x10F000 0x0 0x100>;
        phandle = <0x1A>;
    };
    sata@fc000000 {
        compatible = "snps,dwc-ahci";
        reg = <0x0 0xFC000000 0x0 0x1000>;
        clocks = <0x1F 0x96 0x1F 0x97 0x1F 0x98>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x0 0x5E 0x4>;
        interrupt-names = "hostc";
        phys = <0x20 0x1>;
        phy-names = "sata-phy";
        ports-implemented = <0x1>;
        power-domains = <0x21 0xF>;
        status = "disabled";
        phandle = <0x138>;
    };
    sata@fc400000 {
        compatible = "snps,dwc-ahci";
        reg = <0x0 0xFC400000 0x0 0x1000>;
        clocks = <0x1F 0x9B 0x1F 0x9C 0x1F 0x9D>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x0 0x5F 0x4>;
        interrupt-names = "hostc";
        phys = <0x22 0x1>;
        phy-names = "sata-phy";
        ports-implemented = <0x1>;
        power-domains = <0x21 0xF>;
        status = "disabled";
        phandle = <0x139>;
    };
    sata@fc800000 {
        compatible = "snps,dwc-ahci";
        reg = <0x0 0xFC800000 0x0 0x1000>;
        clocks = <0x1F 0xA0 0x1F 0xA1 0x1F 0xA2>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x0 0x60 0x4>;
        interrupt-names = "hostc";
        phys = <0x23 0x1>;
        phy-names = "sata-phy";
        ports-implemented = <0x1>;
        power-domains = <0x21 0xF>;
        status = "disabled";
        phandle = <0x13A>;
    };
    usbdrd {
        compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
        clocks = <0x1F 0xA6 0x1F 0xA7 0x1F 0xA5 0x1F 0x7F>;
        clock-names = "ref_clk", "suspend_clk", "bus_clk", "pipe_clk";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        status = "okay";
        phandle = <0x13B>;
        dwc3@fcc00000 {
            compatible = "snps,dwc3";
            reg = <0x0 0xFCC00000 0x0 0x400000>;
            interrupts = <0x0 0xA9 0x4>;
            dr_mode = "otg";
            phys = <0x24 0x20 0x4>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            power-domains = <0x21 0xF>;
            resets = <0x1F 0x94>;
            reset-names = "usb3-otg";
            snps,dis_enblslpm_quirk;
            snps,dis-u1-entry-quirk;
            snps,dis-u2-entry-quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            snps,dis_rxdet_inp3_quirk;
            snps,xhci-trb-ent-quirk;
            status = "okay";
            extcon = <0x25>;
            phandle = <0x13C>;
        };
    };
    usbhost {
        compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
        clocks = <0x1F 0xA9 0x1F 0xAA 0x1F 0xA8 0x1F 0x7F>;
        clock-names = "ref_clk", "suspend_clk", "bus_clk", "pipe_clk";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        status = "okay";
        phandle = <0x13D>;
        dwc3@fd000000 {
            compatible = "snps,dwc3";
            reg = <0x0 0xFD000000 0x0 0x400000>;
            interrupts = <0x0 0xAA 0x4>;
            dr_mode = "host";
            phys = <0x26 0x22 0x4>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            power-domains = <0x21 0xF>;
            resets = <0x1F 0x95>;
            reset-names = "usb3-host";
            snps,dis_enblslpm_quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            snps,dis_rxdet_inp3_quirk;
            snps,xhci-trb-ent-quirk;
            status = "okay";
            phandle = <0x13E>;
        };
    };
    interrupt-controller@fd400000 {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x3>;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        interrupt-controller;
        reg = <0x0 0xFD400000 0x0 0x10000 0x0 0xFD460000 0x0 0xC0000>;
        interrupts = <0x1 0x9 0x4>;
        phandle = <0x1>;
        interrupt-controller@fd440000 {
            compatible = "arm,gic-v3-its";
            msi-controller;
            #msi-cells = <0x1>;
            reg = <0x0 0xFD440000 0x0 0x20000>;
            phandle = <0xA3>;
        };
    };
    usb@fd800000 {
        compatible = "generic-ehci";
        reg = <0x0 0xFD800000 0x0 0x40000>;
        interrupts = <0x0 0x82 0x4>;
        clocks = <0x1F 0xBD 0x1F 0xBE 0x1F 0xBC 0x27>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x28>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x13F>;
    };
    usb@fd840000 {
        compatible = "generic-ohci";
        reg = <0x0 0xFD840000 0x0 0x40000>;
        interrupts = <0x0 0x83 0x4>;
        clocks = <0x1F 0xBD 0x1F 0xBE 0x1F 0xBC 0x27>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x28>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x140>;
    };
    usb@fd880000 {
        compatible = "generic-ehci";
        reg = <0x0 0xFD880000 0x0 0x40000>;
        interrupts = <0x0 0x85 0x4>;
        clocks = <0x1F 0xBF 0x1F 0xC0 0x1F 0xBC 0x27>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x29>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x141>;
    };
    usb@fd8c0000 {
        compatible = "generic-ohci";
        reg = <0x0 0xFD8C0000 0x0 0x40000>;
        interrupts = <0x0 0x86 0x4>;
        clocks = <0x1F 0xBF 0x1F 0xC0 0x1F 0xBC 0x27>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x29>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x142>;
    };
    syscon@fda00000 {
        compatible = "rockchip,rk3568-xpcs", "syscon";
        reg = <0x0 0xFDA00000 0x0 0x200000>;
        status = "disabled";
        phandle = <0x143>;
    };
    syscon@fdc20000 {
        compatible = "rockchip,rk3568-pmugrf", "syscon", "simple-mfd";
        reg = <0x0 0xFDC20000 0x0 0x10000>;
        phandle = <0x34>;
        io-domains {
            compatible = "rockchip,rk3568-pmu-io-voltage-domain";
            status = "okay";
            pmuio1-supply = <0x2A>;
            pmuio2-supply = <0x2A>;
            vccio1-supply = <0x2B>;
            vccio3-supply = <0x2C>;
            vccio4-supply = <0x2D>;
            vccio5-supply = <0x2E>;
            vccio6-supply = <0x2D>;
            vccio7-supply = <0x2E>;
            phandle = <0x144>;
        };
        reboot-mode {
            compatible = "syscon-reboot-mode";
            offset = <0x200>;
            mode-bootloader = <0x5242C301>;
            mode-charge = <0x5242C30B>;
            mode-fastboot = <0x5242C309>;
            mode-loader = <0x5242C301>;
            mode-normal = <0x5242C300>;
            mode-recovery = <0x5242C303>;
            mode-ums = <0x5242C30C>;
            mode-panic = <0x5242C307>;
            mode-watchdog = <0x5242C308>;
            phandle = <0x145>;
        };
    };
    syscon@fdc50000 {
        compatible = "rockchip,rk3568-pipegrf", "syscon";
        reg = <0x0 0xFDC50000 0x0 0x1000>;
        phandle = <0xFB>;
    };
    syscon@fdc60000 {
        compatible = "rockchip,rk3568-grf", "syscon", "simple-mfd";
        reg = <0x0 0xFDC60000 0x0 0x10000>;
        phandle = <0x33>;
        io-domains {
            compatible = "rockchip,rk3568-io-voltage-domain";
            status = "disabled";
            phandle = <0x146>;
        };
        lvds {
            compatible = "rockchip,rk3568-lvds";
            phys = <0x2F>;
            phy-names = "phy";
            status = "disabled";
            phandle = <0x147>;
            ports {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                port@0 {
                    reg = <0x0>;
                    #address-cells = <0x1>;
                    #size-cells = <0x0>;
                    endpoint@1 {
                        reg = <0x1>;
                        remote-endpoint = <0x18>;
                        status = "disabled";
                        phandle = <0x8E>;
                    };
                    endpoint@2 {
                        reg = <0x2>;
                        remote-endpoint = <0x30>;
                        status = "disabled";
                        phandle = <0x8F>;
                    };
                };
            };
        };
        rgb {
            compatible = "rockchip,rk3568-rgb";
            pinctrl-names = "default";
            pinctrl-0 = <0x31>;
            status = "disabled";
            phandle = <0x148>;
            ports {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                port@0 {
                    reg = <0x0>;
                    #address-cells = <0x1>;
                    #size-cells = <0x0>;
                    endpoint@2 {
                        reg = <0x2>;
                        remote-endpoint = <0x19>;
                        status = "disabled";
                        phandle = <0x90>;
                    };
                };
            };
        };
    };
    syscon@fdc70000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x0 0xFDC70000 0x0 0x1000>;
        phandle = <0xFC>;
    };
    syscon@fdc80000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x0 0xFDC80000 0x0 0x1000>;
        phandle = <0xFD>;
    };
    syscon@fdc90000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x0 0xFDC90000 0x0 0x1000>;
        phandle = <0xFE>;
    };
    syscon@fdca0000 {
        compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
        reg = <0x0 0xFDCA0000 0x0 0x8000>;
        phandle = <0x100>;
    };
    syscon@fdca8000 {
        compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
        reg = <0x0 0xFDCA8000 0x0 0x8000>;
        phandle = <0x102>;
    };
    syscon@fdcb0000 {
        compatible = "rockchip,rk3568-edp-phy-grf", "syscon", "simple-mfd";
        reg = <0x0 0xFDCB0000 0x0 0x100>;
        clocks = <0x1F 0x192>;
        phandle = <0x149>;
        edp-phy {
            compatible = "rockchip,rk3568-edp-phy";
            clocks = <0x32 0x29>;
            clock-names = "refclk";
            #phy-cells = <0x0>;
            status = "disabled";
            phandle = <0x98>;
        };
    };
    syscon@fdcb8000 {
        compatible = "rockchip,pcie30-phy-grf", "syscon";
        reg = <0x0 0xFDCB8000 0x0 0x10000>;
        phandle = <0x103>;
    };
    sram@fdcc0000 {
        compatible = "mmio-sram";
        reg = <0x0 0xFDCC0000 0x0 0xB000>;
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        ranges = <0x0 0x0 0xFDCC0000 0xB000>;
        phandle = <0x14A>;
        rkvdec-sram@0 {
            reg = <0x0 0xB000>;
            phandle = <0x73>;
        };
    };
    clock-controller@fdd00000 {
        compatible = "rockchip,rk3568-pmucru";
        reg = <0x0 0xFDD00000 0x0 0x1000>;
        rockchip,grf = <0x33>;
        rockchip,pmugrf = <0x34>;
        #clock-cells = <0x1>;
        #reset-cells = <0x1>;
        assigned-clocks = <0x32 0x32>;
        assigned-clock-parents = <0x32 0x5>;
        phandle = <0x32>;
    };
    clock-controller@fdd20000 {
        compatible = "rockchip,rk3568-cru";
        reg = <0x0 0xFDD20000 0x0 0x1000>;
        rockchip,grf = <0x33>;
        #clock-cells = <0x1>;
        #reset-cells = <0x1>;
        assigned-clocks = <0x32 0x5 0x1F 0x106 0x1F 0x10B 0x32 0x1 0x32 0x2B 0x1F 0x3 0x1F 0x19B 0x1F 0x9 0x1F 0x19C 0x1F 0x19D 0x1F 0x1A1 0x1F 0x19E 0x1F 0x19F 0x1F 0x1A0 0x1F 0x4 0x1F 0x10D 0x1F 0x10E 0x1F 0x173 0x1F 0x174 0x1F 0x175 0x1F 0x176 0x1F 0xC9 0x1F 0xCA 0x1F 0x6 0x1F 0x7E 0x1F 0x7F 0x1F 0x3D 0x1F 0x41 0x1F 0x45 0x1F 0x49 0x1F 0x4D 0x1F 0x4D 0x1F 0x55 0x1F 0x51 0x1F 0x5D 0x1F 0xDD>;
        assigned-clock-rates = <0x8000 0x11E1A300 0x11E1A300 0xBEBC200 0x5F5E100 0x3B9ACA00 0x1DCD6500 0x13D92D40 0xEE6B280 0x7735940 0x5F5E100 0x3B9ACA0 0x2FAF080 0x17D7840 0x46CF7100 0x8F0D180 0x5F5E100 0x1DCD6500 0x17D78400 0x8F0D180 0x5F5E100 0x11E1A300 0x8F0D180 0x47868C00 0x17D78400 0x5F5E100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x46CF7100 0x1DCD6500>;
        assigned-clock-parents = <0x32 0x8 0x1F 0x4 0x1F 0x4>;
        phandle = <0x1F>;
    };
    i2c@fdd40000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFDD40000 0x0 0x1000>;
        clocks = <0x32 0x7 0x32 0x2D>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x2E 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0x35>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "okay";
        phandle = <0x14B>;
        tcs4525@1c {
            compatible = "tcs,tcs452x";
            reg = <0x1C>;
            regulator-always-on;
            regulator-boot-on;
            regulator-name = "vdd_cpu";
            regulator-compatible = "fan53555-reg";
            regulator-min-microvolt = <0xADF34>;
            regulator-max-microvolt = <0x1535B0>;
            regulator-init-microvolt = <0xDBBA0>;
            regulator-ramp-delay = <0x8FC>;
            fcs,suspend-voltage-selector = <0x1>;
            vin-supply = <0x36>;
            phandle = <0x5>;
            regulator-state-mem {
                regulator-off-in-suspend;
            };
        };
        pmic@20 {
            compatible = "rockchip,rk809";
            reg = <0x20>;
            interrupt-parent = <0x37>;
            interrupts = <0x3 0x8>;
            pinctrl-names = "default", "pmic-sleep", "pmic-power-off", "pmic-reset";
            pinctrl-0 = <0x38>;
            pinctrl-1 = <0x39 0x3A>;
            pinctrl-2 = <0x3B 0x3C>;
            pinctrl-3 = <0x3B 0x3D>;
            rockchip,system-power-controller;
            wakeup-source;
            #clock-cells = <0x1>;
            clock-output-names = "rk808-clkout1", "rk808-clkout2";
            pmic-reset-func = <0x0>;
            not-save-power-en = <0x1>;
            vcc1-supply = <0x3E>;
            vcc2-supply = <0x3E>;
            vcc3-supply = <0x3E>;
            vcc4-supply = <0x3E>;
            vcc5-supply = <0x3E>;
            vcc6-supply = <0x3E>;
            vcc7-supply = <0x3E>;
            vcc8-supply = <0x3E>;
            vcc9-supply = <0x3E>;
            phandle = <0x14C>;
            pwrkey {
                status = "okay";
            };
            pinctrl_rk8xx {
                gpio-controller;
                #gpio-cells = <0x2>;
                phandle = <0x14D>;
                rk817_slppin_null {
                    pins = "gpio_slp";
                    function = "pin_fun0";
                    phandle = <0x14E>;
                };
                rk817_slppin_slp {
                    pins = "gpio_slp";
                    function = "pin_fun1";
                    phandle = <0x3A>;
                };
                rk817_slppin_pwrdn {
                    pins = "gpio_slp";
                    function = "pin_fun2";
                    phandle = <0x3C>;
                };
                rk817_slppin_rst {
                    pins = "gpio_slp";
                    function = "pin_fun3";
                    phandle = <0x3D>;
                };
            };
            regulators {
                DCDC_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x149970>;
                    regulator-init-microvolt = <0xDBBA0>;
                    regulator-ramp-delay = <0x1771>;
                    regulator-initial-mode = <0x2>;
                    regulator-name = "vdd_logic";
                    phandle = <0x70>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                DCDC_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x149970>;
                    regulator-init-microvolt = <0xDBBA0>;
                    regulator-ramp-delay = <0x1771>;
                    regulator-initial-mode = <0x2>;
                    regulator-name = "vdd_gpu";
                    phandle = <0x66>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                DCDC_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-initial-mode = <0x2>;
                    regulator-name = "vcc_ddr";
                    phandle = <0x14F>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                    };
                };
                DCDC_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x149970>;
                    regulator-init-microvolt = <0xDBBA0>;
                    regulator-ramp-delay = <0x1771>;
                    regulator-initial-mode = <0x2>;
                    regulator-name = "vdd_npu";
                    phandle = <0x150>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                DCDC_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-name = "vcc_1v8";
                    phandle = <0x2D>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0xDBBA0>;
                    regulator-max-microvolt = <0xDBBA0>;
                    regulator-name = "vdda0v9_image";
                    phandle = <0x151>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0xDBBA0>;
                    regulator-max-microvolt = <0xDBBA0>;
                    regulator-name = "vdda_0v9";
                    phandle = <0x152>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0xDBBA0>;
                    regulator-max-microvolt = <0xDBBA0>;
                    regulator-name = "vdda0v9_pmu";
                    phandle = <0x153>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0xDBBA0>;
                    };
                };
                LDO_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x325AA0>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-name = "vccio_acodec";
                    phandle = <0x2B>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-name = "vccio_sd";
                    phandle = <0x2C>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG6 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x325AA0>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-name = "vcc3v3_pmu";
                    phandle = <0x2A>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x325AA0>;
                    };
                };
                LDO_REG7 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-name = "vcca_1v8";
                    phandle = <0xFA>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG8 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-name = "vcca1v8_pmu";
                    phandle = <0x154>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x1B7740>;
                    };
                };
                LDO_REG9 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-name = "vcca1v8_image";
                    phandle = <0x155>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                SWITCH_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vcc_3v3";
                    phandle = <0x2E>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                SWITCH_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vcc3v3_sd";
                    phandle = <0xB3>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
            };
            codec {
                assigned-clocks = <0x1F 0x1A3 0x1F 0x1A6>;
                assigned-clock-rates = <0xBB8000>;
                assigned-clock-parents = <0x1F 0x48 0x1F 0x48>;
                compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
                clocks = <0x1F 0x1A3>;
                clock-names = "mclk";
                pinctrl-names = "default";
                pinctrl-0 = <0x3F>;
                #sound-dai-cells = <0x1>;
                hp-volume = <0x14>;
                spk-volume = <0x3>;
                mic-in-differential;
                phandle = <0x116>;
            };
        };
    };
    serial@fdd50000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFDD50000 0x0 0x100>;
        interrupts = <0x0 0x74 0x4>;
        clocks = <0x32 0xB 0x32 0x2C>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x0 0x40 0x1>;
        pinctrl-names = "default";
        pinctrl-0 = <0x41>;
        status = "disabled";
        phandle = <0x156>;
    };
    pwm@fdd70000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFDD70000 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0x42>;
        clocks = <0x32 0xD 0x32 0x30>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x157>;
    };
    pwm@fdd70010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFDD70010 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0x43>;
        clocks = <0x32 0xD 0x32 0x30>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x158>;
    };
    pwm@fdd70020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFDD70020 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0x44>;
        clocks = <0x32 0xD 0x32 0x30>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x159>;
    };
    pwm@fdd70030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFDD70030 0x0 0x10>;
        interrupts = <0x0 0x52 0x4 0x0 0x56 0x4>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0x45>;
        clocks = <0x32 0xD 0x32 0x30>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x15A>;
    };
    power-management@fdd90000 {
        compatible = "rockchip,rk3568-pmu", "syscon", "simple-mfd";
        reg = <0x0 0xFDD90000 0x0 0x1000>;
        phandle = <0x15B>;
        power-controller {
            compatible = "rockchip,rk3568-power-controller";
            #power-domain-cells = <0x1>;
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            status = "okay";
            phandle = <0x21>;
            pd_npu@6 {
                reg = <0x6>;
                clocks = <0x1F 0x27 0x1F 0x25 0x1F 0x26>;
                pm_qos = <0x46>;
            };
            pd_gpu@7 {
                reg = <0x7>;
                clocks = <0x1F 0x19 0x1F 0x1A>;
                pm_qos = <0x47>;
            };
            pd_vi@8 {
                reg = <0x8>;
                clocks = <0x1F 0xCC 0x1F 0xCD>;
                pm_qos = <0x48 0x49 0x4A>;
            };
            pd_vo@9 {
                reg = <0x9>;
                clocks = <0x1F 0xDA 0x1F 0xDB 0x1F 0xDC>;
                pm_qos = <0x4B 0x4C 0x4D>;
            };
            pd_rga@10 {
                reg = <0xA>;
                clocks = <0x1F 0xF1 0x1F 0xF2>;
                pm_qos = <0x4E 0x4F 0x50 0x51 0x52 0x53>;
            };
            pd_vpu@11 {
                reg = <0xB>;
                clocks = <0x1F 0xED>;
                pm_qos = <0x54>;
            };
            pd_rkvdec@13 {
                clocks = <0x1F 0x107>;
                reg = <0xD>;
                pm_qos = <0x55>;
            };
            pd_rkvenc@14 {
                reg = <0xE>;
                clocks = <0x1F 0x102>;
                pm_qos = <0x56 0x57 0x58>;
            };
            pd_pipe@15 {
                reg = <0xF>;
                clocks = <0x1F 0x7F>;
                pm_qos = <0x59 0x5A 0x5B 0x5C 0x5D 0x5E 0x5F 0x60>;
            };
        };
    };
    pvtm@fde00000 {
        compatible = "rockchip,rk3568-core-pvtm";
        reg = <0x0 0xFDE00000 0x0 0x100>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        pvtm@0 {
            reg = <0x0>;
            clocks = <0x1F 0x13 0x1F 0x1C2>;
            clock-names = "clk", "pclk";
            resets = <0x1F 0x1A 0x1F 0x19>;
            reset-names = "rts", "rst-p";
            thermal-zone = "soc-thermal";
        };
    };
    npu@fde40000 {
        compatible = "rockchip,rk3568-rknpu", "rockchip,rknpu";
        reg = <0x0 0xFDE40000 0x0 0x10000>;
        interrupts = <0x0 0x97 0x4>;
        clocks = <0x2 0x2 0x1F 0x23 0x1F 0x28 0x1F 0x29>;
        clock-names = "scmi_clk", "clk", "aclk", "hclk";
        assigned-clocks = <0x1F 0x23>;
        assigned-clock-rates = <0x23C34600>;
        resets = <0x1F 0x2B 0x1F 0x2C>;
        reset-names = "srst_a", "srst_h";
        power-domains = <0x21 0x6>;
        operating-points-v2 = <0x61>;
        iommus = <0x62>;
        status = "disabled";
        phandle = <0x15C>;
    };
    npu-opp-table {
        compatible = "operating-points-v2";
        mbist-vmin = <0xC96A8 0xDBBA0 0xE7EF0>;
        nvmem-cells = <0x63 0x7 0x8>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,temp-hysteresis = <0x1388>;
        rockchip,low-temp = <0x0>;
        rockchip,low-temp-adjust-volt = <0x0 0x2BC 0xC350>;
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x16378 0x1 0x16379 0x186A0 0x2>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x61>;
        opp-200000000 {
            opp-hz = <0x0 0xBEBC200>;
            opp-microvolt = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0xF4240>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0xF4240>;
        };
        opp-300000000 {
            opp-hz = <0x0 0x11B3DC40>;
            opp-microvolt = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0xF4240>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0xF4240>;
        };
        opp-400000000 {
            opp-hz = <0x0 0x17D78400>;
            opp-microvolt = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L0 = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0xF4240>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0xF4240>;
        };
        opp-600000000 {
            opp-hz = <0x0 0x23C34600>;
            opp-microvolt = <0xD59F8 0xD59F8 0xF4240>;
            opp-microvolt-L0 = <0xD59F8 0xD59F8 0xF4240>;
            opp-microvolt-L1 = <0xC96A8 0xC96A8 0xF4240>;
            opp-microvolt-L2 = <0xC96A8 0xC96A8 0xF4240>;
        };
        opp-700000000 {
            opp-hz = <0x0 0x29B92700>;
            opp-microvolt = <0xDBBA0 0xDBBA0 0xF4240>;
            opp-microvolt-L0 = <0xDBBA0 0xDBBA0 0xF4240>;
            opp-microvolt-L1 = <0xCF850 0xCF850 0xF4240>;
            opp-microvolt-L2 = <0xCF850 0xCF850 0xF4240>;
        };
        opp-800000000 {
            opp-hz = <0x0 0x2FAF0800>;
            opp-microvolt = <0xE1D48 0xE1D48 0xF4240>;
            opp-microvolt-L0 = <0xE1D48 0xE1D48 0xF4240>;
            opp-microvolt-L1 = <0xD59F8 0xD59F8 0xF4240>;
            opp-microvolt-L2 = <0xD59F8 0xD59F8 0xF4240>;
        };
        opp-900000000 {
            opp-hz = <0x0 0x35A4E900>;
            opp-microvolt = <0xEE098 0xEE098 0xF4240>;
            opp-microvolt-L0 = <0xEE098 0xEE098 0xF4240>;
            opp-microvolt-L1 = <0xE1D48 0xE1D48 0xF4240>;
            opp-microvolt-L2 = <0xDBBA0 0xDBBA0 0xF4240>;
        };
        opp-1000000000 {
            opp-hz = <0x0 0x3B9ACA00>;
            opp-microvolt = <0xF4240 0xF4240 0xF4240>;
            opp-microvolt-L0 = <0xF4240 0xF4240 0xF4240>;
            opp-microvolt-L1 = <0xE7EF0 0xE7EF0 0xF4240>;
            opp-microvolt-L2 = <0xE1D48 0xE1D48 0xF4240>;
            status = "disabled";
        };
    };
    bus-npu {
        compatible = "rockchip,rk3568-bus";
        rockchip,busfreq-policy = "clkfreq";
        clocks = <0x2 0x2>;
        clock-names = "bus";
        operating-points-v2 = <0x64>;
        status = "disabled";
        phandle = <0x15D>;
    };
    bus-npu-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        nvmem-cells = <0x7>;
        nvmem-cell-names = "pvtm";
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x16378 0x1 0x16379 0x186A0 0x2>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x64>;
        opp-700000000 {
            opp-hz = <0x0 0x29B92700>;
            opp-microvolt = <0xDBBA0>;
            opp-microvolt-L0 = <0xDBBA0>;
            opp-microvolt-L1 = <0xCF850>;
            opp-microvolt-L2 = <0xCF850>;
        };
        opp-900000000 {
            opp-hz = <0x0 0x35A4E900>;
            opp-microvolt = <0xDBBA0>;
        };
        opp-1000000000 {
            opp-hz = <0x0 0x3B9ACA00>;
            opp-microvolt = <0xE7EF0>;
            opp-microvolt-L0 = <0xE7EF0>;
            opp-microvolt-L1 = <0xE1D48>;
            opp-microvolt-L2 = <0xCF850>;
        };
    };
    iommu@fde4b000 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDE4B000 0x0 0x40>;
        interrupts = <0x0 0x97 0x4>;
        interrupt-names = "rknpu_mmu";
        clocks = <0x1F 0x28 0x1F 0x29>;
        clock-names = "aclk", "iface";
        power-domains = <0x21 0x6>;
        #iommu-cells = <0x0>;
        status = "disabled";
        phandle = <0x62>;
    };
    gpu@fde60000 {
        compatible = "arm,mali-bifrost";
        reg = <0x0 0xFDE60000 0x0 0x4000>;
        interrupts = <0x0 0x27 0x4 0x0 0x29 0x4 0x0 0x28 0x4>;
        interrupt-names = "GPU", "MMU", "JOB";
        upthreshold = <0x28>;
        downdifferential = <0xA>;
        clocks = <0x2 0x1 0x1F 0x1B>;
        clock-names = "clk_mali", "clk_gpu";
        power-domains = <0x21 0x7>;
        #cooling-cells = <0x2>;
        operating-points-v2 = <0x65>;
        status = "okay";
        mali-supply = <0x66>;
        phandle = <0x1D>;
        power-model {
            compatible = "simple-power-model";
            leakage-range = <0x5 0xF>;
            ls = <0xFFFFA23E 0x5927 0x0>;
            static-coefficient = <0x186A0>;
            dynamic-coefficient = <0x3B9>;
            ts = <0xFFFE56A6 0xF87A 0xFFFFFAB5 0x14>;
            thermal-zone = "gpu-thermal";
            phandle = <0x15E>;
        };
    };
    opp-table2 {
        compatible = "operating-points-v2";
        mbist-vmin = <0xC96A8 0xDBBA0 0xE7EF0>;
        nvmem-cells = <0x67 0x7 0x8>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x16378 0x1 0x16379 0x186A0 0x2>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x65>;
        opp-200000000 {
            opp-hz = <0x0 0xBEBC200>;
            opp-microvolt = <0xCF850>;
            opp-microvolt-L0 = <0xCF850>;
            opp-microvolt-L1 = <0xC96A8>;
            opp-microvolt-L2 = <0xC96A8>;
        };
        opp-300000000 {
            opp-hz = <0x0 0x11E1A300>;
            opp-microvolt = <0xCF850>;
            opp-microvolt-L0 = <0xCF850>;
            opp-microvolt-L1 = <0xC96A8>;
            opp-microvolt-L2 = <0xC96A8>;
        };
        opp-400000000 {
            opp-hz = <0x0 0x17D78400>;
            opp-microvolt = <0xCF850>;
            opp-microvolt-L0 = <0xCF850>;
            opp-microvolt-L1 = <0xC96A8>;
            opp-microvolt-L2 = <0xC96A8>;
        };
        opp-600000000 {
            opp-hz = <0x0 0x23C34600>;
            opp-microvolt = <0xD59F8>;
            opp-microvolt-L0 = <0xD59F8>;
            opp-microvolt-L1 = <0xC96A8>;
            opp-microvolt-L2 = <0xC96A8>;
        };
        opp-700000000 {
            opp-hz = <0x0 0x29B92700>;
            opp-microvolt = <0xE7EF0>;
            opp-microvolt-L0 = <0xE7EF0>;
            opp-microvolt-L1 = <0xDBBA0>;
            opp-microvolt-L2 = <0xCF850>;
        };
        opp-800000000 {
            opp-hz = <0x0 0x2FAF0800>;
            opp-microvolt = <0xF4240>;
            opp-microvolt-L0 = <0xF4240>;
            opp-microvolt-L1 = <0xE7EF0>;
            opp-microvolt-L2 = <0xDBBA0>;
        };
    };
    pvtm@fde80000 {
        compatible = "rockchip,rk3568-gpu-pvtm";
        reg = <0x0 0xFDE80000 0x0 0x100>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        pvtm@1 {
            reg = <0x1>;
            clocks = <0x1F 0x1E 0x1F 0x1D>;
            clock-names = "clk", "pclk";
            resets = <0x1F 0x24 0x1F 0x23>;
            reset-names = "rts", "rst-p";
            thermal-zone = "gpu-thermal";
        };
    };
    pvtm@fde90000 {
        compatible = "rockchip,rk3568-npu-pvtm";
        reg = <0x0 0xFDE90000 0x0 0x100>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        pvtm@2 {
            reg = <0x2>;
            clocks = <0x1F 0x2B 0x1F 0x2A 0x1F 0x25>;
            clock-names = "clk", "pclk", "hclk";
            resets = <0x1F 0x2E 0x1F 0x2D>;
            reset-names = "rts", "rst-p";
            thermal-zone = "soc-thermal";
        };
    };
    vdpu@fdea0400 {
        compatible = "rockchip,vpu-decoder-v2";
        reg = <0x0 0xFDEA0400 0x0 0x400>;
        interrupts = <0x0 0x8B 0x4>;
        interrupt-names = "irq_dec";
        clocks = <0x1F 0xEE 0x1F 0xEF>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        resets = <0x1F 0x11A 0x1F 0x11B>;
        reset-names = "video_a", "video_h";
        iommus = <0x68>;
        power-domains = <0x21 0xB>;
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x0>;
        rockchip,resetgroup-node = <0x0>;
        status = "okay";
        phandle = <0x15F>;
    };
    iommu@fdea0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDEA0800 0x0 0x40>;
        interrupts = <0x0 0x8A 0x4>;
        interrupt-names = "vdpu_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x1F 0xEE 0x1F 0xEF>;
        power-domains = <0x21 0xB>;
        #iommu-cells = <0x0>;
        status = "okay";
        phandle = <0x68>;
    };
    rk_rga@fdeb0000 {
        compatible = "rockchip,rga2";
        reg = <0x0 0xFDEB0000 0x0 0x1000>;
        interrupts = <0x0 0x5A 0x4>;
        clocks = <0x1F 0xF3 0x1F 0xF4 0x1F 0xF5>;
        clock-names = "aclk_rga", "hclk_rga", "clk_rga";
        power-domains = <0x21 0xA>;
        status = "okay";
        phandle = <0x160>;
    };
    ebc@fdec0000 {
        compatible = "rockchip,rk3568-ebc-tcon";
        reg = <0x0 0xFDEC0000 0x0 0x5000>;
        interrupts = <0x0 0x11 0x4>;
        clocks = <0x1F 0xF9 0x1F 0xFA>;
        clock-names = "hclk", "dclk";
        power-domains = <0x21 0xA>;
        rockchip,grf = <0x33>;
        pinctrl-names = "default";
        pinctrl-0 = <0x6A>;
        status = "disabled";
        phandle = <0x161>;
    };
    jpegd@fded0000 {
        compatible = "rockchip,rkv-jpeg-decoder-v1";
        reg = <0x0 0xFDED0000 0x0 0x400>;
        interrupts = <0x0 0x3E 0x4>;
        clocks = <0x1F 0xFB 0x1F 0xFC>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,disable-auto-freq;
        resets = <0x1F 0x12C 0x1F 0x12D>;
        reset-names = "video_a", "video_h";
        iommus = <0x6B>;
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x1>;
        rockchip,resetgroup-node = <0x1>;
        power-domains = <0x21 0xA>;
        status = "okay";
        phandle = <0x162>;
    };
    iommu@fded0480 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDED0480 0x0 0x40>;
        interrupts = <0x0 0x3D 0x4>;
        interrupt-names = "jpegd_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x1F 0xFB 0x1F 0xFC>;
        power-domains = <0x21 0xA>;
        #iommu-cells = <0x0>;
        status = "okay";
        phandle = <0x6B>;
    };
    vepu@fdee0000 {
        compatible = "rockchip,vpu-encoder-v2";
        reg = <0x0 0xFDEE0000 0x0 0x400>;
        interrupts = <0x0 0x40 0x4>;
        clocks = <0x1F 0xFD 0x1F 0xFE>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,disable-auto-freq;
        resets = <0x1F 0x12E 0x1F 0x12F>;
        reset-names = "video_a", "video_h";
        iommus = <0x6C>;
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x2>;
        rockchip,resetgroup-node = <0x2>;
        power-domains = <0x21 0xA>;
        status = "okay";
        phandle = <0x163>;
    };
    iommu@fdee0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDEE0800 0x0 0x40>;
        interrupts = <0x0 0x3F 0x4>;
        interrupt-names = "vepu_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x1F 0xFD 0x1F 0xFE>;
        power-domains = <0x21 0xA>;
        #iommu-cells = <0x0>;
        status = "okay";
        phandle = <0x6C>;
    };
    iep@fdef0000 {
        compatible = "rockchip,iep-v2";
        reg = <0x0 0xFDEF0000 0x0 0x500>;
        interrupts = <0x0 0x38 0x4>;
        clocks = <0x1F 0xF6 0x1F 0xF7 0x1F 0xF8>;
        clock-names = "aclk", "hclk", "sclk";
        resets = <0x1F 0x127 0x1F 0x128 0x1F 0x129>;
        reset-names = "rst_a", "rst_h", "rst_s";
        power-domains = <0x21 0xA>;
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x5>;
        rockchip,resetgroup-node = <0x5>;
        iommus = <0x6D>;
        status = "okay";
        phandle = <0x164>;
    };
    iommu@fdef0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDEF0800 0x0 0x100>;
        interrupts = <0x0 0x38 0x4>;
        interrupt-names = "iep_mmu";
        clocks = <0x1F 0xF6 0x1F 0xF7>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x0>;
        power-domains = <0x21 0xA>;
        status = "okay";
        phandle = <0x6D>;
    };
    eink@fdf00000 {
        compatible = "rockchip,rk3568-eink-tcon";
        reg = <0x0 0xFDF00000 0x0 0x74>;
        interrupts = <0x0 0xB2 0x4>;
        clocks = <0x1F 0xFF 0x1F 0x100>;
        clock-names = "pclk", "hclk";
        status = "disabled";
        phandle = <0x165>;
    };
    rkvenc@fdf40000 {
        compatible = "rockchip,rkv-encoder-v1";
        reg = <0x0 0xFDF40000 0x0 0x400>;
        interrupts = <0x0 0x8C 0x4>;
        interrupt-names = "irq_enc";
        clocks = <0x1F 0x103 0x1F 0x104 0x1F 0x105>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
        rockchip,normal-rates = <0x11B3DC40 0x0 0x11B3DC40>;
        resets = <0x1F 0x133 0x1F 0x134 0x1F 0x135>;
        reset-names = "video_a", "video_h", "video_core";
        assigned-clocks = <0x1F 0x103 0x1F 0x105>;
        assigned-clock-rates = <0x11B3DC40 0x11B3DC40>;
        iommus = <0x6E>;
        node-name = "rkvenc";
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x3>;
        rockchip,resetgroup-node = <0x3>;
        power-domains = <0x21 0xE>;
        operating-points-v2 = <0x6F>;
        status = "okay";
        venc-supply = <0x70>;
        phandle = <0x166>;
    };
    rkvenc-opp-table {
        compatible = "operating-points-v2";
        nvmem-cells = <0x7>;
        nvmem-cell-names = "pvtm";
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x16378 0x1 0x16379 0x186A0 0x2>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x6F>;
        opp-297000000 {
            opp-hz = <0x0 0x11B3DC40>;
            opp-microvolt = <0xDBBA0>;
            opp-microvolt-L0 = <0xDBBA0>;
            opp-microvolt-L1 = <0xCF850>;
            opp-microvolt-L2 = <0xCF850>;
        };
        opp-400000000 {
            opp-hz = <0x0 0x17D78400>;
            opp-microvolt = <0xE7EF0>;
            opp-microvolt-L0 = <0xE7EF0>;
            opp-microvolt-L1 = <0xE1D48>;
            opp-microvolt-L2 = <0xCF850>;
        };
    };
    iommu@fdf40f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDF40F00 0x0 0x40 0x0 0xFDF40F40 0x0 0x40>;
        interrupts = <0x0 0x8D 0x4 0x0 0x8E 0x4>;
        interrupt-names = "rkvenc_mmu0", "rkvenc_mmu1";
        clocks = <0x1F 0x103 0x1F 0x104>;
        clock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        #iommu-cells = <0x0>;
        power-domains = <0x21 0xE>;
        status = "okay";
        phandle = <0x6E>;
    };
    rkvdec@fdf80200 {
        compatible = "rockchip,rkv-decoder-rk3568", "rockchip,rkv-decoder-v2";
        reg = <0x0 0xFDF80200 0x0 0x400 0x0 0xFDF80100 0x0 0x100>;
        reg-names = "regs", "link";
        interrupts = <0x0 0x5B 0x4>;
        interrupt-names = "irq_dec";
        clocks = <0x1F 0x108 0x1F 0x109 0x1F 0x10A 0x1F 0x10B 0x1F 0x10C>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_cabac", "clk_core", "clk_hevc_cabac";
        rockchip,normal-rates = <0x11B3DC40 0x0 0x11B3DC40 0x11B3DC40 0x23C34600>;
        rockchip,advanced-rates = <0x179A7B00 0x0 0x179A7B00 0x179A7B00 0x23C34600>;
        rockchip,default-max-load = <0x1FE000>;
        resets = <0x1F 0x142 0x1F 0x143 0x1F 0x144 0x1F 0x145 0x1F 0x146>;
        assigned-clocks = <0x1F 0x108 0x1F 0x10A 0x1F 0x10B 0x1F 0x10C>;
        assigned-clock-rates = <0x11B3DC40 0x11B3DC40 0x11B3DC40 0x11B3DC40>;
        reset-names = "video_a", "video_h", "video_cabac", "video_core", "video_hevc_cabac";
        power-domains = <0x21 0xD>;
        operating-points-v2 = <0x71>;
        vdec-supply = <0x70>;
        iommus = <0x72>;
        rockchip,srv = <0x69>;
        rockchip,taskqueue-node = <0x4>;
        rockchip,resetgroup-node = <0x4>;
        rockchip,sram = <0x73>;
        rockchip,rcb-iova = <0x10000000 0x10000>;
        rockchip,rcb-min-width = <0x200>;
        rockchip,task-capacity = <0x10>;
        status = "okay";
        phandle = <0x167>;
    };
    rkvdec-opp-table {
        compatible = "operating-points-v2";
        nvmem-cells = <0x74 0x7>;
        nvmem-cell-names = "leakage", "pvtm";
        rockchip,leakage-voltage-sel = <0x1 0x50 0x0 0x51 0xFE 0x1>;
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x186A0 0x1>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x71>;
        opp-297000000 {
            opp-hz = <0x0 0x11B3DC40>;
            opp-microvolt = <0xDBBA0>;
            opp-microvolt-L0 = <0xDBBA0>;
            opp-microvolt-L1 = <0xCF850>;
        };
        opp-400000000 {
            opp-hz = <0x0 0x17D78400>;
            opp-microvolt = <0xDBBA0>;
        };
    };
    iommu@fdf80800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDF80800 0x0 0x40 0x0 0xFDF80840 0x0 0x40>;
        interrupts = <0x0 0x5C 0x4>;
        interrupt-names = "rkvdec_mmu";
        clocks = <0x1F 0x108 0x1F 0x109>;
        clock-names = "aclk", "iface";
        power-domains = <0x21 0xD>;
        #iommu-cells = <0x0>;
        status = "okay";
        phandle = <0x72>;
    };
    mipi-csi2@fdfb0000 {
        compatible = "rockchip,rk3568-mipi-csi2";
        reg = <0x0 0xFDFB0000 0x0 0x10000>;
        reg-names = "csihost_regs";
        interrupts = <0x0 0x8 0x4 0x0 0x9 0x4>;
        interrupt-names = "csi-intr1", "csi-intr2";
        clocks = <0x1F 0xD5>;
        clock-names = "pclk_csi2host";
        resets = <0x1F 0xFF>;
        reset-names = "srst_csihost_p";
        status = "disabled";
        phandle = <0x168>;
    };
    rkcif@fdfe0000 {
        compatible = "rockchip,rk3568-cif";
        reg = <0x0 0xFDFE0000 0x0 0x8000>;
        reg-names = "cif_regs";
        interrupts = <0x0 0x92 0x4>;
        interrupt-names = "cif-intr";
        clocks = <0x1F 0xCE 0x1F 0xCF 0x1F 0xD0 0x1F 0xD1>;
        clock-names = "aclk_cif", "hclk_cif", "dclk_cif", "iclk_cif_g";
        resets = <0x1F 0xF7 0x1F 0xF8 0x1F 0xF9 0x1F 0xFB 0x1F 0xFA>;
        reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_d", "rst_cif_p", "rst_cif_i";
        assigned-clocks = <0x1F 0xD0>;
        assigned-clock-rates = <0x11E1A300>;
        power-domains = <0x21 0x8>;
        rockchip,grf = <0x33>;
        iommus = <0x75>;
        status = "disabled";
        phandle = <0x76>;
    };
    iommu@fdfe0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDFE0800 0x0 0x100>;
        interrupts = <0x0 0x92 0x4>;
        interrupt-names = "cif_mmu";
        clocks = <0x1F 0xCE 0x1F 0xCF>;
        clock-names = "aclk", "iface";
        power-domains = <0x21 0x8>;
        rockchip,disable-mmu-reset;
        #iommu-cells = <0x0>;
        status = "disabled";
        phandle = <0x75>;
    };
    rkcif_dvp {
        compatible = "rockchip,rkcif-dvp";
        rockchip,hw = <0x76>;
        status = "disabled";
        phandle = <0x77>;
    };
    rkcif_dvp_sditf {
        compatible = "rockchip,rkcif-sditf";
        rockchip,cif = <0x77>;
        status = "disabled";
        phandle = <0x169>;
    };
    rkcif_mipi_lvds {
        compatible = "rockchip,rkcif-mipi-lvds";
        rockchip,hw = <0x76>;
        status = "disabled";
        phandle = <0x78>;
    };
    rkcif_mipi_lvds_sditf {
        compatible = "rockchip,rkcif-sditf";
        rockchip,cif = <0x78>;
        status = "disabled";
        phandle = <0x16A>;
    };
    rkisp@fdff0000 {
        compatible = "rockchip,rk3568-rkisp";
        reg = <0x0 0xFDFF0000 0x0 0x10000>;
        interrupts = <0x0 0x39 0x4 0x0 0x3A 0x4 0x0 0x3C 0x4>;
        interrupt-names = "mipi_irq", "mi_irq", "isp_irq";
        clocks = <0x1F 0xD2 0x1F 0xD3 0x1F 0xD4>;
        clock-names = "aclk_isp", "hclk_isp", "clk_isp";
        resets = <0x1F 0xFD 0x1F 0xFC>;
        reset-names = "isp", "isp-h";
        rockchip,grf = <0x33>;
        power-domains = <0x21 0x8>;
        iommus = <0x79>;
        rockchip,iq-feature = <0x3FB 0xFFFE67FF>;
        status = "disabled";
        phandle = <0x7A>;
    };
    iommu@fdff1a00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFDFF1A00 0x0 0x100>;
        interrupts = <0x0 0x3B 0x4>;
        interrupt-names = "isp_mmu";
        clocks = <0x1F 0xD2 0x1F 0xD3>;
        clock-names = "aclk", "iface";
        power-domains = <0x21 0x8>;
        #iommu-cells = <0x0>;
        rockchip,disable-mmu-reset;
        status = "disabled";
        phandle = <0x79>;
    };
    rkisp-vir0 {
        compatible = "rockchip,rkisp-vir";
        rockchip,hw = <0x7A>;
        status = "disabled";
        phandle = <0x16B>;
    };
    rkisp-vir1 {
        compatible = "rockchip,rkisp-vir";
        rockchip,hw = <0x7A>;
        status = "disabled";
        phandle = <0x16C>;
    };
    ethernet@fe010000 {
        compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
        reg = <0x0 0xFE010000 0x0 0x10000>;
        interrupts = <0x0 0x20 0x4 0x0 0x1D 0x4>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <0x33>;
        clocks = <0x1F 0x186 0x1F 0x189 0x1F 0x189 0x1F 0xC7 0x1F 0xC3 0x1F 0xC4 0x1F 0x189 0x1F 0xC8 0x1F 0xAC>;
        clock-names = "stmmaceth", "mac_clk_rx", "mac_clk_tx", "clk_mac_refout", "aclk_mac", "pclk_mac", "clk_mac_speed", "ptp_ref", "pclk_xpcs";
        resets = <0x1F 0xEC>;
        reset-names = "stmmaceth";
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0x7B>;
        snps,mtl-rx-config = <0x7C>;
        snps,mtl-tx-config = <0x7D>;
        status = "okay";
        phy-mode = "rgmii";
        clock_in_out = "output";
        snps,reset-gpio = <0x7E 0x8 0x1>;
        snps,reset-active-low;
        snps,reset-delays-us = <0x0 0x4E20 0x186A0>;
        assigned-clocks = <0x1F 0x189 0x1F 0x186>;
        assigned-clock-parents = <0x1F 0x187 0x1F 0xC5>;
        assigned-clock-rates = <0x0 0x7735940>;
        pinctrl-names = "default";
        pinctrl-0 = <0x7F 0x80 0x81 0x82 0x83>;
        tx_delay = <0x4F>;
        rx_delay = <0x26>;
        phy-handle = <0x84>;
        phandle = <0x16D>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            phandle = <0x16E>;
            phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                phandle = <0x84>;
            };
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x4>;
            snps,rd_osr_lmt = <0x8>;
            snps,blen = <0x0 0x0 0x0 0x0 0x10 0x8 0x4>;
            phandle = <0x7B>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x1>;
            phandle = <0x7C>;
            queue0 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x1>;
            phandle = <0x7D>;
            queue0 {
            };
        };
    };
    vop@fe040000 {
        compatible = "rockchip,rk3568-vop";
        reg = <0x0 0xFE040000 0x0 0x3000 0x0 0xFE044000 0x0 0x1000>;
        reg-names = "regs", "gamma_lut";
        rockchip,grf = <0x33>;
        interrupts = <0x0 0x94 0x4>;
        clocks = <0x1F 0xDD 0x1F 0xDE 0x1F 0xDF 0x1F 0xE0 0x1F 0xE1>;
        clock-names = "aclk_vop", "hclk_vop", "dclk_vp0", "dclk_vp1", "dclk_vp2";
        iommus = <0x85>;
        power-domains = <0x21 0x9>;
        status = "okay";
        assigned-clocks = <0x1F 0xDF 0x1F 0xE0>;
        assigned-clock-parents = <0x32 0x2 0x1F 0x5>;
        support-multi-area;
        phandle = <0x16F>;
        ports {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            phandle = <0x12>;
            port@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                reg = <0x0>;
                phandle = <0x170>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x86>;
                    phandle = <0x14>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x87>;
                    phandle = <0x15>;
                };
                endpoint@2 {
                    reg = <0x2>;
                    remote-endpoint = <0x88>;
                    phandle = <0x16>;
                };
                endpoint@3 {
                    reg = <0x3>;
                    remote-endpoint = <0x89>;
                    phandle = <0x17>;
                };
            };
            port@1 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                reg = <0x1>;
                phandle = <0x171>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x8A>;
                    phandle = <0x91>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x8B>;
                    phandle = <0x93>;
                };
                endpoint@2 {
                    reg = <0x2>;
                    remote-endpoint = <0x8C>;
                    phandle = <0x99>;
                };
                endpoint@3 {
                    reg = <0x3>;
                    remote-endpoint = <0x8D>;
                    phandle = <0x97>;
                };
                endpoint@4 {
                    reg = <0x4>;
                    remote-endpoint = <0x8E>;
                    phandle = <0x18>;
                };
            };
            port@2 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                reg = <0x2>;
                phandle = <0x172>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x8F>;
                    phandle = <0x30>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x90>;
                    phandle = <0x19>;
                };
            };
        };
    };
    iommu@fe043e00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xFE043E00 0x0 0x100 0x0 0xFE043F00 0x0 0x100>;
        interrupts = <0x0 0x94 0x4>;
        interrupt-names = "vop_mmu";
        clocks = <0x1F 0xDD 0x1F 0xDE>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x0>;
        rockchip,disable-device-link-resume;
        status = "okay";
        phandle = <0x85>;
    };
    dsi@fe060000 {
        compatible = "rockchip,rk3568-mipi-dsi";
        reg = <0x0 0xFE060000 0x0 0x10000>;
        interrupts = <0x0 0x44 0x4>;
        clocks = <0x1F 0xE8 0x1F 0xDA>;
        clock-names = "pclk", "hclk";
        resets = <0x1F 0x110>;
        reset-names = "apb";
        phys = <0x2F>;
        phy-names = "dphy";
        power-domains = <0x21 0x9>;
        rockchip,grf = <0x33>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x173>;
        ports {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            port@0 {
                reg = <0x0>;
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                phandle = <0x174>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x14>;
                    status = "disabled";
                    phandle = <0x86>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x91>;
                    status = "disabled";
                    phandle = <0x8A>;
                };
            };
        };
    };
    dsi@fe070000 {
        compatible = "rockchip,rk3568-mipi-dsi";
        reg = <0x0 0xFE070000 0x0 0x10000>;
        interrupts = <0x0 0x45 0x4>;
        clocks = <0x1F 0xE9 0x1F 0xDA>;
        clock-names = "pclk", "hclk";
        resets = <0x1F 0x111>;
        reset-names = "apb";
        phys = <0x92>;
        phy-names = "dphy";
        power-domains = <0x21 0x9>;
        rockchip,grf = <0x33>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x175>;
        ports {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            port@0 {
                reg = <0x0>;
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                phandle = <0x176>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x15>;
                    status = "disabled";
                    phandle = <0x87>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x93>;
                    status = "disabled";
                    phandle = <0x8B>;
                };
            };
        };
    };
    hdmi@fe0a0000 {
        compatible = "rockchip,rk3568-dw-hdmi";
        reg = <0x0 0xFE0A0000 0x0 0x20000>;
        interrupts = <0x0 0x2D 0x4>;
        clocks = <0x1F 0xE6 0x1F 0xE7 0x1F 0x193 0x32 0x2 0x1F 0xDE>;
        clock-names = "iahb", "isfr", "cec", "ref", "hclk";
        power-domains = <0x21 0x9>;
        reg-io-width = <0x4>;
        rockchip,grf = <0x33>;
        #sound-dai-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0x94 0x95 0x96>;
        status = "okay";
        phandle = <0x10F>;
        ports {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            port@0 {
                reg = <0x0>;
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x17>;
                    status = "okay";
                    phandle = <0x89>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x97>;
                    status = "disabled";
                    phandle = <0x8D>;
                };
            };
        };
    };
    edp@fe0c0000 {
        compatible = "rockchip,rk3568-edp";
        reg = <0x0 0xFE0C0000 0x0 0x10000>;
        interrupts = <0x0 0x12 0x4>;
        clocks = <0x32 0x29 0x1F 0xEA 0x1F 0xEB 0x1F 0xDA>;
        clock-names = "dp", "pclk", "spdif", "hclk";
        resets = <0x1F 0x113 0x1F 0x112>;
        reset-names = "dp", "apb";
        phys = <0x98>;
        phy-names = "dp";
        power-domains = <0x21 0x9>;
        status = "disabled";
        phandle = <0x177>;
        ports {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            port@0 {
                reg = <0x0>;
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                phandle = <0x178>;
                endpoint@0 {
                    reg = <0x0>;
                    remote-endpoint = <0x16>;
                    status = "disabled";
                    phandle = <0x88>;
                };
                endpoint@1 {
                    reg = <0x1>;
                    remote-endpoint = <0x99>;
                    status = "disabled";
                    phandle = <0x8C>;
                };
            };
        };
    };
    nocp-cpu@fe102000 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x0 0xFE102000 0x0 0x400>;
        phandle = <0x9B>;
    };
    nocp-gpu-vpu-rga-venc@fe102400 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x0 0xFE102400 0x0 0x400>;
        phandle = <0x179>;
    };
    nocp-vdec@fe102800 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x0 0xFE102800 0x0 0x400>;
        phandle = <0x17A>;
    };
    nocp-vi-usb-peri-pipe@fe102c00 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x0 0xFE102C00 0x0 0x400>;
        phandle = <0x17B>;
    };
    nocp-vo@fe103000 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x0 0xFE103000 0x0 0x400>;
        phandle = <0x17C>;
    };
    qos@fe128000 {
        compatible = "syscon";
        reg = <0x0 0xFE128000 0x0 0x20>;
        phandle = <0x47>;
    };
    qos@fe138080 {
        compatible = "syscon";
        reg = <0x0 0xFE138080 0x0 0x20>;
        phandle = <0x56>;
    };
    qos@fe138100 {
        compatible = "syscon";
        reg = <0x0 0xFE138100 0x0 0x20>;
        phandle = <0x57>;
    };
    qos@fe138180 {
        compatible = "syscon";
        reg = <0x0 0xFE138180 0x0 0x20>;
        phandle = <0x58>;
    };
    qos@fe148000 {
        compatible = "syscon";
        reg = <0x0 0xFE148000 0x0 0x20>;
        phandle = <0x48>;
    };
    qos@fe148080 {
        compatible = "syscon";
        reg = <0x0 0xFE148080 0x0 0x20>;
        phandle = <0x49>;
    };
    qos@fe148100 {
        compatible = "syscon";
        reg = <0x0 0xFE148100 0x0 0x20>;
        phandle = <0x4A>;
    };
    qos@fe150000 {
        compatible = "syscon";
        reg = <0x0 0xFE150000 0x0 0x20>;
        phandle = <0x54>;
    };
    qos@fe158000 {
        compatible = "syscon";
        reg = <0x0 0xFE158000 0x0 0x20>;
        phandle = <0x4E>;
    };
    qos@fe158100 {
        compatible = "syscon";
        reg = <0x0 0xFE158100 0x0 0x20>;
        phandle = <0x4F>;
    };
    qos@fe158180 {
        compatible = "syscon";
        reg = <0x0 0xFE158180 0x0 0x20>;
        phandle = <0x50>;
    };
    qos@fe158200 {
        compatible = "syscon";
        reg = <0x0 0xFE158200 0x0 0x20>;
        phandle = <0x51>;
    };
    qos@fe158280 {
        compatible = "syscon";
        reg = <0x0 0xFE158280 0x0 0x20>;
        phandle = <0x52>;
    };
    qos@fe158300 {
        compatible = "syscon";
        reg = <0x0 0xFE158300 0x0 0x20>;
        phandle = <0x53>;
    };
    qos@fe180000 {
        compatible = "syscon";
        reg = <0x0 0xFE180000 0x0 0x20>;
        phandle = <0x46>;
    };
    qos@fe190000 {
        compatible = "syscon";
        reg = <0x0 0xFE190000 0x0 0x20>;
        phandle = <0x59>;
    };
    qos@fe190080 {
        compatible = "syscon";
        reg = <0x0 0xFE190080 0x0 0x20>;
        phandle = <0x5A>;
    };
    qos@fe190100 {
        compatible = "syscon";
        reg = <0x0 0xFE190100 0x0 0x20>;
        phandle = <0x5B>;
    };
    qos@fe190200 {
        compatible = "syscon";
        reg = <0x0 0xFE190200 0x0 0x20>;
        phandle = <0x5C>;
    };
    qos@fe190280 {
        compatible = "syscon";
        reg = <0x0 0xFE190280 0x0 0x20>;
        phandle = <0x5D>;
    };
    qos@fe190300 {
        compatible = "syscon";
        reg = <0x0 0xFE190300 0x0 0x20>;
        phandle = <0x5E>;
    };
    qos@fe190380 {
        compatible = "syscon";
        reg = <0x0 0xFE190380 0x0 0x20>;
        phandle = <0x5F>;
    };
    qos@fe190400 {
        compatible = "syscon";
        reg = <0x0 0xFE190400 0x0 0x20>;
        phandle = <0x60>;
    };
    qos@fe198000 {
        compatible = "syscon";
        reg = <0x0 0xFE198000 0x0 0x20>;
        phandle = <0x55>;
    };
    qos@fe1a8000 {
        compatible = "syscon";
        reg = <0x0 0xFE1A8000 0x0 0x20>;
        phandle = <0x4B>;
    };
    qos@fe1a8080 {
        compatible = "syscon";
        reg = <0x0 0xFE1A8080 0x0 0x20>;
        phandle = <0x4C>;
    };
    qos@fe1a8100 {
        compatible = "syscon";
        reg = <0x0 0xFE1A8100 0x0 0x20>;
        phandle = <0x4D>;
    };
    dwmmc@fe000000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x0 0xFE000000 0x0 0x4000>;
        interrupts = <0x0 0x64 0x4>;
        max-frequency = <0x8F0D180>;
        clocks = <0x1F 0xC1 0x1F 0xC2 0x1F 0x18E 0x1F 0x18F>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x100>;
        resets = <0x1F 0xEB>;
        reset-names = "reset";
        status = "disabled";
        phandle = <0x17D>;
    };
    dfi@fe230000 {
        reg = <0x0 0xFE230000 0x0 0x400>;
        compatible = "rockchip,rk3568-dfi";
        rockchip,pmugrf = <0x34>;
        status = "okay";
        phandle = <0x9A>;
    };
    dmc {
        compatible = "rockchip,rk3568-dmc";
        interrupts = <0x0 0xA 0x4>;
        interrupt-names = "complete";
        devfreq-events = <0x9A 0x9B>;
        clocks = <0x2 0x3>;
        clock-names = "dmc_clk";
        operating-points-v2 = <0x9C>;
        vop-bw-dmc-freq = <0x0 0x11E 0x4F1A0 0x11F 0x1869F 0x80E80>;
        vop-frame-bw-dmc-freq = <0x0 0x26C 0x4F1A0 0x26D 0x1869F 0xBE6E0>;
        cpu-bw-dmc-freq = <0x0 0x15E 0x4F1A0 0x15F 0x190 0x80E80 0x191 0x1869F 0xBE6E0>;
        upthreshold = <0x28>;
        downdifferential = <0x14>;
        system-status-level = <0x1 0x4 0x8 0x8 0x2 0x1 0x10 0x4 0x10000 0x4 0x1000 0x8 0x4000 0x8 0x2000 0x8 0xC00 0x8>;
        auto-min-freq = <0x4F1A0>;
        auto-freq-en = <0x1>;
        #cooling-cells = <0x2>;
        status = "okay";
        center-supply = <0x70>;
        phandle = <0x13>;
    };
    dmc-fsp {
        compatible = "rockchip,rk3568-dmc-fsp";
        debug_print_level = <0x0>;
        ddr3_params = <0x9D>;
        ddr4_params = <0x9E>;
        lpddr3_params = <0x9F>;
        lpddr4_params = <0xA0>;
        lpddr4x_params = <0xA1>;
        status = "okay";
        phandle = <0x17E>;
    };
    dmc-opp-table {
        compatible = "operating-points-v2";
        mbist-vmin = <0xC96A8 0xDBBA0 0xE7EF0>;
        nvmem-cells = <0x74 0x7 0x8>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,temp-hysteresis = <0x1388>;
        rockchip,low-temp = <0x0>;
        rockchip,low-temp-adjust-volt = <0x0 0x618 0x124F8>;
        rockchip,leakage-voltage-sel = <0x1 0x50 0x0 0x51 0xFE 0x1>;
        rockchip,pvtm-voltage-sel = <0x0 0x14820 0x0 0x14821 0x186A0 0x1>;
        rockchip,pvtm-ch = <0x0 0x5>;
        phandle = <0x9C>;
        opp-1560000000 {
            opp-hz = <0x0 0x5CFBB600>;
            opp-microvolt = <0xDBBA0>;
            opp-microvolt-L0 = <0xDBBA0>;
            opp-microvolt-L1 = <0xCF850>;
        };
    };
    pcie@fe260000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x3>;
        #size-cells = <0x2>;
        bus-range = <0x0 0xF>;
        clocks = <0x1F 0x81 0x1F 0x82 0x1F 0x83 0x1F 0x84 0x1F 0x85>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x0 0x4B 0x4 0x0 0x4A 0x4 0x0 0x49 0x4 0x0 0x48 0x4 0x0 0x47 0x4>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x1>;
        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
        interrupt-map = <0x0 0x0 0x0 0x1 0xA2 0x0 0x0 0x0 0x0 0x2 0xA2 0x1 0x0 0x0 0x0 0x3 0xA2 0x2 0x0 0x0 0x0 0x4 0xA2 0x3>;
        linux,pci-domain = <0x0>;
        num-ib-windows = <0x6>;
        num-viewport = <0x8>;
        num-ob-windows = <0x2>;
        max-link-speed = <0x2>;
        msi-map = <0x0 0xA3 0x0 0x1000>;
        num-lanes = <0x1>;
        phys = <0x23 0x2>;
        phy-names = "pcie-phy";
        power-domains = <0x21 0xF>;
        ranges = <0x800 0x0 0xF4000000 0x0 0xF4000000 0x0 0x100000 0x81000000 0x0 0xF4100000 0x0 0xF4100000 0x0 0x100000 0x82000000 0x0 0xF4200000 0x0 0xF4200000 0x0 0x1E00000 0xC3000000 0x3 0x0 0x3 0x0 0x0 0x40000000>;
        reg = <0x3 0xC0000000 0x0 0x400000 0x0 0xFE260000 0x0 0x10000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x1F 0xA1>;
        reset-names = "pipe";
        status = "okay";
        reset-gpios = <0xA4 0x1E 0x0>;
        vpcie3v3-supply = <0xA5>;
        phandle = <0x17F>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x0>;
            #interrupt-cells = <0x1>;
            interrupt-parent = <0x1>;
            interrupts = <0x0 0x48 0x1>;
            phandle = <0xA2>;
        };
    };
    pcie@fe270000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x3>;
        #size-cells = <0x2>;
        bus-range = <0x10 0x1F>;
        clocks = <0x1F 0x88 0x1F 0x89 0x1F 0x8A 0x1F 0x8B 0x1F 0x8C>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x0 0xA0 0x4 0x0 0x9F 0x4 0x0 0x9E 0x4 0x0 0x9D 0x4 0x0 0x9C 0x4>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x1>;
        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
        interrupt-map = <0x0 0x0 0x0 0x1 0xA6 0x0 0x0 0x0 0x0 0x2 0xA6 0x1 0x0 0x0 0x0 0x3 0xA6 0x2 0x0 0x0 0x0 0x4 0xA6 0x3>;
        linux,pci-domain = <0x1>;
        num-ib-windows = <0x6>;
        num-ob-windows = <0x2>;
        num-viewport = <0x8>;
        max-link-speed = <0x3>;
        msi-map = <0x1000 0xA3 0x1000 0x1000>;
        num-lanes = <0x1>;
        phys = <0xA7>;
        phy-names = "pcie-phy";
        power-domains = <0x21 0xF>;
        ranges = <0x800 0x0 0xF2000000 0x0 0xF2000000 0x0 0x100000 0x81000000 0x0 0xF2100000 0x0 0xF2100000 0x0 0x100000 0x82000000 0x0 0xF2200000 0x0 0xF2200000 0x0 0x1E00000 0xC3000000 0x3 0x40000000 0x3 0x40000000 0x0 0x40000000>;
        reg = <0x3 0xC0400000 0x0 0x400000 0x0 0xFE270000 0x0 0x10000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x1F 0xB1>;
        reset-names = "pipe";
        status = "okay";
        rockchip,bifurcation;
        reset-gpios = <0xA8 0x4 0x0>;
        vpcie3v3-supply = <0xA5>;
        phandle = <0x180>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x0>;
            #interrupt-cells = <0x1>;
            interrupt-parent = <0x1>;
            interrupts = <0x0 0x9D 0x1>;
            phandle = <0xA6>;
        };
        pcie@10 {
            reg = <0x100000 0x0 0x0 0x0 0x0>;
            #address-cells = <0x3>;
            #size-cells = <0x2>;
            pcie-eth@10,0 {
                compatible = "pci10ec,8125";
                reg = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x181>;
            };
        };
    };
    pcie@fe280000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x3>;
        #size-cells = <0x2>;
        bus-range = <0x20 0x2F>;
        clocks = <0x1F 0x8F 0x1F 0x90 0x1F 0x91 0x1F 0x92 0x1F 0x93>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x0 0xA5 0x4 0x0 0xA4 0x4 0x0 0xA3 0x4 0x0 0xA2 0x4 0x0 0xA1 0x4>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x1>;
        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
        interrupt-map = <0x0 0x0 0x0 0x1 0xA9 0x0 0x0 0x0 0x0 0x2 0xA9 0x1 0x0 0x0 0x0 0x3 0xA9 0x2 0x0 0x0 0x0 0x4 0xA9 0x3>;
        linux,pci-domain = <0x2>;
        num-ib-windows = <0x6>;
        num-viewport = <0x8>;
        num-ob-windows = <0x2>;
        max-link-speed = <0x3>;
        msi-map = <0x2000 0xA3 0x2000 0x1000>;
        num-lanes = <0x2>;
        phys = <0xA7>;
        phy-names = "pcie-phy";
        power-domains = <0x21 0xF>;
        ranges = <0x800 0x0 0xF0000000 0x0 0xF0000000 0x0 0x100000 0x81000000 0x0 0xF0100000 0x0 0xF0100000 0x0 0x100000 0x82000000 0x0 0xF0200000 0x0 0xF0200000 0x0 0x1E00000 0xC3000000 0x3 0x80000000 0x3 0x80000000 0x0 0x40000000>;
        reg = <0x3 0xC0800000 0x0 0x400000 0x0 0xFE280000 0x0 0x10000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x1F 0xC1>;
        reset-names = "pipe";
        status = "okay";
        rockchip,bifurcation;
        rockchip,init-delay-ms = <0x64>;
        reset-gpios = <0xA4 0x18 0x0>;
        vpcie3v3-supply = <0xA5>;
        phandle = <0x182>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x0>;
            #interrupt-cells = <0x1>;
            interrupt-parent = <0x1>;
            interrupts = <0x0 0xA2 0x1>;
            phandle = <0xA9>;
        };
        pcie@20 {
            reg = <0x200000 0x0 0x0 0x0 0x0>;
            #address-cells = <0x3>;
            #size-cells = <0x2>;
            pcie-eth@20,0 {
                compatible = "pci10ec,8125";
                reg = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x183>;
            };
        };
    };
    ethernet@fe2a0000 {
        compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
        reg = <0x0 0xFE2A0000 0x0 0x10000>;
        interrupts = <0x0 0x1B 0x4 0x0 0x18 0x4>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <0x33>;
        clocks = <0x1F 0x182 0x1F 0x185 0x1F 0x185 0x1F 0xB8 0x1F 0xB4 0x1F 0xB5 0x1F 0x185 0x1F 0xB9 0x1F 0xAC>;
        clock-names = "stmmaceth", "mac_clk_rx", "mac_clk_tx", "clk_mac_refout", "aclk_mac", "pclk_mac", "clk_mac_speed", "ptp_ref", "pclk_xpcs";
        resets = <0x1F 0xD7>;
        reset-names = "stmmaceth";
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0xAA>;
        snps,mtl-rx-config = <0xAB>;
        snps,mtl-tx-config = <0xAC>;
        status = "okay";
        phy-mode = "rgmii";
        clock_in_out = "output";
        snps,reset-gpio = <0xA4 0x1B 0x1>;
        snps,reset-active-low;
        snps,reset-delays-us = <0x0 0x4E20 0x186A0>;
        assigned-clocks = <0x1F 0x185 0x1F 0x182>;
        assigned-clock-parents = <0x1F 0x183 0x1F 0xB6>;
        assigned-clock-rates = <0x0 0x7735940>;
        pinctrl-names = "default";
        pinctrl-0 = <0xAD 0xAE 0xAF 0xB0 0xB1>;
        tx_delay = <0x3C>;
        rx_delay = <0x2F>;
        phy-handle = <0xB2>;
        phandle = <0x184>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            phandle = <0x185>;
            phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
                reg = <0x0>;
                phandle = <0xB2>;
            };
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x4>;
            snps,rd_osr_lmt = <0x8>;
            snps,blen = <0x0 0x0 0x0 0x0 0x10 0x8 0x4>;
            phandle = <0xAA>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x1>;
            phandle = <0xAB>;
            queue0 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x1>;
            phandle = <0xAC>;
            queue0 {
            };
        };
    };
    dwmmc@fe2b0000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x0 0xFE2B0000 0x0 0x4000>;
        interrupts = <0x0 0x62 0x4>;
        max-frequency = <0x8F0D180>;
        clocks = <0x1F 0xB0 0x1F 0xB1 0x1F 0x18A 0x1F 0x18B>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x100>;
        resets = <0x1F 0xD4>;
        reset-names = "reset";
        status = "okay";
        no-mmc;
        no-sdio;
        bus-width = <0x4>;
        cap-mmc-highspeed;
        cap-sd-highspeed;
        disable-wp;
        sd-uhs-sdr104;
        vmmc-supply = <0xB3>;
        vqmmc-supply = <0x2C>;
        pinctrl-names = "default";
        pinctrl-0 = <0xB4 0xB5 0xB6 0xB7>;
        phandle = <0x186>;
    };
    dwmmc@fe2c0000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x0 0xFE2C0000 0x0 0x4000>;
        interrupts = <0x0 0x63 0x4>;
        max-frequency = <0x8F0D180>;
        clocks = <0x1F 0xB2 0x1F 0xB3 0x1F 0x18C 0x1F 0x18D>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x100>;
        resets = <0x1F 0xD6>;
        reset-names = "reset";
        status = "disabled";
        phandle = <0x187>;
    };
    spi@fe300000 {
        compatible = "rockchip,sfc";
        reg = <0x0 0xFE300000 0x0 0x4000>;
        interrupts = <0x0 0x65 0x4>;
        clocks = <0x1F 0x78 0x1F 0x76>;
        clock-names = "clk_sfc", "hclk_sfc";
        assigned-clocks = <0x1F 0x78>;
        assigned-clock-rates = <0x5F5E100>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x188>;
    };
    sdhci@fe310000 {
        compatible = "rockchip,dwcmshc-sdhci", "snps,dwcmshc-sdhci";
        reg = <0x0 0xFE310000 0x0 0x10000>;
        interrupts = <0x0 0x13 0x4>;
        assigned-clocks = <0x1F 0x7B 0x1F 0x7D 0x1F 0x7C>;
        assigned-clock-rates = <0xBEBC200 0x16E3600 0xBEBC200>;
        clocks = <0x1F 0x7C 0x1F 0x7A 0x1F 0x79 0x1F 0x7B 0x1F 0x7D>;
        clock-names = "core", "bus", "axi", "block", "timer";
        resets = <0x1F 0x78 0x1F 0x76 0x1F 0x75 0x1F 0x77 0x1F 0x79>;
        reset-names = "core", "bus", "axi", "block", "timer";
        status = "okay";
        no-sd;
        no-sdio;
        bus-width = <0x8>;
        max-frequency = <0xBEBC200>;
        non-removable;
        phandle = <0x189>;
    };
    nandc@fe330000 {
        compatible = "rockchip,rk-nandc-v9";
        reg = <0x0 0xFE330000 0x0 0x4000>;
        interrupts = <0x0 0x46 0x4>;
        nandc_id = <0x0>;
        clocks = <0x1F 0x75 0x1F 0x74>;
        clock-names = "clk_nandc", "hclk_nandc";
        status = "disabled";
        phandle = <0x18A>;
    };
    crypto@fe380000 {
        compatible = "rockchip,rk3568-crypto";
        reg = <0x0 0xFE380000 0x0 0x4000>;
        interrupts = <0x0 0x4 0x4>;
        clocks = <0x1F 0x6A 0x1F 0x6B 0x1F 0x6C 0x1F 0x6D>;
        clock-names = "aclk", "hclk", "sclk", "apb_pclk";
        assigned-clocks = <0x1F 0x6C>;
        assigned-clock-rates = <0xBEBC200>;
        resets = <0x1F 0x69>;
        reset-names = "crypto-rst";
        status = "okay";
        phandle = <0x18B>;
    };
    rng@fe388000 {
        compatible = "rockchip,cryptov2-rng";
        reg = <0x0 0xFE388000 0x0 0x2000>;
        clocks = <0x1F 0x70 0x1F 0x6F>;
        clock-names = "clk_trng", "hclk_trng";
        resets = <0x1F 0x6D>;
        reset-names = "reset";
        status = "okay";
        phandle = <0x18C>;
    };
    otp@fe38c000 {
        compatible = "rockchip,rk3568-otp";
        reg = <0x0 0xFE38C000 0x0 0x4000>;
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        clocks = <0x1F 0x73 0x1F 0x72 0x1F 0x71 0x1F 0x181>;
        clock-names = "usr", "sbpi", "apb", "phy";
        resets = <0x1F 0x1CF>;
        reset-names = "otp_phy";
        phandle = <0x18D>;
        cpu-code@2 {
            reg = <0x2 0x2>;
            phandle = <0xF>;
        };
        cpu-version@8 {
            reg = <0x8 0x1>;
            bits = <0x3 0x3>;
            phandle = <0xE>;
        };
        mbist-vmin@9 {
            reg = <0x9 0x1>;
            bits = <0x0 0x4>;
            phandle = <0x8>;
        };
        id@a {
            reg = <0xA 0x10>;
            phandle = <0xD>;
        };
        cpu-leakage@1a {
            reg = <0x1A 0x1>;
            phandle = <0x6>;
        };
        log-leakage@1b {
            reg = <0x1B 0x1>;
            phandle = <0x74>;
        };
        npu-leakage@1c {
            reg = <0x1C 0x1>;
            phandle = <0x63>;
        };
        gpu-leakage@1d {
            reg = <0x1D 0x1>;
            phandle = <0x67>;
        };
        core-pvtm@2a {
            reg = <0x2A 0x2>;
            phandle = <0x7>;
        };
    };
    i2s@fe400000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x0 0xFE400000 0x0 0x1000>;
        interrupts = <0x0 0x34 0x4>;
        clocks = <0x1F 0x3F 0x1F 0x43 0x1F 0x39>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0xB8 0x0>;
        dma-names = "tx";
        resets = <0x1F 0x50 0x1F 0x51>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x1F>;
        rockchip,grf = <0x33>;
        rockchip,playback-only;
        #sound-dai-cells = <0x0>;
        status = "okay";
        phandle = <0x10E>;
    };
    i2s@fe410000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x0 0xFE410000 0x0 0x1000>;
        interrupts = <0x0 0x35 0x4>;
        clocks = <0x1F 0x47 0x1F 0x4B 0x1F 0x3A>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0xB8 0x2 0xB8 0x3>;
        dma-names = "tx", "rx";
        resets = <0x1F 0x52 0x1F 0x53>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x1F>;
        rockchip,grf = <0x33>;
        #sound-dai-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0xB9 0xBA 0xBB 0xBC>;
        status = "okay";
        rockchip,clk-trcm = <0x1>;
        phandle = <0x115>;
    };
    i2s@fe420000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x0 0xFE420000 0x0 0x1000>;
        interrupts = <0x0 0x36 0x4>;
        clocks = <0x1F 0x4F 0x1F 0x4F 0x1F 0x3B>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0xB8 0x4 0xB8 0x5>;
        dma-names = "tx", "rx";
        rockchip,cru = <0x1F>;
        rockchip,grf = <0x33>;
        rockchip,clk-trcm = <0x1>;
        #sound-dai-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0xBD 0xBE 0xBF 0xC0>;
        status = "disabled";
        phandle = <0x18E>;
    };
    i2s@fe430000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x0 0xFE430000 0x0 0x1000>;
        interrupts = <0x0 0x37 0x4>;
        clocks = <0x1F 0x53 0x1F 0x57 0x1F 0x3C>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0xB8 0x6 0xB8 0x7>;
        dma-names = "tx", "rx";
        resets = <0x1F 0x55 0x1F 0x56>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x1F>;
        rockchip,grf = <0x33>;
        rockchip,clk-trcm = <0x1>;
        #sound-dai-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0xC1 0xC2 0xC3 0xC4>;
        status = "disabled";
        phandle = <0x18F>;
    };
    pdm@fe440000 {
        compatible = "rockchip,rk3568-pdm", "rockchip,pdm";
        reg = <0x0 0xFE440000 0x0 0x1000>;
        clocks = <0x1F 0x5A 0x1F 0x59>;
        clock-names = "pdm_clk", "pdm_hclk";
        dmas = <0xB8 0x9>;
        dma-names = "rx";
        pinctrl-names = "default";
        pinctrl-0 = <0xC5 0xC6 0xC7 0xC8 0xC9 0xCA>;
        #sound-dai-cells = <0x0>;
        status = "disabled";
        phandle = <0x190>;
    };
    vad@fe450000 {
        compatible = "rockchip,rk3568-vad";
        reg = <0x0 0xFE450000 0x0 0x10000>;
        reg-names = "vad";
        clocks = <0x1F 0x5B>;
        clock-names = "hclk";
        interrupts = <0x0 0x89 0x4>;
        rockchip,audio-src = <0x0>;
        rockchip,det-channel = <0x0>;
        rockchip,mode = <0x0>;
        #sound-dai-cells = <0x0>;
        status = "disabled";
        phandle = <0x191>;
    };
    spdif@fe460000 {
        compatible = "rockchip,rk3568-spdif";
        reg = <0x0 0xFE460000 0x0 0x1000>;
        interrupts = <0x0 0x66 0x4>;
        dmas = <0xB8 0x1>;
        dma-names = "tx";
        clock-names = "mclk", "hclk";
        clocks = <0x1F 0x5F 0x1F 0x5C>;
        #sound-dai-cells = <0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0xCB>;
        status = "okay";
        phandle = <0x117>;
    };
    audpwm@fe470000 {
        compatible = "rockchip,rk3568-audio-pwm", "rockchip,audio-pwm-v1";
        reg = <0x0 0xFE470000 0x0 0x1000>;
        clocks = <0x1F 0x63 0x1F 0x60>;
        clock-names = "clk", "hclk";
        dmas = <0xB8 0x8>;
        dma-names = "tx";
        #sound-dai-cells = <0x0>;
        rockchip,sample-width-bits = <0xB>;
        rockchip,interpolat-points = <0x1>;
        status = "disabled";
        phandle = <0x192>;
    };
    codec-digital@fe478000 {
        compatible = "rockchip,rk3568-codec-digital", "rockchip,codec-digital-v1";
        reg = <0x0 0xFE478000 0x0 0x1000>;
        clocks = <0x1F 0x67 0x1F 0x66 0x1F 0x65 0x1F 0x64>;
        clock-names = "adc", "dac", "i2c", "pclk";
        pinctrl-names = "default";
        pinctrl-0 = <0xCC>;
        resets = <0x1F 0x5F>;
        reset-names = "reset";
        rockchip,grf = <0x33>;
        #sound-dai-cells = <0x0>;
        status = "disabled";
        phandle = <0x193>;
    };
    dmac@fe530000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x0 0xFE530000 0x0 0x4000>;
        interrupts = <0x0 0xE 0x4 0x0 0xD 0x4>;
        clocks = <0x1F 0x10D>;
        clock-names = "apb_pclk";
        #dma-cells = <0x1>;
        arm,pl330-periph-burst;
        phandle = <0x40>;
    };
    dmac@fe550000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x0 0xFE550000 0x0 0x4000>;
        interrupts = <0x0 0x10 0x4 0x0 0xF 0x4>;
        clocks = <0x1F 0x10D>;
        clock-names = "apb_pclk";
        #dma-cells = <0x1>;
        arm,pl330-periph-burst;
        phandle = <0xB8>;
    };
    rkscr@fe560000 {
        compatible = "rockchip-scr";
        reg = <0x0 0xFE560000 0x0 0x10000>;
        interrupts = <0x0 0x61 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xCD>;
        clocks = <0x1F 0x114>;
        clock-names = "g_pclk_sim_card";
        status = "disabled";
        phandle = <0x194>;
    };
    can@fe570000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x0 0xFE570000 0x0 0x1000>;
        interrupts = <0x0 0x1 0x4>;
        clocks = <0x1F 0x141 0x1F 0x140>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x1F 0x155 0x1F 0x154>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x1>;
        rx-fifo-depth = <0x6>;
        status = "disabled";
        phandle = <0x195>;
    };
    can@fe580000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x0 0xFE580000 0x0 0x1000>;
        interrupts = <0x0 0x2 0x4>;
        clocks = <0x1F 0x143 0x1F 0x142>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x1F 0x157 0x1F 0x156>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x1>;
        rx-fifo-depth = <0x6>;
        status = "disabled";
        phandle = <0x196>;
    };
    can@fe590000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x0 0xFE590000 0x0 0x1000>;
        interrupts = <0x0 0x3 0x4>;
        clocks = <0x1F 0x145 0x1F 0x144>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x1F 0x159 0x1F 0x158>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x1>;
        rx-fifo-depth = <0x6>;
        status = "disabled";
        phandle = <0x197>;
    };
    i2c@fe5a0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFE5A0000 0x0 0x1000>;
        clocks = <0x1F 0x148 0x1F 0x147>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x2F 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xCE>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x198>;
    };
    i2c@fe5b0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFE5B0000 0x0 0x1000>;
        clocks = <0x1F 0x14A 0x1F 0x149>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x30 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xCF>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x199>;
    };
    i2c@fe5c0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFE5C0000 0x0 0x1000>;
        clocks = <0x1F 0x14C 0x1F 0x14B>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x31 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xD0>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x19A>;
    };
    i2c@fe5d0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFE5D0000 0x0 0x1000>;
        clocks = <0x1F 0x14E 0x1F 0x14D>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x32 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xD1>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x19B>;
    };
    i2c@fe5e0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x0 0xFE5E0000 0x0 0x1000>;
        clocks = <0x1F 0x150 0x1F 0x14F>;
        clock-names = "i2c", "pclk";
        interrupts = <0x0 0x33 0x4>;
        pinctrl-names = "default";
        pinctrl-0 = <0xD2>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        status = "disabled";
        phandle = <0x19C>;
    };
    timer@fe5f0000 {
        compatible = "rockchip,rk3568-timer", "rockchip,rk3288-timer";
        reg = <0x0 0xFE5F0000 0x0 0x1000>;
        interrupts = <0x0 0x6D 0x4>;
        clocks = <0x1F 0x16C 0x1F 0x16D>;
        clock-names = "pclk", "timer";
        phandle = <0x19D>;
    };
    watchdog@fe600000 {
        compatible = "snps,dw-wdt";
        reg = <0x0 0xFE600000 0x0 0x100>;
        clocks = <0x1F 0x116 0x1F 0x115>;
        clock-names = "tclk", "pclk";
        interrupts = <0x0 0x95 0x4>;
        status = "okay";
        phandle = <0x19E>;
    };
    spi@fe610000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x0 0xFE610000 0x0 0x1000>;
        interrupts = <0x0 0x67 0x4>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        clocks = <0x1F 0x152 0x1F 0x151>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x40 0x14 0x40 0x15>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0xD3 0xD4 0xD5>;
        pinctrl-1 = <0xD3 0xD4 0xD6>;
        num-cs = <0x2>;
        status = "disabled";
        phandle = <0x19F>;
    };
    spi@fe620000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x0 0xFE620000 0x0 0x1000>;
        interrupts = <0x0 0x68 0x4>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        clocks = <0x1F 0x154 0x1F 0x153>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x40 0x16 0x40 0x17>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0xD7 0xD8 0xD9>;
        pinctrl-1 = <0xD7 0xD8 0xDA>;
        num-cs = <0x2>;
        status = "disabled";
        phandle = <0x1A0>;
    };
    spi@fe630000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x0 0xFE630000 0x0 0x1000>;
        interrupts = <0x0 0x69 0x4>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        clocks = <0x1F 0x156 0x1F 0x155>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x40 0x18 0x40 0x19>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0xDB 0xDC 0xDD>;
        pinctrl-1 = <0xDB 0xDC 0xDE>;
        num-cs = <0x2>;
        status = "disabled";
        phandle = <0x1A1>;
    };
    spi@fe640000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x0 0xFE640000 0x0 0x1000>;
        interrupts = <0x0 0x6A 0x4>;
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        clocks = <0x1F 0x158 0x1F 0x157>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x40 0x1A 0x40 0x1B>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0xDF 0xE0 0xE1>;
        pinctrl-1 = <0xDF 0xE0 0xE2>;
        num-cs = <0x2>;
        status = "disabled";
        phandle = <0x1A2>;
    };
    serial@fe650000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE650000 0x0 0x100>;
        interrupts = <0x0 0x75 0x4>;
        clocks = <0x1F 0x11F 0x1F 0x11C>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x2 0x40 0x3>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE3>;
        status = "disabled";
        phandle = <0x1A3>;
    };
    serial@fe660000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE660000 0x0 0x100>;
        interrupts = <0x0 0x76 0x4>;
        clocks = <0x1F 0x123 0x1F 0x120>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x4 0x40 0x5>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE4>;
        status = "okay";
        phandle = <0x1A4>;
    };
    serial@fe670000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE670000 0x0 0x100>;
        interrupts = <0x0 0x77 0x4>;
        clocks = <0x1F 0x127 0x1F 0x124>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x6 0x40 0x7>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE5>;
        status = "disabled";
        phandle = <0x1A5>;
    };
    serial@fe680000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE680000 0x0 0x100>;
        interrupts = <0x0 0x78 0x4>;
        clocks = <0x1F 0x12B 0x1F 0x128>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x8 0x40 0x9>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE6>;
        status = "disabled";
        phandle = <0x1A6>;
    };
    serial@fe690000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE690000 0x0 0x100>;
        interrupts = <0x0 0x79 0x4>;
        clocks = <0x1F 0x12F 0x1F 0x12C>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0xA 0x40 0xB>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE7>;
        status = "disabled";
        phandle = <0x1A7>;
    };
    serial@fe6a0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE6A0000 0x0 0x100>;
        interrupts = <0x0 0x7A 0x4>;
        clocks = <0x1F 0x133 0x1F 0x130>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0xC 0x40 0xD>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE8>;
        status = "disabled";
        phandle = <0x1A8>;
    };
    serial@fe6b0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE6B0000 0x0 0x100>;
        interrupts = <0x0 0x7B 0x4>;
        clocks = <0x1F 0x137 0x1F 0x134>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0xE 0x40 0xF>;
        pinctrl-names = "default";
        pinctrl-0 = <0xE9>;
        status = "disabled";
        phandle = <0x1A9>;
    };
    serial@fe6c0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE6C0000 0x0 0x100>;
        interrupts = <0x0 0x7C 0x4>;
        clocks = <0x1F 0x13B 0x1F 0x138>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x10 0x40 0x11>;
        pinctrl-names = "default";
        pinctrl-0 = <0xEA>;
        status = "disabled";
        phandle = <0x1AA>;
    };
    serial@fe6d0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x0 0xFE6D0000 0x0 0x100>;
        interrupts = <0x0 0x7D 0x4>;
        clocks = <0x1F 0x13F 0x1F 0x13C>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x2>;
        reg-io-width = <0x4>;
        dmas = <0x40 0x12 0x40 0x13>;
        pinctrl-names = "default";
        pinctrl-0 = <0xEB>;
        status = "disabled";
        phandle = <0x1AB>;
    };
    pwm@fe6e0000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6E0000 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xEC>;
        clocks = <0x1F 0x15A 0x1F 0x159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1AC>;
    };
    pwm@fe6e0010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6E0010 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xED>;
        clocks = <0x1F 0x15A 0x1F 0x159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1AD>;
    };
    pwm@fe6e0020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6E0020 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xEE>;
        clocks = <0x1F 0x15A 0x1F 0x159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1AE>;
    };
    pwm@fe6e0030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6E0030 0x0 0x10>;
        interrupts = <0x0 0x53 0x4 0x0 0x57 0x4>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xEF>;
        clocks = <0x1F 0x15A 0x1F 0x159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1AF>;
    };
    pwm@fe6f0000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6F0000 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF0>;
        clocks = <0x1F 0x15D 0x1F 0x15C>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B0>;
    };
    pwm@fe6f0010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6F0010 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF1>;
        clocks = <0x1F 0x15D 0x1F 0x15C>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B1>;
    };
    pwm@fe6f0020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6F0020 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF2>;
        clocks = <0x1F 0x15D 0x1F 0x15C>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B2>;
    };
    pwm@fe6f0030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE6F0030 0x0 0x10>;
        interrupts = <0x0 0x54 0x4 0x0 0x58 0x4>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF3>;
        clocks = <0x1F 0x15D 0x1F 0x15C>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B3>;
    };
    pwm@fe700000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE700000 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF4>;
        clocks = <0x1F 0x160 0x1F 0x15F>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B4>;
    };
    pwm@fe700010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE700010 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF5>;
        clocks = <0x1F 0x160 0x1F 0x15F>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B5>;
    };
    pwm@fe700020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE700020 0x0 0x10>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF6>;
        clocks = <0x1F 0x160 0x1F 0x15F>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B6>;
    };
    pwm@fe700030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x0 0xFE700030 0x0 0x10>;
        interrupts = <0x0 0x55 0x4 0x0 0x59 0x4>;
        #pwm-cells = <0x3>;
        pinctrl-names = "active";
        pinctrl-0 = <0xF7>;
        clocks = <0x1F 0x160 0x1F 0x15F>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x1B7>;
    };
    tsadc@fe710000 {
        compatible = "rockchip,rk3568-tsadc";
        reg = <0x0 0xFE710000 0x0 0x100>;
        interrupts = <0x0 0x73 0x4>;
        rockchip,grf = <0x33>;
        clocks = <0x1F 0x111 0x1F 0x10F>;
        clock-names = "tsadc", "apb_pclk";
        assigned-clocks = <0x1F 0x110 0x1F 0x111>;
        assigned-clock-rates = <0x1036640 0xAAE60>;
        resets = <0x1F 0x182 0x1F 0x181 0x1F 0x1D7>;
        reset-names = "tsadc", "tsadc-apb", "tsadc-phy";
        #thermal-sensor-cells = <0x1>;
        rockchip,hw-tshut-temp = <0x1D4C0>;
        rockchip,hw-tshut-mode = <0x0>;
        rockchip,hw-tshut-polarity = <0x0>;
        pinctrl-names = "gpio", "otpout";
        pinctrl-0 = <0xF8>;
        pinctrl-1 = <0xF9>;
        status = "okay";
        phandle = <0x1B>;
    };
    saradc@fe720000 {
        compatible = "rockchip,rk3568-saradc", "rockchip,rk3399-saradc";
        reg = <0x0 0xFE720000 0x0 0x100>;
        interrupts = <0x0 0x5D 0x4>;
        #io-channel-cells = <0x1>;
        clocks = <0x1F 0x113 0x1F 0x112>;
        clock-names = "saradc", "apb_pclk";
        resets = <0x1F 0x180>;
        reset-names = "saradc-apb";
        status = "okay";
        vref-supply = <0xFA>;
        phandle = <0x1B8>;
    };
    mailbox@fe780000 {
        compatible = "rockchip,rk3568-mailbox", "rockchip,rk3368-mailbox";
        reg = <0x0 0xFE780000 0x0 0x1000>;
        interrupts = <0x0 0xB7 0x4 0x0 0xB8 0x4 0x0 0xB9 0x4 0x0 0xBA 0x4>;
        clocks = <0x1F 0x11B>;
        clock-names = "pclk_mailbox";
        #mbox-cells = <0x1>;
        status = "disabled";
        phandle = <0x1B9>;
    };
    phy@fe820000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x0 0xFE820000 0x0 0x100>;
        #phy-cells = <0x1>;
        clocks = <0x32 0x1F 0x1F 0x17C 0x1F 0x7F>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x32 0x1F>;
        assigned-clock-rates = <0x5F5E100>;
        resets = <0x1F 0x1C4 0x1F 0x1C5>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0xFB>;
        rockchip,pipe-phy-grf = <0xFC>;
        status = "okay";
        phandle = <0x20>;
    };
    phy@fe830000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x0 0xFE830000 0x0 0x100>;
        #phy-cells = <0x1>;
        clocks = <0x32 0x22 0x1F 0x17D 0x1F 0x7F>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x32 0x22>;
        assigned-clock-rates = <0x5F5E100>;
        resets = <0x1F 0x1C6 0x1F 0x1C7>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0xFB>;
        rockchip,pipe-phy-grf = <0xFD>;
        status = "okay";
        phandle = <0x22>;
    };
    phy@fe840000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x0 0xFE840000 0x0 0x100>;
        #phy-cells = <0x1>;
        clocks = <0x32 0x25 0x1F 0x17E 0x1F 0x7F>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x32 0x25>;
        assigned-clock-rates = <0x5F5E100>;
        resets = <0x1F 0x1C8 0x1F 0x1C9>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0xFB>;
        rockchip,pipe-phy-grf = <0xFE>;
        status = "okay";
        phandle = <0x23>;
    };
    phy@fe850000 {
        compatible = "rockchip,rk3568-dsi-dphy", "rockchip,rk3568-video-phy";
        reg = <0x0 0xFE850000 0x0 0x10000 0x0 0xFE060000 0x0 0x10000>;
        reg-names = "phy", "host";
        clocks = <0x32 0x17 0x1F 0x17A 0x1F 0xE8>;
        clock-names = "ref", "pclk", "pclk_host";
        #clock-cells = <0x0>;
        resets = <0x1F 0x1BB>;
        reset-names = "apb";
        power-domains = <0x21 0x9>;
        #phy-cells = <0x0>;
        status = "okay";
        phandle = <0x2F>;
    };
    phy@fe860000 {
        compatible = "rockchip,rk3568-dsi-dphy", "rockchip,rk3568-video-phy";
        reg = <0x0 0xFE860000 0x0 0x10000 0x0 0xFE070000 0x0 0x10000>;
        reg-names = "phy", "host";
        clocks = <0x32 0x19 0x1F 0x17B 0x1F 0xE9>;
        clock-names = "ref", "pclk", "pclk_host";
        #clock-cells = <0x0>;
        resets = <0x1F 0x1BC>;
        reset-names = "apb";
        power-domains = <0x21 0x9>;
        #phy-cells = <0x0>;
        status = "disabled";
        phandle = <0x92>;
    };
    csi2-dphy-hw@fe870000 {
        compatible = "rockchip,rk3568-csi2-dphy-hw";
        reg = <0x0 0xFE870000 0x0 0x1000>;
        clocks = <0x1F 0x179>;
        clock-names = "pclk";
        rockchip,grf = <0x33>;
        status = "disabled";
        phandle = <0xFF>;
    };
    csi2-dphy0 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0xFF>;
        status = "disabled";
        phandle = <0x1BA>;
    };
    csi2-dphy1 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0xFF>;
        status = "disabled";
        phandle = <0x1BB>;
    };
    csi2-dphy2 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0xFF>;
        status = "disabled";
        phandle = <0x1BC>;
    };
    usb2-phy@fe8a0000 {
        compatible = "rockchip,rk3568-usb2phy";
        reg = <0x0 0xFE8A0000 0x0 0x10000>;
        interrupts = <0x0 0x87 0x4>;
        clocks = <0x32 0x13>;
        clock-names = "phyclk";
        #clock-cells = <0x0>;
        assigned-clocks = <0x1F 0xB>;
        assigned-clock-parents = <0x25>;
        clock-output-names = "usb480m_phy";
        rockchip,usbgrf = <0x100>;
        status = "okay";
        phandle = <0x25>;
        host-port {
            #phy-cells = <0x0>;
            status = "okay";
            phy-supply = <0x101>;
            phandle = <0x26>;
        };
        otg-port {
            #phy-cells = <0x0>;
            status = "okay";
            phandle = <0x24>;
        };
    };
    usb2-phy@fe8b0000 {
        compatible = "rockchip,rk3568-usb2phy";
        reg = <0x0 0xFE8B0000 0x0 0x10000>;
        interrupts = <0x0 0x88 0x4>;
        clocks = <0x32 0x15>;
        clock-names = "phyclk";
        #clock-cells = <0x0>;
        rockchip,usbgrf = <0x102>;
        status = "okay";
        phandle = <0x27>;
        host-port {
            #phy-cells = <0x0>;
            status = "okay";
            phy-supply = <0x101>;
            phandle = <0x29>;
        };
        otg-port {
            #phy-cells = <0x0>;
            status = "okay";
            phy-supply = <0x101>;
            phandle = <0x28>;
        };
    };
    phy@fe8c0000 {
        compatible = "rockchip,rk3568-pcie3-phy";
        reg = <0x0 0xFE8C0000 0x0 0x20000>;
        #phy-cells = <0x0>;
        clocks = <0x32 0x26 0x32 0x27 0x1F 0x177>;
        clock-names = "refclk_m", "refclk_n", "pclk";
        resets = <0x1F 0x1BE>;
        reset-names = "phy";
        rockchip,phy-grf = <0x103>;
        status = "okay";
        phandle = <0xA7>;
    };
    pinctrl {
        compatible = "rockchip,rk3568-pinctrl";
        rockchip,grf = <0x33>;
        rockchip,pmu = <0x34>;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        phandle = <0x1BD>;
        gpio0@fdd60000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x0 0xFDD60000 0x0 0x100>;
            interrupts = <0x0 0x21 0x4>;
            clocks = <0x32 0x2E 0x32 0xC>;
            gpio-controller;
            #gpio-cells = <0x2>;
            interrupt-controller;
            #interrupt-cells = <0x2>;
            phandle = <0x37>;
        };
        gpio1@fe740000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x0 0xFE740000 0x0 0x100>;
            interrupts = <0x0 0x22 0x4>;
            clocks = <0x1F 0x163 0x1F 0x164>;
            gpio-controller;
            #gpio-cells = <0x2>;
            interrupt-controller;
            #interrupt-cells = <0x2>;
            phandle = <0x7E>;
        };
        gpio2@fe750000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x0 0xFE750000 0x0 0x100>;
            interrupts = <0x0 0x23 0x4>;
            clocks = <0x1F 0x165 0x1F 0x166>;
            gpio-controller;
            #gpio-cells = <0x2>;
            interrupt-controller;
            #interrupt-cells = <0x2>;
            phandle = <0xA4>;
        };
        gpio3@fe760000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x0 0xFE760000 0x0 0x100>;
            interrupts = <0x0 0x24 0x4>;
            clocks = <0x1F 0x167 0x1F 0x168>;
            gpio-controller;
            #gpio-cells = <0x2>;
            interrupt-controller;
            #interrupt-cells = <0x2>;
            phandle = <0xA8>;
        };
        gpio4@fe770000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x0 0xFE770000 0x0 0x100>;
            interrupts = <0x0 0x25 0x4>;
            clocks = <0x1F 0x169 0x1F 0x16A>;
            gpio-controller;
            #gpio-cells = <0x2>;
            interrupt-controller;
            #interrupt-cells = <0x2>;
            phandle = <0x113>;
        };
        pcfg-pull-up {
            bias-pull-up;
            phandle = <0x106>;
        };
        pcfg-pull-down {
            bias-pull-down;
            phandle = <0x10D>;
        };
        pcfg-pull-none {
            bias-disable;
            phandle = <0x104>;
        };
        pcfg-pull-none-drv-level-0 {
            bias-disable;
            drive-strength = <0x0>;
            phandle = <0x1BE>;
        };
        pcfg-pull-none-drv-level-1 {
            bias-disable;
            drive-strength = <0x1>;
            phandle = <0x108>;
        };
        pcfg-pull-none-drv-level-2 {
            bias-disable;
            drive-strength = <0x2>;
            phandle = <0x107>;
        };
        pcfg-pull-none-drv-level-3 {
            bias-disable;
            drive-strength = <0x3>;
            phandle = <0x10C>;
        };
        pcfg-pull-none-drv-level-4 {
            bias-disable;
            drive-strength = <0x4>;
            phandle = <0x1BF>;
        };
        pcfg-pull-none-drv-level-5 {
            bias-disable;
            drive-strength = <0x5>;
            phandle = <0x1C0>;
        };
        pcfg-pull-none-drv-level-6 {
            bias-disable;
            drive-strength = <0x6>;
            phandle = <0x1C1>;
        };
        pcfg-pull-none-drv-level-7 {
            bias-disable;
            drive-strength = <0x7>;
            phandle = <0x1C2>;
        };
        pcfg-pull-none-drv-level-8 {
            bias-disable;
            drive-strength = <0x8>;
            phandle = <0x1C3>;
        };
        pcfg-pull-none-drv-level-9 {
            bias-disable;
            drive-strength = <0x9>;
            phandle = <0x1C4>;
        };
        pcfg-pull-none-drv-level-10 {
            bias-disable;
            drive-strength = <0xA>;
            phandle = <0x1C5>;
        };
        pcfg-pull-none-drv-level-11 {
            bias-disable;
            drive-strength = <0xB>;
            phandle = <0x1C6>;
        };
        pcfg-pull-none-drv-level-12 {
            bias-disable;
            drive-strength = <0xC>;
            phandle = <0x1C7>;
        };
        pcfg-pull-none-drv-level-13 {
            bias-disable;
            drive-strength = <0xD>;
            phandle = <0x1C8>;
        };
        pcfg-pull-none-drv-level-14 {
            bias-disable;
            drive-strength = <0xE>;
            phandle = <0x1C9>;
        };
        pcfg-pull-none-drv-level-15 {
            bias-disable;
            drive-strength = <0xF>;
            phandle = <0x1CA>;
        };
        pcfg-pull-up-drv-level-0 {
            bias-pull-up;
            drive-strength = <0x0>;
            phandle = <0x1CB>;
        };
        pcfg-pull-up-drv-level-1 {
            bias-pull-up;
            drive-strength = <0x1>;
            phandle = <0x10B>;
        };
        pcfg-pull-up-drv-level-2 {
            bias-pull-up;
            drive-strength = <0x2>;
            phandle = <0x105>;
        };
        pcfg-pull-up-drv-level-3 {
            bias-pull-up;
            drive-strength = <0x3>;
            phandle = <0x1CC>;
        };
        pcfg-pull-up-drv-level-4 {
            bias-pull-up;
            drive-strength = <0x4>;
            phandle = <0x1CD>;
        };
        pcfg-pull-up-drv-level-5 {
            bias-pull-up;
            drive-strength = <0x5>;
            phandle = <0x1CE>;
        };
        pcfg-pull-up-drv-level-6 {
            bias-pull-up;
            drive-strength = <0x6>;
            phandle = <0x1CF>;
        };
        pcfg-pull-up-drv-level-7 {
            bias-pull-up;
            drive-strength = <0x7>;
            phandle = <0x1D0>;
        };
        pcfg-pull-up-drv-level-8 {
            bias-pull-up;
            drive-strength = <0x8>;
            phandle = <0x1D1>;
        };
        pcfg-pull-up-drv-level-9 {
            bias-pull-up;
            drive-strength = <0x9>;
            phandle = <0x1D2>;
        };
        pcfg-pull-up-drv-level-10 {
            bias-pull-up;
            drive-strength = <0xA>;
            phandle = <0x1D3>;
        };
        pcfg-pull-up-drv-level-11 {
            bias-pull-up;
            drive-strength = <0xB>;
            phandle = <0x1D4>;
        };
        pcfg-pull-up-drv-level-12 {
            bias-pull-up;
            drive-strength = <0xC>;
            phandle = <0x1D5>;
        };
        pcfg-pull-up-drv-level-13 {
            bias-pull-up;
            drive-strength = <0xD>;
            phandle = <0x1D6>;
        };
        pcfg-pull-up-drv-level-14 {
            bias-pull-up;
            drive-strength = <0xE>;
            phandle = <0x1D7>;
        };
        pcfg-pull-up-drv-level-15 {
            bias-pull-up;
            drive-strength = <0xF>;
            phandle = <0x1D8>;
        };
        pcfg-pull-down-drv-level-0 {
            bias-pull-down;
            drive-strength = <0x0>;
            phandle = <0x1D9>;
        };
        pcfg-pull-down-drv-level-1 {
            bias-pull-down;
            drive-strength = <0x1>;
            phandle = <0x1DA>;
        };
        pcfg-pull-down-drv-level-2 {
            bias-pull-down;
            drive-strength = <0x2>;
            phandle = <0x1DB>;
        };
        pcfg-pull-down-drv-level-3 {
            bias-pull-down;
            drive-strength = <0x3>;
            phandle = <0x1DC>;
        };
        pcfg-pull-down-drv-level-4 {
            bias-pull-down;
            drive-strength = <0x4>;
            phandle = <0x1DD>;
        };
        pcfg-pull-down-drv-level-5 {
            bias-pull-down;
            drive-strength = <0x5>;
            phandle = <0x1DE>;
        };
        pcfg-pull-down-drv-level-6 {
            bias-pull-down;
            drive-strength = <0x6>;
            phandle = <0x1DF>;
        };
        pcfg-pull-down-drv-level-7 {
            bias-pull-down;
            drive-strength = <0x7>;
            phandle = <0x1E0>;
        };
        pcfg-pull-down-drv-level-8 {
            bias-pull-down;
            drive-strength = <0x8>;
            phandle = <0x1E1>;
        };
        pcfg-pull-down-drv-level-9 {
            bias-pull-down;
            drive-strength = <0x9>;
            phandle = <0x1E2>;
        };
        pcfg-pull-down-drv-level-10 {
            bias-pull-down;
            drive-strength = <0xA>;
            phandle = <0x1E3>;
        };
        pcfg-pull-down-drv-level-11 {
            bias-pull-down;
            drive-strength = <0xB>;
            phandle = <0x1E4>;
        };
        pcfg-pull-down-drv-level-12 {
            bias-pull-down;
            drive-strength = <0xC>;
            phandle = <0x1E5>;
        };
        pcfg-pull-down-drv-level-13 {
            bias-pull-down;
            drive-strength = <0xD>;
            phandle = <0x1E6>;
        };
        pcfg-pull-down-drv-level-14 {
            bias-pull-down;
            drive-strength = <0xE>;
            phandle = <0x1E7>;
        };
        pcfg-pull-down-drv-level-15 {
            bias-pull-down;
            drive-strength = <0xF>;
            phandle = <0x1E8>;
        };
        pcfg-pull-up-smt {
            bias-pull-up;
            input-schmitt-enable;
            phandle = <0x1E9>;
        };
        pcfg-pull-down-smt {
            bias-pull-down;
            input-schmitt-enable;
            phandle = <0x1EA>;
        };
        pcfg-pull-none-smt {
            bias-disable;
            input-schmitt-enable;
            phandle = <0x109>;
        };
        pcfg-pull-none-drv-level-0-smt {
            bias-disable;
            drive-strength = <0x0>;
            input-schmitt-enable;
            phandle = <0x1EB>;
        };
        pcfg-pull-none-drv-level-1-smt {
            bias-disable;
            drive-strength = <0x1>;
            input-schmitt-enable;
            phandle = <0x1EC>;
        };
        pcfg-pull-none-drv-level-2-smt {
            bias-disable;
            drive-strength = <0x2>;
            input-schmitt-enable;
            phandle = <0x1ED>;
        };
        pcfg-pull-none-drv-level-3-smt {
            bias-disable;
            drive-strength = <0x3>;
            input-schmitt-enable;
            phandle = <0x1EE>;
        };
        pcfg-pull-none-drv-level-4-smt {
            bias-disable;
            drive-strength = <0x4>;
            input-schmitt-enable;
            phandle = <0x1EF>;
        };
        pcfg-pull-none-drv-level-5-smt {
            bias-disable;
            drive-strength = <0x5>;
            input-schmitt-enable;
            phandle = <0x1F0>;
        };
        pcfg-output-high {
            output-high;
            phandle = <0x1F1>;
        };
        pcfg-output-high-pull-up {
            output-high;
            bias-pull-up;
            phandle = <0x1F2>;
        };
        pcfg-output-high-pull-down {
            output-high;
            bias-pull-down;
            phandle = <0x1F3>;
        };
        pcfg-output-high-pull-none {
            output-high;
            bias-disable;
            phandle = <0x1F4>;
        };
        pcfg-output-low {
            output-low;
            phandle = <0x10A>;
        };
        pcfg-output-low-pull-up {
            output-low;
            bias-pull-up;
            phandle = <0x1F5>;
        };
        pcfg-output-low-pull-down {
            output-low;
            bias-pull-down;
            phandle = <0x1F6>;
        };
        pcfg-output-low-pull-none {
            output-low;
            bias-disable;
            phandle = <0x1F7>;
        };
        acodec {
            acodec-pins {
                rockchip,pins = <0x1 0x9 0x5 0x104 0x1 0x1 0x5 0x104 0x1 0x0 0x5 0x104 0x1 0x7 0x5 0x104 0x1 0x8 0x5 0x104 0x1 0x3 0x5 0x104 0x1 0x5 0x5 0x104>;
                phandle = <0xCC>;
            };
        };
        audiopwm {
            audiopwm-lout {
                rockchip,pins = <0x1 0x0 0x4 0x104>;
                phandle = <0x1F8>;
            };
            audiopwm-loutn {
                rockchip,pins = <0x1 0x1 0x6 0x104>;
                phandle = <0x1F9>;
            };
            audiopwm-loutp {
                rockchip,pins = <0x1 0x0 0x6 0x104>;
                phandle = <0x1FA>;
            };
            audiopwm-rout {
                rockchip,pins = <0x1 0x1 0x4 0x104>;
                phandle = <0x1FB>;
            };
            audiopwm-routn {
                rockchip,pins = <0x1 0x7 0x4 0x104>;
                phandle = <0x1FC>;
            };
            audiopwm-routp {
                rockchip,pins = <0x1 0x6 0x4 0x104>;
                phandle = <0x1FD>;
            };
        };
        bt656 {
            bt656m0-pins {
                rockchip,pins = <0x3 0x0 0x2 0x104 0x2 0x18 0x2 0x104 0x2 0x19 0x2 0x104 0x2 0x1A 0x2 0x104 0x2 0x1B 0x2 0x104 0x2 0x1C 0x2 0x104 0x2 0x1D 0x2 0x104 0x2 0x1E 0x2 0x104 0x2 0x1F 0x2 0x104>;
                phandle = <0x1FE>;
            };
            bt656m1-pins {
                rockchip,pins = <0x4 0xC 0x5 0x104 0x3 0x16 0x5 0x104 0x3 0x17 0x5 0x104 0x3 0x18 0x5 0x104 0x3 0x19 0x5 0x104 0x3 0x1A 0x5 0x104 0x3 0x1B 0x5 0x104 0x3 0x1C 0x5 0x104 0x3 0x1D 0x5 0x104>;
                phandle = <0x1FF>;
            };
        };
        bt1120 {
            bt1120-pins {
                rockchip,pins = <0x3 0x6 0x2 0x104 0x3 0x1 0x2 0x104 0x3 0x2 0x2 0x104 0x3 0x3 0x2 0x104 0x3 0x4 0x2 0x104 0x3 0x5 0x2 0x104 0x3 0x7 0x2 0x104 0x3 0x8 0x2 0x104 0x3 0x9 0x2 0x104 0x3 0xA 0x2 0x104 0x3 0xB 0x2 0x104 0x3 0xC 0x2 0x104 0x3 0xD 0x2 0x104 0x3 0xE 0x2 0x104 0x3 0x11 0x2 0x104 0x3 0x12 0x2 0x104 0x3 0x13 0x2 0x104>;
                phandle = <0x200>;
            };
        };
        cam {
            cam-clkout0 {
                rockchip,pins = <0x4 0x7 0x1 0x104>;
                phandle = <0x201>;
            };
            cam-clkout1 {
                rockchip,pins = <0x4 0x8 0x1 0x104>;
                phandle = <0x202>;
            };
        };
        can0 {
            can0m0-pins {
                rockchip,pins = <0x0 0xC 0x2 0x104 0x0 0xB 0x2 0x104>;
                phandle = <0x203>;
            };
            can0m1-pins {
                rockchip,pins = <0x2 0x2 0x4 0x104 0x2 0x1 0x4 0x104>;
                phandle = <0x204>;
            };
        };
        can1 {
            can1m0-pins {
                rockchip,pins = <0x1 0x0 0x3 0x104 0x1 0x1 0x3 0x104>;
                phandle = <0x205>;
            };
            can1m1-pins {
                rockchip,pins = <0x4 0x12 0x3 0x104 0x4 0x13 0x3 0x104>;
                phandle = <0x206>;
            };
        };
        can2 {
            can2m0-pins {
                rockchip,pins = <0x4 0xC 0x3 0x104 0x4 0xD 0x3 0x104>;
                phandle = <0x207>;
            };
            can2m1-pins {
                rockchip,pins = <0x2 0x9 0x4 0x104 0x2 0xA 0x4 0x104>;
                phandle = <0x208>;
            };
        };
        cif {
            cif-clk {
                rockchip,pins = <0x4 0x10 0x1 0x104>;
                phandle = <0x209>;
            };
            cif-dvp-clk {
                rockchip,pins = <0x4 0x11 0x1 0x104 0x4 0xE 0x1 0x104 0x4 0xF 0x1 0x104>;
                phandle = <0x20A>;
            };
            cif-dvp-bus16 {
                rockchip,pins = <0x3 0x1E 0x1 0x104 0x3 0x1F 0x1 0x104 0x4 0x0 0x1 0x104 0x4 0x1 0x1 0x104 0x4 0x2 0x1 0x104 0x4 0x3 0x1 0x104 0x4 0x4 0x1 0x104 0x4 0x5 0x1 0x104>;
                phandle = <0x20B>;
            };
            cif-dvp-bus8 {
                rockchip,pins = <0x3 0x16 0x1 0x104 0x3 0x17 0x1 0x104 0x3 0x18 0x1 0x104 0x3 0x19 0x1 0x104 0x3 0x1A 0x1 0x104 0x3 0x1B 0x1 0x104 0x3 0x1C 0x1 0x104 0x3 0x1D 0x1 0x104>;
                phandle = <0x20C>;
            };
        };
        clk32k {
            clk32k-in {
                rockchip,pins = <0x0 0x8 0x1 0x104>;
                phandle = <0x20D>;
            };
            clk32k-out0 {
                rockchip,pins = <0x0 0x8 0x2 0x104>;
                phandle = <0x1E>;
            };
            clk32k-out1 {
                rockchip,pins = <0x2 0x16 0x1 0x104>;
                phandle = <0x20E>;
            };
        };
        cpu {
            cpu-pins {
                rockchip,pins = <0x0 0xF 0x2 0x104>;
                phandle = <0x20F>;
            };
        };
        ebc {
            ebc-extern {
                rockchip,pins = <0x4 0x7 0x2 0x104 0x4 0x8 0x2 0x104 0x4 0x9 0x2 0x104 0x4 0xD 0x2 0x104 0x4 0xA 0x2 0x104>;
                phandle = <0x210>;
            };
            ebc-pins {
                rockchip,pins = <0x4 0x10 0x2 0x104 0x4 0xB 0x2 0x104 0x4 0xC 0x2 0x104 0x4 0x6 0x2 0x104 0x4 0x11 0x2 0x104 0x3 0x16 0x2 0x104 0x3 0x17 0x2 0x104 0x3 0x18 0x2 0x104 0x3 0x19 0x2 0x104 0x3 0x1A 0x2 0x104 0x3 0x1B 0x2 0x104 0x3 0x1C 0x2 0x104 0x3 0x1D 0x2 0x104 0x3 0x1E 0x2 0x104 0x3 0x1F 0x2 0x104 0x4 0x0 0x2 0x104 0x4 0x1 0x2 0x104 0x4 0x2 0x2 0x104 0x4 0x3 0x2 0x104 0x4 0x4 0x2 0x104 0x4 0x5 0x2 0x104 0x4 0xE 0x2 0x104 0x4 0xF 0x2 0x104>;
                phandle = <0x6A>;
            };
        };
        edpdp {
            edpdpm0-pins {
                rockchip,pins = <0x4 0x14 0x1 0x104>;
                phandle = <0x211>;
            };
            edpdpm1-pins {
                rockchip,pins = <0x0 0x12 0x2 0x104>;
                phandle = <0x212>;
            };
        };
        emmc {
            emmc-rstnout {
                rockchip,pins = <0x1 0x17 0x1 0x104>;
                phandle = <0x213>;
            };
            emmc-bus8 {
                rockchip,pins = <0x1 0xC 0x1 0x105 0x1 0xD 0x1 0x105 0x1 0xE 0x1 0x105 0x1 0xF 0x1 0x105 0x1 0x10 0x1 0x105 0x1 0x11 0x1 0x105 0x1 0x12 0x1 0x105 0x1 0x13 0x1 0x105>;
                phandle = <0x214>;
            };
            emmc-clk {
                rockchip,pins = <0x1 0x15 0x1 0x105>;
                phandle = <0x215>;
            };
            emmc-cmd {
                rockchip,pins = <0x1 0x14 0x1 0x105>;
                phandle = <0x216>;
            };
            emmc-datastrobe {
                rockchip,pins = <0x1 0x16 0x1 0x104>;
                phandle = <0x217>;
            };
        };
        eth0 {
            eth0-pins {
                rockchip,pins = <0x2 0x11 0x2 0x104>;
                phandle = <0x218>;
            };
        };
        eth1 {
            eth1m0-pins {
                rockchip,pins = <0x3 0x8 0x3 0x104>;
                phandle = <0x219>;
            };
            eth1m1-pins {
                rockchip,pins = <0x4 0xB 0x3 0x104>;
                phandle = <0x21A>;
            };
        };
        flash {
            flash-pins {
                rockchip,pins = <0x1 0x18 0x2 0x104 0x1 0x16 0x3 0x104 0x1 0x1B 0x2 0x104 0x1 0x1C 0x2 0x104 0x1 0xC 0x2 0x104 0x1 0xD 0x2 0x104 0x1 0xE 0x2 0x104 0x1 0xF 0x2 0x104 0x1 0x10 0x2 0x104 0x1 0x11 0x2 0x104 0x1 0x12 0x2 0x104 0x1 0x13 0x2 0x104 0x1 0x15 0x2 0x104 0x1 0x1A 0x2 0x104 0x1 0x19 0x2 0x104 0x0 0x7 0x1 0x104 0x1 0x17 0x3 0x104 0x1 0x14 0x2 0x104>;
                phandle = <0x21B>;
            };
        };
        fspi {
            fspi-pins {
                rockchip,pins = <0x1 0x18 0x1 0x104 0x1 0x1B 0x1 0x104 0x1 0x19 0x1 0x104 0x1 0x1A 0x1 0x104 0x1 0x17 0x2 0x104 0x1 0x1C 0x1 0x104>;
                phandle = <0x21C>;
            };
            fspi-cs1 {
                rockchip,pins = <0x1 0x16 0x2 0x106>;
                phandle = <0x21D>;
            };
        };
        gmac0 {
            gmac0-miim {
                rockchip,pins = <0x2 0x13 0x2 0x104 0x2 0x14 0x2 0x104>;
                phandle = <0xAD>;
            };
            gmac0-clkinout {
                rockchip,pins = <0x2 0x12 0x2 0x104>;
                phandle = <0x21E>;
            };
            gmac0-rx-er {
                rockchip,pins = <0x2 0x15 0x2 0x104>;
                phandle = <0x21F>;
            };
            gmac0-rx-bus2 {
                rockchip,pins = <0x2 0xE 0x1 0x104 0x2 0xF 0x2 0x104 0x2 0x10 0x2 0x104>;
                phandle = <0xAF>;
            };
            gmac0-tx-bus2 {
                rockchip,pins = <0x2 0xB 0x1 0x107 0x2 0xC 0x1 0x107 0x2 0xD 0x1 0x104>;
                phandle = <0xAE>;
            };
            gmac0-rgmii-clk {
                rockchip,pins = <0x2 0x5 0x2 0x104 0x2 0x8 0x2 0x108>;
                phandle = <0xB0>;
            };
            gmac0-rgmii-bus {
                rockchip,pins = <0x2 0x3 0x2 0x104 0x2 0x4 0x2 0x104 0x2 0x6 0x2 0x107 0x2 0x7 0x2 0x107>;
                phandle = <0xB1>;
            };
        };
        gmac1 {
            gmac1m0-miim {
                rockchip,pins = <0x3 0x14 0x3 0x104 0x3 0x15 0x3 0x104>;
                phandle = <0x220>;
            };
            gmac1m0-clkinout {
                rockchip,pins = <0x3 0x10 0x3 0x104>;
                phandle = <0x221>;
            };
            gmac1m0-rx-er {
                rockchip,pins = <0x3 0xC 0x3 0x104>;
                phandle = <0x222>;
            };
            gmac1m0-rx-bus2 {
                rockchip,pins = <0x3 0x9 0x3 0x104 0x3 0xA 0x3 0x104 0x3 0xB 0x3 0x104>;
                phandle = <0x223>;
            };
            gmac1m0-tx-bus2 {
                rockchip,pins = <0x3 0xD 0x3 0x107 0x3 0xE 0x3 0x107 0x3 0xF 0x3 0x104>;
                phandle = <0x224>;
            };
            gmac1m0-rgmii-clk {
                rockchip,pins = <0x3 0x7 0x3 0x104 0x3 0x6 0x3 0x108>;
                phandle = <0x225>;
            };
            gmac1m0-rgmii-bus {
                rockchip,pins = <0x3 0x4 0x3 0x104 0x3 0x5 0x3 0x104 0x3 0x2 0x3 0x107 0x3 0x3 0x3 0x107>;
                phandle = <0x226>;
            };
            gmac1m1-miim {
                rockchip,pins = <0x4 0xE 0x3 0x104 0x4 0xF 0x3 0x104>;
                phandle = <0x7F>;
            };
            gmac1m1-clkinout {
                rockchip,pins = <0x4 0x11 0x3 0x104>;
                phandle = <0x227>;
            };
            gmac1m1-rx-er {
                rockchip,pins = <0x4 0xA 0x3 0x104>;
                phandle = <0x228>;
            };
            gmac1m1-rx-bus2 {
                rockchip,pins = <0x4 0x7 0x3 0x104 0x4 0x8 0x3 0x104 0x4 0x9 0x3 0x104>;
                phandle = <0x81>;
            };
            gmac1m1-tx-bus2 {
                rockchip,pins = <0x4 0x4 0x3 0x107 0x4 0x5 0x3 0x107 0x4 0x6 0x3 0x104>;
                phandle = <0x80>;
            };
            gmac1m1-rgmii-clk {
                rockchip,pins = <0x4 0x3 0x3 0x104 0x4 0x0 0x3 0x108>;
                phandle = <0x82>;
            };
            gmac1m1-rgmii-bus {
                rockchip,pins = <0x4 0x1 0x3 0x104 0x4 0x2 0x3 0x104 0x3 0x1E 0x3 0x107 0x3 0x1F 0x3 0x107>;
                phandle = <0x83>;
            };
        };
        gpu {
            gpu-pins {
                rockchip,pins = <0x0 0x10 0x2 0x104 0x0 0x6 0x4 0x104>;
                phandle = <0x229>;
            };
        };
        hdmitx {
            hdmitxm0-cec {
                rockchip,pins = <0x4 0x19 0x1 0x104>;
                phandle = <0x96>;
            };
            hdmitxm1-cec {
                rockchip,pins = <0x0 0x17 0x1 0x104>;
                phandle = <0x22A>;
            };
            hdmitx-scl {
                rockchip,pins = <0x4 0x17 0x1 0x104>;
                phandle = <0x94>;
            };
            hdmitx-sda {
                rockchip,pins = <0x4 0x18 0x1 0x104>;
                phandle = <0x95>;
            };
        };
        i2c0 {
            i2c0-xfer {
                rockchip,pins = <0x0 0x9 0x1 0x109 0x0 0xA 0x1 0x109>;
                phandle = <0x35>;
            };
        };
        i2c1 {
            i2c1-xfer {
                rockchip,pins = <0x0 0xB 0x1 0x109 0x0 0xC 0x1 0x109>;
                phandle = <0xCE>;
            };
        };
        i2c2 {
            i2c2m0-xfer {
                rockchip,pins = <0x0 0xD 0x1 0x109 0x0 0xE 0x1 0x109>;
                phandle = <0xCF>;
            };
            i2c2m1-xfer {
                rockchip,pins = <0x4 0xD 0x1 0x109 0x4 0xC 0x1 0x109>;
                phandle = <0x22B>;
            };
        };
        i2c3 {
            i2c3m0-xfer {
                rockchip,pins = <0x1 0x1 0x1 0x109 0x1 0x0 0x1 0x109>;
                phandle = <0xD0>;
            };
            i2c3m1-xfer {
                rockchip,pins = <0x3 0xD 0x4 0x109 0x3 0xE 0x4 0x109>;
                phandle = <0x22C>;
            };
        };
        i2c4 {
            i2c4m0-xfer {
                rockchip,pins = <0x4 0xB 0x1 0x109 0x4 0xA 0x1 0x109>;
                phandle = <0xD1>;
            };
            i2c4m1-xfer {
                rockchip,pins = <0x2 0xA 0x2 0x109 0x2 0x9 0x2 0x109>;
                phandle = <0x22D>;
            };
        };
        i2c5 {
            i2c5m0-xfer {
                rockchip,pins = <0x3 0xB 0x4 0x109 0x3 0xC 0x4 0x109>;
                phandle = <0xD2>;
            };
            i2c5m1-xfer {
                rockchip,pins = <0x4 0x17 0x2 0x109 0x4 0x18 0x2 0x109>;
                phandle = <0x22E>;
            };
        };
        i2s1 {
            i2s1m0-lrckrx {
                rockchip,pins = <0x1 0x6 0x1 0x104>;
                phandle = <0x22F>;
            };
            i2s1m0-lrcktx {
                rockchip,pins = <0x1 0x5 0x1 0x104>;
                phandle = <0xBA>;
            };
            i2s1m0-mclk {
                rockchip,pins = <0x1 0x2 0x1 0x104>;
                phandle = <0x3F>;
            };
            i2s1m0-sclkrx {
                rockchip,pins = <0x1 0x4 0x1 0x104>;
                phandle = <0x230>;
            };
            i2s1m0-sclktx {
                rockchip,pins = <0x1 0x3 0x1 0x104>;
                phandle = <0xB9>;
            };
            i2s1m0-sdi0 {
                rockchip,pins = <0x1 0xB 0x1 0x104>;
                phandle = <0xBB>;
            };
            i2s1m0-sdi1 {
                rockchip,pins = <0x1 0xA 0x2 0x104>;
                phandle = <0x231>;
            };
            i2s1m0-sdi2 {
                rockchip,pins = <0x1 0x9 0x2 0x104>;
                phandle = <0x232>;
            };
            i2s1m0-sdi3 {
                rockchip,pins = <0x1 0x8 0x2 0x104>;
                phandle = <0x233>;
            };
            i2s1m0-sdo0 {
                rockchip,pins = <0x1 0x7 0x1 0x104>;
                phandle = <0xBC>;
            };
            i2s1m0-sdo1 {
                rockchip,pins = <0x1 0x8 0x1 0x104>;
                phandle = <0x234>;
            };
            i2s1m0-sdo2 {
                rockchip,pins = <0x1 0x9 0x1 0x104>;
                phandle = <0x235>;
            };
            i2s1m0-sdo3 {
                rockchip,pins = <0x1 0xA 0x1 0x104>;
                phandle = <0x236>;
            };
            i2s1m1-lrckrx {
                rockchip,pins = <0x4 0x7 0x5 0x104>;
                phandle = <0x237>;
            };
            i2s1m1-lrcktx {
                rockchip,pins = <0x3 0x18 0x4 0x104>;
                phandle = <0x238>;
            };
            i2s1m1-mclk {
                rockchip,pins = <0x3 0x16 0x4 0x104>;
                phandle = <0x239>;
            };
            i2s1m1-sclkrx {
                rockchip,pins = <0x4 0x6 0x5 0x104>;
                phandle = <0x23A>;
            };
            i2s1m1-sclktx {
                rockchip,pins = <0x3 0x17 0x4 0x104>;
                phandle = <0x23B>;
            };
            i2s1m1-sdi0 {
                rockchip,pins = <0x3 0x1A 0x4 0x104>;
                phandle = <0x23C>;
            };
            i2s1m1-sdi1 {
                rockchip,pins = <0x3 0x1B 0x4 0x104>;
                phandle = <0x23D>;
            };
            i2s1m1-sdi2 {
                rockchip,pins = <0x3 0x1C 0x4 0x104>;
                phandle = <0x23E>;
            };
            i2s1m1-sdi3 {
                rockchip,pins = <0x3 0x1D 0x4 0x104>;
                phandle = <0x23F>;
            };
            i2s1m1-sdo0 {
                rockchip,pins = <0x3 0x19 0x4 0x104>;
                phandle = <0x240>;
            };
            i2s1m1-sdo1 {
                rockchip,pins = <0x4 0x8 0x5 0x104>;
                phandle = <0x241>;
            };
            i2s1m1-sdo2 {
                rockchip,pins = <0x4 0x9 0x4 0x104>;
                phandle = <0x242>;
            };
            i2s1m1-sdo3 {
                rockchip,pins = <0x4 0xD 0x4 0x104>;
                phandle = <0x243>;
            };
            i2s1m2-lrckrx {
                rockchip,pins = <0x3 0x15 0x5 0x104>;
                phandle = <0x244>;
            };
            i2s1m2-lrcktx {
                rockchip,pins = <0x2 0x1A 0x5 0x104>;
                phandle = <0x245>;
            };
            i2s1m2-mclk {
                rockchip,pins = <0x2 0x18 0x5 0x104>;
                phandle = <0x246>;
            };
            i2s1m2-sclkrx {
                rockchip,pins = <0x3 0x13 0x5 0x104>;
                phandle = <0x247>;
            };
            i2s1m2-sclktx {
                rockchip,pins = <0x2 0x19 0x5 0x104>;
                phandle = <0x248>;
            };
            i2s1m2-sdi0 {
                rockchip,pins = <0x2 0x1B 0x5 0x104>;
                phandle = <0x249>;
            };
            i2s1m2-sdi1 {
                rockchip,pins = <0x2 0x1C 0x5 0x104>;
                phandle = <0x24A>;
            };
            i2s1m2-sdi2 {
                rockchip,pins = <0x2 0x1D 0x5 0x104>;
                phandle = <0x24B>;
            };
            i2s1m2-sdi3 {
                rockchip,pins = <0x2 0x1E 0x5 0x104>;
                phandle = <0x24C>;
            };
            i2s1m2-sdo0 {
                rockchip,pins = <0x2 0x1F 0x5 0x104>;
                phandle = <0x24D>;
            };
            i2s1m2-sdo1 {
                rockchip,pins = <0x3 0x0 0x5 0x104>;
                phandle = <0x24E>;
            };
            i2s1m2-sdo2 {
                rockchip,pins = <0x3 0x11 0x5 0x104>;
                phandle = <0x24F>;
            };
            i2s1m2-sdo3 {
                rockchip,pins = <0x3 0x12 0x5 0x104>;
                phandle = <0x250>;
            };
        };
        i2s2 {
            i2s2m0-lrckrx {
                rockchip,pins = <0x2 0x10 0x1 0x104>;
                phandle = <0x251>;
            };
            i2s2m0-lrcktx {
                rockchip,pins = <0x2 0x13 0x1 0x104>;
                phandle = <0xBE>;
            };
            i2s2m0-mclk {
                rockchip,pins = <0x2 0x11 0x1 0x104>;
                phandle = <0x252>;
            };
            i2s2m0-sclkrx {
                rockchip,pins = <0x2 0xF 0x1 0x104>;
                phandle = <0x253>;
            };
            i2s2m0-sclktx {
                rockchip,pins = <0x2 0x12 0x1 0x104>;
                phandle = <0xBD>;
            };
            i2s2m0-sdi {
                rockchip,pins = <0x2 0x15 0x1 0x104>;
                phandle = <0xBF>;
            };
            i2s2m0-sdo {
                rockchip,pins = <0x2 0x14 0x1 0x104>;
                phandle = <0xC0>;
            };
            i2s2m1-lrckrx {
                rockchip,pins = <0x4 0x5 0x5 0x104>;
                phandle = <0x254>;
            };
            i2s2m1-lrcktx {
                rockchip,pins = <0x4 0x4 0x5 0x104>;
                phandle = <0x255>;
            };
            i2s2m1-mclk {
                rockchip,pins = <0x4 0xE 0x5 0x104>;
                phandle = <0x256>;
            };
            i2s2m1-sclkrx {
                rockchip,pins = <0x4 0x11 0x5 0x104>;
                phandle = <0x257>;
            };
            i2s2m1-sclktx {
                rockchip,pins = <0x4 0xF 0x4 0x104>;
                phandle = <0x258>;
            };
            i2s2m1-sdi {
                rockchip,pins = <0x4 0xA 0x5 0x104>;
                phandle = <0x259>;
            };
            i2s2m1-sdo {
                rockchip,pins = <0x4 0xB 0x5 0x104>;
                phandle = <0x25A>;
            };
        };
        i2s3 {
            i2s3m0-lrck {
                rockchip,pins = <0x3 0x4 0x4 0x104>;
                phandle = <0xC2>;
            };
            i2s3m0-mclk {
                rockchip,pins = <0x3 0x2 0x4 0x104>;
                phandle = <0x25B>;
            };
            i2s3m0-sclk {
                rockchip,pins = <0x3 0x3 0x4 0x104>;
                phandle = <0xC1>;
            };
            i2s3m0-sdi {
                rockchip,pins = <0x3 0x6 0x4 0x104>;
                phandle = <0xC3>;
            };
            i2s3m0-sdo {
                rockchip,pins = <0x3 0x5 0x4 0x104>;
                phandle = <0xC4>;
            };
            i2s3m1-lrck {
                rockchip,pins = <0x4 0x14 0x5 0x104>;
                phandle = <0x25C>;
            };
            i2s3m1-mclk {
                rockchip,pins = <0x4 0x12 0x5 0x104>;
                phandle = <0x25D>;
            };
            i2s3m1-sclk {
                rockchip,pins = <0x4 0x13 0x5 0x104>;
                phandle = <0x25E>;
            };
            i2s3m1-sdi {
                rockchip,pins = <0x4 0x16 0x5 0x104>;
                phandle = <0x25F>;
            };
            i2s3m1-sdo {
                rockchip,pins = <0x4 0x15 0x5 0x104>;
                phandle = <0x260>;
            };
        };
        isp {
            isp-pins {
                rockchip,pins = <0x4 0xC 0x4 0x104 0x4 0x6 0x1 0x104 0x4 0x9 0x1 0x104>;
                phandle = <0x261>;
            };
        };
        jtag {
            jtag-pins {
                rockchip,pins = <0x1 0x1F 0x2 0x104 0x2 0x0 0x2 0x104>;
                phandle = <0x262>;
            };
        };
        lcdc {
            lcdc-ctl {
                rockchip,pins = <0x3 0x0 0x1 0x104 0x2 0x18 0x1 0x104 0x2 0x19 0x1 0x104 0x2 0x1A 0x1 0x104 0x2 0x1B 0x1 0x104 0x2 0x1C 0x1 0x104 0x2 0x1D 0x1 0x104 0x2 0x1E 0x1 0x104 0x2 0x1F 0x1 0x104 0x3 0x1 0x1 0x104 0x3 0x2 0x1 0x104 0x3 0x3 0x1 0x104 0x3 0x4 0x1 0x104 0x3 0x5 0x1 0x104 0x3 0x6 0x1 0x104 0x3 0x7 0x1 0x104 0x3 0x8 0x1 0x104 0x3 0x9 0x1 0x104 0x3 0xA 0x1 0x104 0x3 0xB 0x1 0x104 0x3 0xC 0x1 0x104 0x3 0xD 0x1 0x104 0x3 0xE 0x1 0x104 0x3 0xF 0x1 0x104 0x3 0x10 0x1 0x104 0x3 0x13 0x1 0x104 0x3 0x11 0x1 0x104 0x3 0x12 0x1 0x104>;
                phandle = <0x31>;
            };
        };
        mcu {
            mcu-pins {
                rockchip,pins = <0x0 0xC 0x4 0x104 0x0 0x11 0x4 0x104 0x0 0xB 0x4 0x104 0x0 0x12 0x4 0x104 0x0 0x13 0x4 0x104>;
                phandle = <0x263>;
            };
        };
        npu {
            npu-pins {
                rockchip,pins = <0x0 0x11 0x2 0x104>;
                phandle = <0x264>;
            };
        };
        pcie20 {
            pcie20m0-pins {
                rockchip,pins = <0x0 0x5 0x3 0x104 0x0 0xE 0x3 0x104 0x0 0xD 0x3 0x104>;
                phandle = <0x265>;
            };
            pcie20m1-pins {
                rockchip,pins = <0x2 0x18 0x4 0x104 0x3 0x11 0x4 0x104 0x2 0x19 0x4 0x104>;
                phandle = <0x266>;
            };
            pcie20m2-pins {
                rockchip,pins = <0x1 0x8 0x4 0x104 0x1 0xA 0x4 0x104 0x1 0x9 0x4 0x104>;
                phandle = <0x267>;
            };
            pcie20-buttonrstn {
                rockchip,pins = <0x0 0xC 0x3 0x104>;
                phandle = <0x268>;
            };
        };
        pcie30x1 {
            pcie30x1m0-pins {
                rockchip,pins = <0x0 0x4 0x3 0x104 0x0 0x13 0x3 0x104 0x0 0x12 0x3 0x104>;
                phandle = <0x269>;
            };
            pcie30x1m1-pins {
                rockchip,pins = <0x2 0x1A 0x4 0x104 0x3 0x1 0x4 0x104 0x2 0x1B 0x4 0x104>;
                phandle = <0x26A>;
            };
            pcie30x1m2-pins {
                rockchip,pins = <0x1 0x5 0x4 0x104 0x1 0x2 0x4 0x104 0x1 0x3 0x4 0x104>;
                phandle = <0x26B>;
            };
            pcie30x1-buttonrstn {
                rockchip,pins = <0x0 0xB 0x3 0x104>;
                phandle = <0x26C>;
            };
        };
        pcie30x2 {
            pcie30x2m0-pins {
                rockchip,pins = <0x0 0x6 0x2 0x104 0x0 0x16 0x3 0x104 0x0 0x15 0x3 0x104>;
                phandle = <0x26D>;
            };
            pcie30x2m1-pins {
                rockchip,pins = <0x2 0x1C 0x4 0x104 0x2 0x1E 0x4 0x104 0x2 0x1D 0x4 0x104>;
                phandle = <0x26E>;
            };
            pcie30x2m2-pins {
                rockchip,pins = <0x4 0x12 0x4 0x104 0x4 0x14 0x4 0x104 0x4 0x13 0x4 0x104>;
                phandle = <0x26F>;
            };
            pcie30x2-buttonrstn {
                rockchip,pins = <0x0 0x8 0x3 0x104>;
                phandle = <0x270>;
            };
        };
        pdm {
            pdmm0-clk {
                rockchip,pins = <0x1 0x6 0x3 0x104>;
                phandle = <0xC5>;
            };
            pdmm0-clk1 {
                rockchip,pins = <0x1 0x4 0x3 0x104>;
                phandle = <0xC6>;
            };
            pdmm0-sdi0 {
                rockchip,pins = <0x1 0xB 0x2 0x104>;
                phandle = <0xC7>;
            };
            pdmm0-sdi1 {
                rockchip,pins = <0x1 0xA 0x3 0x104>;
                phandle = <0xC8>;
            };
            pdmm0-sdi2 {
                rockchip,pins = <0x1 0x9 0x3 0x104>;
                phandle = <0xC9>;
            };
            pdmm0-sdi3 {
                rockchip,pins = <0x1 0x8 0x3 0x104>;
                phandle = <0xCA>;
            };
            pdmm1-clk {
                rockchip,pins = <0x3 0x1E 0x5 0x104>;
                phandle = <0x271>;
            };
            pdmm1-clk1 {
                rockchip,pins = <0x4 0x0 0x4 0x104>;
                phandle = <0x272>;
            };
            pdmm1-sdi0 {
                rockchip,pins = <0x3 0x1F 0x5 0x104>;
                phandle = <0x273>;
            };
            pdmm1-sdi1 {
                rockchip,pins = <0x4 0x1 0x4 0x104>;
                phandle = <0x274>;
            };
            pdmm1-sdi2 {
                rockchip,pins = <0x4 0x2 0x5 0x104>;
                phandle = <0x275>;
            };
            pdmm1-sdi3 {
                rockchip,pins = <0x4 0x3 0x5 0x104>;
                phandle = <0x276>;
            };
            pdmm2-clk1 {
                rockchip,pins = <0x3 0x14 0x5 0x104>;
                phandle = <0x277>;
            };
            pdmm2-sdi0 {
                rockchip,pins = <0x3 0xB 0x5 0x104>;
                phandle = <0x278>;
            };
            pdmm2-sdi1 {
                rockchip,pins = <0x3 0xC 0x5 0x104>;
                phandle = <0x279>;
            };
            pdmm2-sdi2 {
                rockchip,pins = <0x3 0xF 0x5 0x104>;
                phandle = <0x27A>;
            };
            pdmm2-sdi3 {
                rockchip,pins = <0x3 0x10 0x5 0x104>;
                phandle = <0x27B>;
            };
        };
        pmic {
            pmic-pins {
                rockchip,pins = <0x0 0x2 0x1 0x104>;
                phandle = <0x27C>;
            };
            pmic_int {
                rockchip,pins = <0x0 0x3 0x0 0x106>;
                phandle = <0x38>;
            };
            soc_slppin_gpio {
                rockchip,pins = <0x0 0x2 0x0 0x10A>;
                phandle = <0x3B>;
            };
            soc_slppin_slp {
                rockchip,pins = <0x0 0x2 0x1 0x104>;
                phandle = <0x39>;
            };
            soc_slppin_rst {
                rockchip,pins = <0x0 0x2 0x2 0x104>;
                phandle = <0x27D>;
            };
        };
        pmu {
            pmu-pins {
                rockchip,pins = <0x0 0x5 0x4 0x104 0x0 0x6 0x3 0x104 0x0 0x14 0x4 0x104 0x0 0x15 0x4 0x104 0x0 0x16 0x4 0x104 0x0 0x17 0x4 0x104>;
                phandle = <0x27E>;
            };
        };
        pwm0 {
            pwm0m0-pins {
                rockchip,pins = <0x0 0xF 0x1 0x104>;
                phandle = <0x42>;
            };
            pwm0m1-pins {
                rockchip,pins = <0x0 0x17 0x2 0x104>;
                phandle = <0x27F>;
            };
        };
        pwm1 {
            pwm1m0-pins {
                rockchip,pins = <0x0 0x10 0x1 0x104>;
                phandle = <0x43>;
            };
            pwm1m1-pins {
                rockchip,pins = <0x0 0xD 0x4 0x104>;
                phandle = <0x280>;
            };
        };
        pwm2 {
            pwm2m0-pins {
                rockchip,pins = <0x0 0x11 0x1 0x104>;
                phandle = <0x44>;
            };
            pwm2m1-pins {
                rockchip,pins = <0x0 0xE 0x4 0x104>;
                phandle = <0x281>;
            };
        };
        pwm3 {
            pwm3-pins {
                rockchip,pins = <0x0 0x12 0x1 0x104>;
                phandle = <0x45>;
            };
        };
        pwm4 {
            pwm4-pins {
                rockchip,pins = <0x0 0x13 0x1 0x104>;
                phandle = <0xEC>;
            };
        };
        pwm5 {
            pwm5-pins {
                rockchip,pins = <0x0 0x14 0x1 0x104>;
                phandle = <0xED>;
            };
        };
        pwm6 {
            pwm6-pins {
                rockchip,pins = <0x0 0x15 0x1 0x104>;
                phandle = <0xEE>;
            };
        };
        pwm7 {
            pwm7-pins {
                rockchip,pins = <0x0 0x16 0x1 0x104>;
                phandle = <0xEF>;
            };
        };
        pwm8 {
            pwm8m0-pins {
                rockchip,pins = <0x3 0x9 0x5 0x104>;
                phandle = <0xF0>;
            };
            pwm8m1-pins {
                rockchip,pins = <0x1 0x1D 0x4 0x104>;
                phandle = <0x282>;
            };
        };
        pwm9 {
            pwm9m0-pins {
                rockchip,pins = <0x3 0xA 0x5 0x104>;
                phandle = <0xF1>;
            };
            pwm9m1-pins {
                rockchip,pins = <0x1 0x1E 0x4 0x104>;
                phandle = <0x283>;
            };
        };
        pwm10 {
            pwm10m0-pins {
                rockchip,pins = <0x3 0xD 0x5 0x104>;
                phandle = <0xF2>;
            };
            pwm10m1-pins {
                rockchip,pins = <0x2 0x1 0x2 0x104>;
                phandle = <0x284>;
            };
        };
        pwm11 {
            pwm11m0-pins {
                rockchip,pins = <0x3 0xE 0x5 0x104>;
                phandle = <0xF3>;
            };
            pwm11m1-pins {
                rockchip,pins = <0x4 0x10 0x3 0x104>;
                phandle = <0x285>;
            };
        };
        pwm12 {
            pwm12m0-pins {
                rockchip,pins = <0x3 0xF 0x2 0x104>;
                phandle = <0xF4>;
            };
            pwm12m1-pins {
                rockchip,pins = <0x4 0x15 0x1 0x104>;
                phandle = <0x286>;
            };
        };
        pwm13 {
            pwm13m0-pins {
                rockchip,pins = <0x3 0x10 0x2 0x104>;
                phandle = <0xF5>;
            };
            pwm13m1-pins {
                rockchip,pins = <0x4 0x16 0x1 0x104>;
                phandle = <0x287>;
            };
        };
        pwm14 {
            pwm14m0-pins {
                rockchip,pins = <0x3 0x14 0x1 0x104>;
                phandle = <0xF6>;
            };
            pwm14m1-pins {
                rockchip,pins = <0x4 0x12 0x1 0x104>;
                phandle = <0x288>;
            };
        };
        pwm15 {
            pwm15m0-pins {
                rockchip,pins = <0x3 0x15 0x1 0x104>;
                phandle = <0xF7>;
            };
            pwm15m1-pins {
                rockchip,pins = <0x4 0x13 0x1 0x104>;
                phandle = <0x289>;
            };
        };
        refclk {
            refclk-pins {
                rockchip,pins = <0x0 0x0 0x1 0x104>;
                phandle = <0x28A>;
            };
        };
        sata {
            sata-pins {
                rockchip,pins = <0x0 0x4 0x2 0x104 0x0 0x6 0x1 0x104 0x0 0x5 0x2 0x104>;
                phandle = <0x28B>;
            };
        };
        sata0 {
            sata0-pins {
                rockchip,pins = <0x4 0x16 0x3 0x104>;
                phandle = <0x28C>;
            };
        };
        sata1 {
            sata1-pins {
                rockchip,pins = <0x4 0x15 0x3 0x104>;
                phandle = <0x28D>;
            };
        };
        sata2 {
            sata2-pins {
                rockchip,pins = <0x4 0x14 0x3 0x104>;
                phandle = <0x28E>;
            };
        };
        scr {
            scr-pins {
                rockchip,pins = <0x1 0x2 0x3 0x104 0x1 0x7 0x3 0x106 0x1 0x3 0x3 0x106 0x1 0x5 0x3 0x104>;
                phandle = <0xCD>;
            };
        };
        sdmmc0 {
            sdmmc0-bus4 {
                rockchip,pins = <0x1 0x1D 0x1 0x105 0x1 0x1E 0x1 0x105 0x1 0x1F 0x1 0x105 0x2 0x0 0x1 0x105>;
                phandle = <0xB4>;
            };
            sdmmc0-clk {
                rockchip,pins = <0x2 0x2 0x1 0x105>;
                phandle = <0xB5>;
            };
            sdmmc0-cmd {
                rockchip,pins = <0x2 0x1 0x1 0x105>;
                phandle = <0xB6>;
            };
            sdmmc0-det {
                rockchip,pins = <0x0 0x4 0x1 0x106>;
                phandle = <0xB7>;
            };
            sdmmc0-pwren {
                rockchip,pins = <0x0 0x5 0x1 0x104>;
                phandle = <0x28F>;
            };
        };
        sdmmc1 {
            sdmmc1-bus4 {
                rockchip,pins = <0x2 0x3 0x1 0x105 0x2 0x4 0x1 0x105 0x2 0x5 0x1 0x105 0x2 0x6 0x1 0x105>;
                phandle = <0x290>;
            };
            sdmmc1-clk {
                rockchip,pins = <0x2 0x8 0x1 0x105>;
                phandle = <0x291>;
            };
            sdmmc1-cmd {
                rockchip,pins = <0x2 0x7 0x1 0x105>;
                phandle = <0x292>;
            };
            sdmmc1-det {
                rockchip,pins = <0x2 0xA 0x1 0x106>;
                phandle = <0x293>;
            };
            sdmmc1-pwren {
                rockchip,pins = <0x2 0x9 0x1 0x104>;
                phandle = <0x294>;
            };
        };
        sdmmc2 {
            sdmmc2m0-bus4 {
                rockchip,pins = <0x3 0x16 0x3 0x105 0x3 0x17 0x3 0x105 0x3 0x18 0x3 0x105 0x3 0x19 0x3 0x105>;
                phandle = <0x295>;
            };
            sdmmc2m0-clk {
                rockchip,pins = <0x3 0x1B 0x3 0x105>;
                phandle = <0x296>;
            };
            sdmmc2m0-cmd {
                rockchip,pins = <0x3 0x1A 0x3 0x105>;
                phandle = <0x297>;
            };
            sdmmc2m0-det {
                rockchip,pins = <0x3 0x1C 0x3 0x106>;
                phandle = <0x298>;
            };
            sdmmc2m0-pwren {
                rockchip,pins = <0x3 0x1D 0x3 0x104>;
                phandle = <0x299>;
            };
            sdmmc2m1-bus4 {
                rockchip,pins = <0x3 0x1 0x5 0x105 0x3 0x2 0x5 0x105 0x3 0x3 0x5 0x105 0x3 0x4 0x5 0x105>;
                phandle = <0x29A>;
            };
            sdmmc2m1-clk {
                rockchip,pins = <0x3 0x6 0x5 0x105>;
                phandle = <0x29B>;
            };
            sdmmc2m1-cmd {
                rockchip,pins = <0x3 0x5 0x5 0x105>;
                phandle = <0x29C>;
            };
            sdmmc2m1-det {
                rockchip,pins = <0x3 0x7 0x4 0x106>;
                phandle = <0x29D>;
            };
            sdmmc2m1-pwren {
                rockchip,pins = <0x3 0x8 0x4 0x104>;
                phandle = <0x29E>;
            };
        };
        spdif {
            spdifm0-tx {
                rockchip,pins = <0x1 0x4 0x4 0x104>;
                phandle = <0xCB>;
            };
            spdifm1-tx {
                rockchip,pins = <0x3 0x15 0x2 0x104>;
                phandle = <0x29F>;
            };
            spdifm2-tx {
                rockchip,pins = <0x4 0x14 0x2 0x104>;
                phandle = <0x2A0>;
            };
        };
        spi0 {
            spi0m0-pins {
                rockchip,pins = <0x0 0xD 0x2 0x104 0x0 0x15 0x2 0x104 0x0 0xE 0x2 0x104>;
                phandle = <0xD5>;
            };
            spi0m0-cs0 {
                rockchip,pins = <0x0 0x16 0x2 0x104>;
                phandle = <0xD3>;
            };
            spi0m0-cs1 {
                rockchip,pins = <0x0 0x14 0x2 0x104>;
                phandle = <0xD4>;
            };
            spi0m1-pins {
                rockchip,pins = <0x2 0x1B 0x3 0x104 0x2 0x18 0x3 0x104 0x2 0x19 0x3 0x104>;
                phandle = <0x2A1>;
            };
            spi0m1-cs0 {
                rockchip,pins = <0x2 0x1A 0x3 0x104>;
                phandle = <0x2A2>;
            };
        };
        spi1 {
            spi1m0-pins {
                rockchip,pins = <0x2 0xD 0x3 0x104 0x2 0xE 0x3 0x104 0x2 0xF 0x4 0x104>;
                phandle = <0xD9>;
            };
            spi1m0-cs0 {
                rockchip,pins = <0x2 0x10 0x4 0x104>;
                phandle = <0xD7>;
            };
            spi1m0-cs1 {
                rockchip,pins = <0x2 0x16 0x3 0x104>;
                phandle = <0xD8>;
            };
            spi1m1-pins {
                rockchip,pins = <0x3 0x13 0x3 0x104 0x3 0x12 0x3 0x104 0x3 0x11 0x3 0x104>;
                phandle = <0x2A3>;
            };
            spi1m1-cs0 {
                rockchip,pins = <0x3 0x1 0x3 0x104>;
                phandle = <0x2A4>;
            };
        };
        spi2 {
            spi2m0-pins {
                rockchip,pins = <0x2 0x11 0x4 0x104 0x2 0x12 0x4 0x104 0x2 0x13 0x4 0x104>;
                phandle = <0xDD>;
            };
            spi2m0-cs0 {
                rockchip,pins = <0x2 0x14 0x4 0x104>;
                phandle = <0xDB>;
            };
            spi2m0-cs1 {
                rockchip,pins = <0x2 0x15 0x4 0x104>;
                phandle = <0xDC>;
            };
            spi2m1-pins {
                rockchip,pins = <0x3 0x0 0x3 0x104 0x2 0x1F 0x3 0x104 0x2 0x1E 0x3 0x104>;
                phandle = <0x2A5>;
            };
            spi2m1-cs0 {
                rockchip,pins = <0x2 0x1D 0x3 0x104>;
                phandle = <0x2A6>;
            };
            spi2m1-cs1 {
                rockchip,pins = <0x2 0x1C 0x3 0x104>;
                phandle = <0x2A7>;
            };
        };
        spi3 {
            spi3m0-pins {
                rockchip,pins = <0x4 0xB 0x4 0x104 0x4 0x8 0x4 0x104 0x4 0xA 0x4 0x104>;
                phandle = <0xE1>;
            };
            spi3m0-cs0 {
                rockchip,pins = <0x4 0x6 0x4 0x104>;
                phandle = <0xDF>;
            };
            spi3m0-cs1 {
                rockchip,pins = <0x4 0x7 0x4 0x104>;
                phandle = <0xE0>;
            };
            spi3m1-pins {
                rockchip,pins = <0x4 0x12 0x2 0x104 0x4 0x15 0x2 0x104 0x4 0x13 0x2 0x104>;
                phandle = <0x2A8>;
            };
            spi3m1-cs0 {
                rockchip,pins = <0x4 0x16 0x2 0x104>;
                phandle = <0x2A9>;
            };
            spi3m1-cs1 {
                rockchip,pins = <0x4 0x19 0x2 0x104>;
                phandle = <0x2AA>;
            };
        };
        tsadc {
            tsadcm0-shut {
                rockchip,pins = <0x0 0x1 0x1 0x104>;
                phandle = <0x2AB>;
            };
            tsadcm1-shut {
                rockchip,pins = <0x0 0x2 0x2 0x104>;
                phandle = <0x2AC>;
            };
            tsadc-shutorg {
                rockchip,pins = <0x0 0x1 0x2 0x104>;
                phandle = <0xF9>;
            };
        };
        uart0 {
            uart0-xfer {
                rockchip,pins = <0x0 0x10 0x3 0x106 0x0 0x11 0x3 0x106>;
                phandle = <0x41>;
            };
            uart0-ctsn {
                rockchip,pins = <0x0 0x17 0x3 0x104>;
                phandle = <0x2AD>;
            };
            uart0-rtsn {
                rockchip,pins = <0x0 0x14 0x3 0x104>;
                phandle = <0x2AE>;
            };
        };
        uart1 {
            uart1m0-xfer {
                rockchip,pins = <0x2 0xB 0x2 0x106 0x2 0xC 0x2 0x106>;
                phandle = <0xE3>;
            };
            uart1m0-ctsn {
                rockchip,pins = <0x2 0xE 0x2 0x104>;
                phandle = <0x2AF>;
            };
            uart1m0-rtsn {
                rockchip,pins = <0x2 0xD 0x2 0x104>;
                phandle = <0x2B0>;
            };
            uart1m1-xfer {
                rockchip,pins = <0x3 0x1F 0x4 0x106 0x3 0x1E 0x4 0x106>;
                phandle = <0x2B1>;
            };
            uart1m1-ctsn {
                rockchip,pins = <0x4 0x11 0x4 0x104>;
                phandle = <0x2B2>;
            };
            uart1m1-rtsn {
                rockchip,pins = <0x4 0xE 0x4 0x104>;
                phandle = <0x2B3>;
            };
        };
        uart2 {
            uart2m0-xfer {
                rockchip,pins = <0x0 0x18 0x1 0x106 0x0 0x19 0x1 0x106>;
                phandle = <0xE4>;
            };
            uart2m1-xfer {
                rockchip,pins = <0x1 0x1E 0x2 0x106 0x1 0x1D 0x2 0x106>;
                phandle = <0x2B4>;
            };
        };
        uart3 {
            uart3m0-xfer {
                rockchip,pins = <0x1 0x0 0x2 0x106 0x1 0x1 0x2 0x106>;
                phandle = <0xE5>;
            };
            uart3m0-ctsn {
                rockchip,pins = <0x1 0x3 0x2 0x104>;
                phandle = <0x2B5>;
            };
            uart3m0-rtsn {
                rockchip,pins = <0x1 0x2 0x2 0x104>;
                phandle = <0x2B6>;
            };
            uart3m1-xfer {
                rockchip,pins = <0x3 0x10 0x4 0x106 0x3 0xF 0x4 0x106>;
                phandle = <0x2B7>;
            };
        };
        uart4 {
            uart4m0-xfer {
                rockchip,pins = <0x1 0x4 0x2 0x106 0x1 0x6 0x2 0x106>;
                phandle = <0xE6>;
            };
            uart4m0-ctsn {
                rockchip,pins = <0x1 0x7 0x2 0x104>;
                phandle = <0x2B8>;
            };
            uart4m0-rtsn {
                rockchip,pins = <0x1 0x5 0x2 0x104>;
                phandle = <0x2B9>;
            };
            uart4m1-xfer {
                rockchip,pins = <0x3 0x9 0x4 0x106 0x3 0xA 0x4 0x106>;
                phandle = <0x2BA>;
            };
        };
        uart5 {
            uart5m0-xfer {
                rockchip,pins = <0x2 0x1 0x3 0x106 0x2 0x2 0x3 0x106>;
                phandle = <0xE7>;
            };
            uart5m0-ctsn {
                rockchip,pins = <0x1 0x1F 0x3 0x104>;
                phandle = <0x2BB>;
            };
            uart5m0-rtsn {
                rockchip,pins = <0x2 0x0 0x3 0x104>;
                phandle = <0x2BC>;
            };
            uart5m1-xfer {
                rockchip,pins = <0x3 0x13 0x4 0x106 0x3 0x12 0x4 0x106>;
                phandle = <0x2BD>;
            };
        };
        uart6 {
            uart6m0-xfer {
                rockchip,pins = <0x2 0x3 0x3 0x106 0x2 0x4 0x3 0x106>;
                phandle = <0xE8>;
            };
            uart6m0-ctsn {
                rockchip,pins = <0x2 0x10 0x3 0x104>;
                phandle = <0x2BE>;
            };
            uart6m0-rtsn {
                rockchip,pins = <0x2 0xF 0x3 0x104>;
                phandle = <0x2BF>;
            };
            uart6m1-xfer {
                rockchip,pins = <0x1 0x1E 0x3 0x106 0x1 0x1D 0x3 0x106>;
                phandle = <0x2C0>;
            };
        };
        uart7 {
            uart7m0-xfer {
                rockchip,pins = <0x2 0x5 0x3 0x106 0x2 0x6 0x3 0x106>;
                phandle = <0xE9>;
            };
            uart7m0-ctsn {
                rockchip,pins = <0x2 0x12 0x3 0x104>;
                phandle = <0x2C1>;
            };
            uart7m0-rtsn {
                rockchip,pins = <0x2 0x11 0x3 0x104>;
                phandle = <0x2C2>;
            };
            uart7m1-xfer {
                rockchip,pins = <0x3 0x15 0x4 0x106 0x3 0x14 0x4 0x106>;
                phandle = <0x2C3>;
            };
            uart7m2-xfer {
                rockchip,pins = <0x4 0x3 0x4 0x106 0x4 0x2 0x4 0x106>;
                phandle = <0x2C4>;
            };
        };
        uart8 {
            uart8m0-xfer {
                rockchip,pins = <0x2 0x16 0x2 0x106 0x2 0x15 0x3 0x106>;
                phandle = <0xEA>;
            };
            uart8m0-ctsn {
                rockchip,pins = <0x2 0xA 0x3 0x104>;
                phandle = <0x2C5>;
            };
            uart8m0-rtsn {
                rockchip,pins = <0x2 0x9 0x3 0x104>;
                phandle = <0x2C6>;
            };
            uart8m1-xfer {
                rockchip,pins = <0x3 0x0 0x4 0x106 0x2 0x1F 0x4 0x106>;
                phandle = <0x2C7>;
            };
        };
        uart9 {
            uart9m0-xfer {
                rockchip,pins = <0x2 0x7 0x3 0x106 0x2 0x8 0x3 0x106>;
                phandle = <0xEB>;
            };
            uart9m0-ctsn {
                rockchip,pins = <0x2 0x14 0x3 0x104>;
                phandle = <0x2C8>;
            };
            uart9m0-rtsn {
                rockchip,pins = <0x2 0x13 0x3 0x104>;
                phandle = <0x2C9>;
            };
            uart9m1-xfer {
                rockchip,pins = <0x4 0x16 0x4 0x106 0x4 0x15 0x4 0x106>;
                phandle = <0x2CA>;
            };
            uart9m2-xfer {
                rockchip,pins = <0x4 0x5 0x4 0x106 0x4 0x4 0x4 0x106>;
                phandle = <0x2CB>;
            };
        };
        vop {
            vopm0-pins {
                rockchip,pins = <0x0 0x13 0x2 0x104>;
                phandle = <0x2CC>;
            };
            vopm1-pins {
                rockchip,pins = <0x3 0x14 0x2 0x104>;
                phandle = <0x2CD>;
            };
        };
        spi0-hs {
            spi0m0-pins {
                rockchip,pins = <0x0 0xD 0x2 0x10B 0x0 0x15 0x2 0x10B 0x0 0xE 0x2 0x10B>;
                phandle = <0xD6>;
            };
            spi0m0-cs0 {
                rockchip,pins = <0x0 0x16 0x2 0x10B>;
                phandle = <0x2CE>;
            };
            spi0m0-cs1 {
                rockchip,pins = <0x0 0x14 0x2 0x10B>;
                phandle = <0x2CF>;
            };
            spi0m1-pins {
                rockchip,pins = <0x2 0x1B 0x3 0x10B 0x2 0x18 0x3 0x10B 0x2 0x19 0x3 0x10B>;
                phandle = <0x2D0>;
            };
            spi0m1-cs0 {
                rockchip,pins = <0x2 0x1A 0x3 0x10B>;
                phandle = <0x2D1>;
            };
        };
        spi1-hs {
            spi1m0-pins {
                rockchip,pins = <0x2 0xD 0x3 0x10B 0x2 0xE 0x3 0x10B 0x2 0xF 0x4 0x10B>;
                phandle = <0xDA>;
            };
            spi1m0-cs0 {
                rockchip,pins = <0x2 0x10 0x4 0x10B>;
                phandle = <0x2D2>;
            };
            spi1m0-cs1 {
                rockchip,pins = <0x2 0x16 0x3 0x10B>;
                phandle = <0x2D3>;
            };
            spi1m1-pins {
                rockchip,pins = <0x3 0x13 0x3 0x10B 0x3 0x12 0x3 0x10B 0x3 0x11 0x3 0x10B>;
                phandle = <0x2D4>;
            };
            spi1m1-cs0 {
                rockchip,pins = <0x3 0x1 0x3 0x10B>;
                phandle = <0x2D5>;
            };
        };
        spi2-hs {
            spi2m0-pins {
                rockchip,pins = <0x2 0x11 0x4 0x10B 0x2 0x12 0x4 0x10B 0x2 0x13 0x4 0x10B>;
                phandle = <0xDE>;
            };
            spi2m0-cs0 {
                rockchip,pins = <0x2 0x14 0x4 0x10B>;
                phandle = <0x2D6>;
            };
            spi2m0-cs1 {
                rockchip,pins = <0x2 0x15 0x4 0x10B>;
                phandle = <0x2D7>;
            };
            spi2m1-pins {
                rockchip,pins = <0x3 0x0 0x3 0x10B 0x2 0x1F 0x3 0x10B 0x2 0x1E 0x3 0x10B>;
                phandle = <0x2D8>;
            };
            spi2m1-cs0 {
                rockchip,pins = <0x2 0x1D 0x3 0x10B>;
                phandle = <0x2D9>;
            };
            spi2m1-cs1 {
                rockchip,pins = <0x2 0x1C 0x3 0x10B>;
                phandle = <0x2DA>;
            };
        };
        spi3-hs {
            spi3m0-pins {
                rockchip,pins = <0x4 0xB 0x4 0x10B 0x4 0x8 0x4 0x10B 0x4 0xA 0x4 0x10B>;
                phandle = <0xE2>;
            };
            spi3m0-cs0 {
                rockchip,pins = <0x4 0x6 0x4 0x10B>;
                phandle = <0x2DB>;
            };
            spi3m0-cs1 {
                rockchip,pins = <0x4 0x7 0x4 0x10B>;
                phandle = <0x2DC>;
            };
            spi3m1-pins {
                rockchip,pins = <0x4 0x12 0x2 0x10B 0x4 0x15 0x2 0x10B 0x4 0x13 0x2 0x10B>;
                phandle = <0x2DD>;
            };
            spi3m1-cs0 {
                rockchip,pins = <0x4 0x16 0x2 0x10B>;
                phandle = <0x2DE>;
            };
            spi3m1-cs1 {
                rockchip,pins = <0x4 0x19 0x2 0x10B>;
                phandle = <0x2DF>;
            };
        };
        gmac-txd-level3 {
            gmac0-tx-bus2-level3 {
                rockchip,pins = <0x2 0xB 0x1 0x10C 0x2 0xC 0x1 0x10C 0x2 0xD 0x1 0x104>;
                phandle = <0x2E0>;
            };
            gmac0-rgmii-bus-level3 {
                rockchip,pins = <0x2 0x3 0x2 0x104 0x2 0x4 0x2 0x104 0x2 0x6 0x2 0x10C 0x2 0x7 0x2 0x10C>;
                phandle = <0x2E1>;
            };
            gmac1m0-tx-bus2-level3 {
                rockchip,pins = <0x3 0xD 0x3 0x10C 0x3 0xE 0x3 0x10C 0x3 0xF 0x3 0x104>;
                phandle = <0x2E2>;
            };
            gmac1m0-rgmii-bus-level3 {
                rockchip,pins = <0x3 0x4 0x3 0x104 0x3 0x5 0x3 0x104 0x3 0x2 0x3 0x10C 0x3 0x3 0x3 0x10C>;
                phandle = <0x2E3>;
            };
            gmac1m1-tx-bus2-level3 {
                rockchip,pins = <0x4 0x4 0x3 0x10C 0x4 0x5 0x3 0x10C 0x4 0x6 0x3 0x104>;
                phandle = <0x2E4>;
            };
            gmac1m1-rgmii-bus-level3 {
                rockchip,pins = <0x4 0x1 0x3 0x104 0x4 0x2 0x3 0x104 0x3 0x1E 0x3 0x10C 0x3 0x1F 0x3 0x10C>;
                phandle = <0x2E5>;
            };
        };
        gmac-txc-level2 {
            gmac0-rgmii-clk-level2 {
                rockchip,pins = <0x2 0x5 0x2 0x104 0x2 0x8 0x2 0x107>;
                phandle = <0x2E6>;
            };
            gmac1m0-rgmii-clk-level2 {
                rockchip,pins = <0x3 0x7 0x3 0x104 0x3 0x6 0x3 0x107>;
                phandle = <0x2E7>;
            };
            gmac1m1-rgmii-clk-level2 {
                rockchip,pins = <0x4 0x3 0x3 0x104 0x4 0x0 0x3 0x107>;
                phandle = <0x2E8>;
            };
        };
        gpio-func {
            tsadc-gpio-func {
                rockchip,pins = <0x0 0x1 0x0 0x104>;
                phandle = <0xF8>;
            };
        };
        headphone {
            hp-det {
                rockchip,pins = <0x4 0x1A 0x0 0x10D>;
                phandle = <0x114>;
            };
        };
        usb {
            vcc5v0_usb_host_en {
                rockchip,pins = <0x0 0x5 0x0 0x104>;
                phandle = <0x111>;
            };
        };
        leds {
            led_net_en {
                rockchip,pins = <0x3 0x5 0x0 0x104>;
                phandle = <0x119>;
            };
            led_user_en {
                rockchip,pins = <0x3 0x7 0x0 0x104>;
                phandle = <0x11A>;
            };
            led_work_en {
                rockchip,pins = <0x3 0x8 0x0 0x104>;
                phandle = <0x11B>;
            };
        };
    };
    chosen {
        stdout-path = "serial2:1500000n8";
    };
    hdmi-sound {
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,mclk-fs = <0x80>;
        simple-audio-card,name = "rockchip,hdmi";
        phandle = <0x2E9>;
        simple-audio-card,cpu {
            sound-dai = <0x10E>;
        };
        simple-audio-card,codec {
            sound-dai = <0x10F>;
        };
    };
    dc-12v {
        compatible = "regulator-fixed";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0xB71B00>;
        regulator-max-microvolt = <0xB71B00>;
        regulator-name = "dc_12v";
        phandle = <0x110>;
    };
    vcc3v3-sys {
        compatible = "regulator-fixed";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x325AA0>;
        regulator-max-microvolt = <0x325AA0>;
        regulator-name = "vcc3v3_sys";
        vin-supply = <0x110>;
        phandle = <0x3E>;
    };
    vcc5v0-sys {
        compatible = "regulator-fixed";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x4C4B40>;
        regulator-max-microvolt = <0x4C4B40>;
        regulator-name = "vcc5v0_sys";
        vin-supply = <0x110>;
        phandle = <0x36>;
    };
    vcc5v0-usb {
        compatible = "regulator-fixed";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x4C4B40>;
        regulator-max-microvolt = <0x4C4B40>;
        regulator-name = "vcc5v0_usb";
        vin-supply = <0x110>;
        phandle = <0x112>;
    };
    vcc5v0-usb-host {
        compatible = "regulator-fixed";
        enable-active-high;
        gpio = <0x37 0x5 0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0x111>;
        regulator-min-microvolt = <0x4C4B40>;
        regulator-max-microvolt = <0x4C4B40>;
        regulator-name = "vcc5v0_usb_host";
        vin-supply = <0x112>;
        phandle = <0x101>;
    };
    rk-headset {
        compatible = "rockchip_headset";
        headset_gpio = <0x113 0x1A 0x0>;
        pinctrl-names = "default";
        pinctrl-0 = <0x114>;
    };
    rk809-sound {
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,name = "rockchip,rk809-codec";
        simple-audio-card,mclk-fs = <0x100>;
        simple-audio-card,cpu {
            sound-dai = <0x115>;
        };
        simple-audio-card,codec {
            sound-dai = <0x116 0x0>;
        };
    };
    spdif-sound {
        compatible = "simple-audio-card";
        simple-audio-card,name = "ROCKCHIP,SPDIF";
        simple-audio-card,cpu {
            sound-dai = <0x117>;
        };
        simple-audio-card,codec {
            sound-dai = <0x118>;
        };
    };
    spdif-out {
        compatible = "linux,spdif-dit";
        #sound-dai-cells = <0x0>;
        phandle = <0x118>;
    };
    gpio-leds {
        compatible = "gpio-leds";
        pinctrl-names = "default";
        pinctrl-0 = <0x119 0x11A 0x11B>;
        net {
            label = "blue:net";
            gpios = <0xA8 0x5 0x0>;
        };
        user {
            label = "amber:user";
            gpios = <0xA8 0x7 0x0>;
        };
        work {
            label = "green:work";
            gpios = <0xA8 0x8 0x0>;
            phandle = <0x2EA>;
        };
    };
    gpio-regulator {
        compatible = "regulator-fixed";
        enable-active-high;
        gpio = <0xA4 0x1A 0x0>;
        regulator-min-microvolt = <0x325AA0>;
        regulator-max-microvolt = <0x325AA0>;
        regulator-name = "vcc3v3_pcie";
        startup-delay-us = <0x1388>;
        vin-supply = <0x110>;
        phandle = <0xA5>;
    };
    __symbols__ {
        ddr3_params = "/ddr3-params";
        ddr4_params = "/ddr4-params";
        lpddr3_params = "/lpddr3-params";
        lpddr4_params = "/lpddr4-params";
        lpddr4x_params = "/lpddr4x-params";
        cpu0 = "/cpus/cpu@0";
        cpu1 = "/cpus/cpu@100";
        cpu2 = "/cpus/cpu@200";
        cpu3 = "/cpus/cpu@300";
        CPU_SLEEP = "/cpus/idle-states/cpu-sleep";
        cpu0_opp_table = "/cpu0-opp-table";
        display_subsystem = "/display-subsystem";
        route_dsi0 = "/display-subsystem/route/route-dsi0";
        route_dsi1 = "/display-subsystem/route/route-dsi1";
        route_edp = "/display-subsystem/route/route-edp";
        route_hdmi = "/display-subsystem/route/route-hdmi";
        route_lvds = "/display-subsystem/route/route-lvds";
        route_rgb = "/display-subsystem/route/route-rgb";
        scmi = "/firmware/scmi";
        scmi_clk = "/firmware/scmi/protocol@14";
        sdei = "/firmware/sdei";
        mpp_srv = "/mpp-srv";
        reserved_memory = "/reserved-memory";
        drm_logo = "/reserved-memory/drm-logo@00000000";
        drm_cubic_lut = "/reserved-memory/drm-cubic-lut@00000000";
        rockchip_suspend = "/rockchip-suspend";
        rockchip_system_monitor = "/rockchip-system-monitor";
        thermal_zones = "/thermal-zones";
        soc_thermal = "/thermal-zones/soc-thermal";
        threshold = "/thermal-zones/soc-thermal/trips/trip-point-0";
        target = "/thermal-zones/soc-thermal/trips/trip-point-1";
        soc_crit = "/thermal-zones/soc-thermal/trips/soc-crit";
        gpu_thermal = "/thermal-zones/gpu-thermal";
        gmac0_clkin = "/external-gmac0-clock";
        gmac1_clkin = "/external-gmac1-clock";
        gmac0_xpcsclk = "/xpcs-gmac0-clock";
        gmac1_xpcsclk = "/xpcs-gmac1-clock";
        i2s1_mclkin_rx = "/i2s1-mclkin-rx";
        i2s1_mclkin_tx = "/i2s1-mclkin-tx";
        i2s2_mclkin = "/i2s2-mclkin";
        i2s3_mclkin = "/i2s3-mclkin";
        mpll = "/mpll";
        xin24m = "/xin24m";
        xin32k = "/xin32k";
        scmi_shmem = "/scmi-shmem@10f000";
        sata0 = "/sata@fc000000";
        sata1 = "/sata@fc400000";
        sata2 = "/sata@fc800000";
        usbdrd30 = "/usbdrd";
        usbdrd_dwc3 = "/usbdrd/dwc3@fcc00000";
        usbhost30 = "/usbhost";
        usbhost_dwc3 = "/usbhost/dwc3@fd000000";
        gic = "/interrupt-controller@fd400000";
        its = "/interrupt-controller@fd400000/interrupt-controller@fd440000";
        usb_host0_ehci = "/usb@fd800000";
        usb_host0_ohci = "/usb@fd840000";
        usb_host1_ehci = "/usb@fd880000";
        usb_host1_ohci = "/usb@fd8c0000";
        xpcs = "/syscon@fda00000";
        pmugrf = "/syscon@fdc20000";
        pmu_io_domains = "/syscon@fdc20000/io-domains";
        reboot_mode = "/syscon@fdc20000/reboot-mode";
        pipegrf = "/syscon@fdc50000";
        grf = "/syscon@fdc60000";
        io_domains = "/syscon@fdc60000/io-domains";
        lvds = "/syscon@fdc60000/lvds";
        lvds_in_vp1 = "/syscon@fdc60000/lvds/ports/port@0/endpoint@1";
        lvds_in_vp2 = "/syscon@fdc60000/lvds/ports/port@0/endpoint@2";
        rgb = "/syscon@fdc60000/rgb";
        rgb_in_vp2 = "/syscon@fdc60000/rgb/ports/port@0/endpoint@2";
        pipe_phy_grf0 = "/syscon@fdc70000";
        pipe_phy_grf1 = "/syscon@fdc80000";
        pipe_phy_grf2 = "/syscon@fdc90000";
        usb2phy0_grf = "/syscon@fdca0000";
        usb2phy1_grf = "/syscon@fdca8000";
        edp_phy_grf = "/syscon@fdcb0000";
        edp_phy = "/syscon@fdcb0000/edp-phy";
        pcie30_phy_grf = "/syscon@fdcb8000";
        sram = "/sram@fdcc0000";
        rkvdec_sram = "/sram@fdcc0000/rkvdec-sram@0";
        pmucru = "/clock-controller@fdd00000";
        cru = "/clock-controller@fdd20000";
        i2c0 = "/i2c@fdd40000";
        vdd_cpu = "/i2c@fdd40000/tcs4525@1c";
        rk809 = "/i2c@fdd40000/pmic@20";
        pinctrl_rk8xx = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx";
        rk817_slppin_null = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_null";
        rk817_slppin_slp = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_slp";
        rk817_slppin_pwrdn = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_pwrdn";
        rk817_slppin_rst = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_rst";
        vdd_logic = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG1";
        vdd_gpu = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG2";
        vcc_ddr = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG3";
        vdd_npu = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG4";
        vcc_1v8 = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG5";
        vdda0v9_image = "/i2c@fdd40000/pmic@20/regulators/LDO_REG1";
        vdda_0v9 = "/i2c@fdd40000/pmic@20/regulators/LDO_REG2";
        vdda0v9_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG3";
        vccio_acodec = "/i2c@fdd40000/pmic@20/regulators/LDO_REG4";
        vccio_sd = "/i2c@fdd40000/pmic@20/regulators/LDO_REG5";
        vcc3v3_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG6";
        vcca_1v8 = "/i2c@fdd40000/pmic@20/regulators/LDO_REG7";
        vcca1v8_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG8";
        vcca1v8_image = "/i2c@fdd40000/pmic@20/regulators/LDO_REG9";
        vcc_3v3 = "/i2c@fdd40000/pmic@20/regulators/SWITCH_REG1";
        vcc3v3_sd = "/i2c@fdd40000/pmic@20/regulators/SWITCH_REG2";
        rk809_codec = "/i2c@fdd40000/pmic@20/codec";
        uart0 = "/serial@fdd50000";
        pwm0 = "/pwm@fdd70000";
        pwm1 = "/pwm@fdd70010";
        pwm2 = "/pwm@fdd70020";
        pwm3 = "/pwm@fdd70030";
        pmu = "/power-management@fdd90000";
        power = "/power-management@fdd90000/power-controller";
        rknpu = "/npu@fde40000";
        npu_opp_table = "/npu-opp-table";
        bus_npu = "/bus-npu";
        bus_npu_opp_table = "/bus-npu-opp-table";
        rknpu_mmu = "/iommu@fde4b000";
        gpu = "/gpu@fde60000";
        gpu_power_model = "/gpu@fde60000/power-model";
        gpu_opp_table = "/opp-table2";
        vdpu = "/vdpu@fdea0400";
        vdpu_mmu = "/iommu@fdea0800";
        rk_rga = "/rk_rga@fdeb0000";
        ebc = "/ebc@fdec0000";
        jpegd = "/jpegd@fded0000";
        jpegd_mmu = "/iommu@fded0480";
        vepu = "/vepu@fdee0000";
        vepu_mmu = "/iommu@fdee0800";
        iep = "/iep@fdef0000";
        iep_mmu = "/iommu@fdef0800";
        eink = "/eink@fdf00000";
        rkvenc = "/rkvenc@fdf40000";
        rkvenc_opp_table = "/rkvenc-opp-table";
        rkvenc_mmu = "/iommu@fdf40f00";
        rkvdec = "/rkvdec@fdf80200";
        rkvdec_opp_table = "/rkvdec-opp-table";
        rkvdec_mmu = "/iommu@fdf80800";
        mipi_csi2 = "/mipi-csi2@fdfb0000";
        rkcif = "/rkcif@fdfe0000";
        rkcif_mmu = "/iommu@fdfe0800";
        rkcif_dvp = "/rkcif_dvp";
        rkcif_dvp_sditf = "/rkcif_dvp_sditf";
        rkcif_mipi_lvds = "/rkcif_mipi_lvds";
        rkcif_mipi_lvds_sditf = "/rkcif_mipi_lvds_sditf";
        rkisp = "/rkisp@fdff0000";
        rkisp_mmu = "/iommu@fdff1a00";
        rkisp_vir0 = "/rkisp-vir0";
        rkisp_vir1 = "/rkisp-vir1";
        gmac1 = "/ethernet@fe010000";
        mdio1 = "/ethernet@fe010000/mdio";
        rgmii_phy1 = "/ethernet@fe010000/mdio/phy@0";
        gmac1_stmmac_axi_setup = "/ethernet@fe010000/stmmac-axi-config";
        gmac1_mtl_rx_setup = "/ethernet@fe010000/rx-queues-config";
        gmac1_mtl_tx_setup = "/ethernet@fe010000/tx-queues-config";
        vop = "/vop@fe040000";
        vop_out = "/vop@fe040000/ports";
        vp0 = "/vop@fe040000/ports/port@0";
        vp0_out_dsi0 = "/vop@fe040000/ports/port@0/endpoint@0";
        vp0_out_dsi1 = "/vop@fe040000/ports/port@0/endpoint@1";
        vp0_out_edp = "/vop@fe040000/ports/port@0/endpoint@2";
        vp0_out_hdmi = "/vop@fe040000/ports/port@0/endpoint@3";
        vp1 = "/vop@fe040000/ports/port@1";
        vp1_out_dsi0 = "/vop@fe040000/ports/port@1/endpoint@0";
        vp1_out_dsi1 = "/vop@fe040000/ports/port@1/endpoint@1";
        vp1_out_edp = "/vop@fe040000/ports/port@1/endpoint@2";
        vp1_out_hdmi = "/vop@fe040000/ports/port@1/endpoint@3";
        vp1_out_lvds = "/vop@fe040000/ports/port@1/endpoint@4";
        vp2 = "/vop@fe040000/ports/port@2";
        vp2_out_lvds = "/vop@fe040000/ports/port@2/endpoint@0";
        vp2_out_rgb = "/vop@fe040000/ports/port@2/endpoint@1";
        vop_mmu = "/iommu@fe043e00";
        dsi0 = "/dsi@fe060000";
        dsi0_in = "/dsi@fe060000/ports/port@0";
        dsi0_in_vp0 = "/dsi@fe060000/ports/port@0/endpoint@0";
        dsi0_in_vp1 = "/dsi@fe060000/ports/port@0/endpoint@1";
        dsi1 = "/dsi@fe070000";
        dsi1_in = "/dsi@fe070000/ports/port@0";
        dsi1_in_vp0 = "/dsi@fe070000/ports/port@0/endpoint@0";
        dsi1_in_vp1 = "/dsi@fe070000/ports/port@0/endpoint@1";
        hdmi = "/hdmi@fe0a0000";
        hdmi_in_vp0 = "/hdmi@fe0a0000/ports/port@0/endpoint@0";
        hdmi_in_vp1 = "/hdmi@fe0a0000/ports/port@0/endpoint@1";
        edp = "/edp@fe0c0000";
        edp_in = "/edp@fe0c0000/ports/port@0";
        edp_in_vp0 = "/edp@fe0c0000/ports/port@0/endpoint@0";
        edp_in_vp1 = "/edp@fe0c0000/ports/port@0/endpoint@1";
        nocp_cpu = "/nocp-cpu@fe102000";
        nocp_gpu_vpu_rga_venc = "/nocp-gpu-vpu-rga-venc@fe102400";
        nocp_npu_vdec = "/nocp-vdec@fe102800";
        nocp_vi_usb_peri_pipe = "/nocp-vi-usb-peri-pipe@fe102c00";
        nocp_vo = "/nocp-vo@fe103000";
        qos_gpu = "/qos@fe128000";
        qos_rkvenc_rd_m0 = "/qos@fe138080";
        qos_rkvenc_rd_m1 = "/qos@fe138100";
        qos_rkvenc_wr_m0 = "/qos@fe138180";
        qos_isp = "/qos@fe148000";
        qos_vicap0 = "/qos@fe148080";
        qos_vicap1 = "/qos@fe148100";
        qos_vpu = "/qos@fe150000";
        qos_ebc = "/qos@fe158000";
        qos_iep = "/qos@fe158100";
        qos_jpeg_dec = "/qos@fe158180";
        qos_jpeg_enc = "/qos@fe158200";
        qos_rga_rd = "/qos@fe158280";
        qos_rga_wr = "/qos@fe158300";
        qos_npu = "/qos@fe180000";
        qos_pcie2x1 = "/qos@fe190000";
        qos_pcie3x1 = "/qos@fe190080";
        qos_pcie3x2 = "/qos@fe190100";
        qos_sata0 = "/qos@fe190200";
        qos_sata1 = "/qos@fe190280";
        qos_sata2 = "/qos@fe190300";
        qos_usb3_0 = "/qos@fe190380";
        qos_usb3_1 = "/qos@fe190400";
        qos_rkvdec = "/qos@fe198000";
        qos_hdcp = "/qos@fe1a8000";
        qos_vop_m0 = "/qos@fe1a8080";
        qos_vop_m1 = "/qos@fe1a8100";
        sdmmc2 = "/dwmmc@fe000000";
        dfi = "/dfi@fe230000";
        dmc = "/dmc";
        dmc_fsp = "/dmc-fsp";
        dmc_opp_table = "/dmc-opp-table";
        pcie2x1 = "/pcie@fe260000";
        pcie2x1_intc = "/pcie@fe260000/legacy-interrupt-controller";
        pcie3x1 = "/pcie@fe270000";
        pcie3x1_intc = "/pcie@fe270000/legacy-interrupt-controller";
        rtl8125_1 = "/pcie@fe270000/pcie@10/pcie-eth@10,0";
        pcie3x2 = "/pcie@fe280000";
        pcie3x2_intc = "/pcie@fe280000/legacy-interrupt-controller";
        rtl8125_2 = "/pcie@fe280000/pcie@20/pcie-eth@20,0";
        gmac0 = "/ethernet@fe2a0000";
        mdio0 = "/ethernet@fe2a0000/mdio";
        rgmii_phy0 = "/ethernet@fe2a0000/mdio/phy@0";
        gmac0_stmmac_axi_setup = "/ethernet@fe2a0000/stmmac-axi-config";
        gmac0_mtl_rx_setup = "/ethernet@fe2a0000/rx-queues-config";
        gmac0_mtl_tx_setup = "/ethernet@fe2a0000/tx-queues-config";
        sdmmc0 = "/dwmmc@fe2b0000";
        sdmmc1 = "/dwmmc@fe2c0000";
        sfc = "/spi@fe300000";
        sdhci = "/sdhci@fe310000";
        nandc0 = "/nandc@fe330000";
        crypto = "/crypto@fe380000";
        rng = "/rng@fe388000";
        otp = "/otp@fe38c000";
        cpu_code = "/otp@fe38c000/cpu-code@2";
        otp_cpu_version = "/otp@fe38c000/cpu-version@8";
        mbist_vmin = "/otp@fe38c000/mbist-vmin@9";
        otp_id = "/otp@fe38c000/id@a";
        cpu_leakage = "/otp@fe38c000/cpu-leakage@1a";
        log_leakage = "/otp@fe38c000/log-leakage@1b";
        npu_leakage = "/otp@fe38c000/npu-leakage@1c";
        gpu_leakage = "/otp@fe38c000/gpu-leakage@1d";
        core_pvtm = "/otp@fe38c000/core-pvtm@2a";
        i2s0_8ch = "/i2s@fe400000";
        i2s1_8ch = "/i2s@fe410000";
        i2s2_2ch = "/i2s@fe420000";
        i2s3_2ch = "/i2s@fe430000";
        pdm = "/pdm@fe440000";
        vad = "/vad@fe450000";
        spdif_8ch = "/spdif@fe460000";
        audpwm = "/audpwm@fe470000";
        dig_acodec = "/codec-digital@fe478000";
        dmac0 = "/dmac@fe530000";
        dmac1 = "/dmac@fe550000";
        scr = "/rkscr@fe560000";
        can0 = "/can@fe570000";
        can1 = "/can@fe580000";
        can2 = "/can@fe590000";
        i2c1 = "/i2c@fe5a0000";
        i2c2 = "/i2c@fe5b0000";
        i2c3 = "/i2c@fe5c0000";
        i2c4 = "/i2c@fe5d0000";
        i2c5 = "/i2c@fe5e0000";
        rktimer = "/timer@fe5f0000";
        wdt = "/watchdog@fe600000";
        spi0 = "/spi@fe610000";
        spi1 = "/spi@fe620000";
        spi2 = "/spi@fe630000";
        spi3 = "/spi@fe640000";
        uart1 = "/serial@fe650000";
        uart2 = "/serial@fe660000";
        uart3 = "/serial@fe670000";
        uart4 = "/serial@fe680000";
        uart5 = "/serial@fe690000";
        uart6 = "/serial@fe6a0000";
        uart7 = "/serial@fe6b0000";
        uart8 = "/serial@fe6c0000";
        uart9 = "/serial@fe6d0000";
        pwm4 = "/pwm@fe6e0000";
        pwm5 = "/pwm@fe6e0010";
        pwm6 = "/pwm@fe6e0020";
        pwm7 = "/pwm@fe6e0030";
        pwm8 = "/pwm@fe6f0000";
        pwm9 = "/pwm@fe6f0010";
        pwm10 = "/pwm@fe6f0020";
        pwm11 = "/pwm@fe6f0030";
        pwm12 = "/pwm@fe700000";
        pwm13 = "/pwm@fe700010";
        pwm14 = "/pwm@fe700020";
        pwm15 = "/pwm@fe700030";
        tsadc = "/tsadc@fe710000";
        saradc = "/saradc@fe720000";
        mailbox = "/mailbox@fe780000";
        combphy0_us = "/phy@fe820000";
        combphy1_usq = "/phy@fe830000";
        combphy2_psq = "/phy@fe840000";
        video_phy0 = "/phy@fe850000";
        video_phy1 = "/phy@fe860000";
        csi2_dphy_hw = "/csi2-dphy-hw@fe870000";
        csi2_dphy0 = "/csi2-dphy0";
        csi2_dphy1 = "/csi2-dphy1";
        csi2_dphy2 = "/csi2-dphy2";
        usb2phy0 = "/usb2-phy@fe8a0000";
        u2phy0_host = "/usb2-phy@fe8a0000/host-port";
        u2phy0_otg = "/usb2-phy@fe8a0000/otg-port";
        usb2phy1 = "/usb2-phy@fe8b0000";
        u2phy1_host = "/usb2-phy@fe8b0000/host-port";
        u2phy1_otg = "/usb2-phy@fe8b0000/otg-port";
        pcie30phy = "/phy@fe8c0000";
        pinctrl = "/pinctrl";
        gpio0 = "/pinctrl/gpio0@fdd60000";
        gpio1 = "/pinctrl/gpio1@fe740000";
        gpio2 = "/pinctrl/gpio2@fe750000";
        gpio3 = "/pinctrl/gpio3@fe760000";
        gpio4 = "/pinctrl/gpio4@fe770000";
        pcfg_pull_up = "/pinctrl/pcfg-pull-up";
        pcfg_pull_down = "/pinctrl/pcfg-pull-down";
        pcfg_pull_none = "/pinctrl/pcfg-pull-none";
        pcfg_pull_none_drv_level_0 = "/pinctrl/pcfg-pull-none-drv-level-0";
        pcfg_pull_none_drv_level_1 = "/pinctrl/pcfg-pull-none-drv-level-1";
        pcfg_pull_none_drv_level_2 = "/pinctrl/pcfg-pull-none-drv-level-2";
        pcfg_pull_none_drv_level_3 = "/pinctrl/pcfg-pull-none-drv-level-3";
        pcfg_pull_none_drv_level_4 = "/pinctrl/pcfg-pull-none-drv-level-4";
        pcfg_pull_none_drv_level_5 = "/pinctrl/pcfg-pull-none-drv-level-5";
        pcfg_pull_none_drv_level_6 = "/pinctrl/pcfg-pull-none-drv-level-6";
        pcfg_pull_none_drv_level_7 = "/pinctrl/pcfg-pull-none-drv-level-7";
        pcfg_pull_none_drv_level_8 = "/pinctrl/pcfg-pull-none-drv-level-8";
        pcfg_pull_none_drv_level_9 = "/pinctrl/pcfg-pull-none-drv-level-9";
        pcfg_pull_none_drv_level_10 = "/pinctrl/pcfg-pull-none-drv-level-10";
        pcfg_pull_none_drv_level_11 = "/pinctrl/pcfg-pull-none-drv-level-11";
        pcfg_pull_none_drv_level_12 = "/pinctrl/pcfg-pull-none-drv-level-12";
        pcfg_pull_none_drv_level_13 = "/pinctrl/pcfg-pull-none-drv-level-13";
        pcfg_pull_none_drv_level_14 = "/pinctrl/pcfg-pull-none-drv-level-14";
        pcfg_pull_none_drv_level_15 = "/pinctrl/pcfg-pull-none-drv-level-15";
        pcfg_pull_up_drv_level_0 = "/pinctrl/pcfg-pull-up-drv-level-0";
        pcfg_pull_up_drv_level_1 = "/pinctrl/pcfg-pull-up-drv-level-1";
        pcfg_pull_up_drv_level_2 = "/pinctrl/pcfg-pull-up-drv-level-2";
        pcfg_pull_up_drv_level_3 = "/pinctrl/pcfg-pull-up-drv-level-3";
        pcfg_pull_up_drv_level_4 = "/pinctrl/pcfg-pull-up-drv-level-4";
        pcfg_pull_up_drv_level_5 = "/pinctrl/pcfg-pull-up-drv-level-5";
        pcfg_pull_up_drv_level_6 = "/pinctrl/pcfg-pull-up-drv-level-6";
        pcfg_pull_up_drv_level_7 = "/pinctrl/pcfg-pull-up-drv-level-7";
        pcfg_pull_up_drv_level_8 = "/pinctrl/pcfg-pull-up-drv-level-8";
        pcfg_pull_up_drv_level_9 = "/pinctrl/pcfg-pull-up-drv-level-9";
        pcfg_pull_up_drv_level_10 = "/pinctrl/pcfg-pull-up-drv-level-10";
        pcfg_pull_up_drv_level_11 = "/pinctrl/pcfg-pull-up-drv-level-11";
        pcfg_pull_up_drv_level_12 = "/pinctrl/pcfg-pull-up-drv-level-12";
        pcfg_pull_up_drv_level_13 = "/pinctrl/pcfg-pull-up-drv-level-13";
        pcfg_pull_up_drv_level_14 = "/pinctrl/pcfg-pull-up-drv-level-14";
        pcfg_pull_up_drv_level_15 = "/pinctrl/pcfg-pull-up-drv-level-15";
        pcfg_pull_down_drv_level_0 = "/pinctrl/pcfg-pull-down-drv-level-0";
        pcfg_pull_down_drv_level_1 = "/pinctrl/pcfg-pull-down-drv-level-1";
        pcfg_pull_down_drv_level_2 = "/pinctrl/pcfg-pull-down-drv-level-2";
        pcfg_pull_down_drv_level_3 = "/pinctrl/pcfg-pull-down-drv-level-3";
        pcfg_pull_down_drv_level_4 = "/pinctrl/pcfg-pull-down-drv-level-4";
        pcfg_pull_down_drv_level_5 = "/pinctrl/pcfg-pull-down-drv-level-5";
        pcfg_pull_down_drv_level_6 = "/pinctrl/pcfg-pull-down-drv-level-6";
        pcfg_pull_down_drv_level_7 = "/pinctrl/pcfg-pull-down-drv-level-7";
        pcfg_pull_down_drv_level_8 = "/pinctrl/pcfg-pull-down-drv-level-8";
        pcfg_pull_down_drv_level_9 = "/pinctrl/pcfg-pull-down-drv-level-9";
        pcfg_pull_down_drv_level_10 = "/pinctrl/pcfg-pull-down-drv-level-10";
        pcfg_pull_down_drv_level_11 = "/pinctrl/pcfg-pull-down-drv-level-11";
        pcfg_pull_down_drv_level_12 = "/pinctrl/pcfg-pull-down-drv-level-12";
        pcfg_pull_down_drv_level_13 = "/pinctrl/pcfg-pull-down-drv-level-13";
        pcfg_pull_down_drv_level_14 = "/pinctrl/pcfg-pull-down-drv-level-14";
        pcfg_pull_down_drv_level_15 = "/pinctrl/pcfg-pull-down-drv-level-15";
        pcfg_pull_up_smt = "/pinctrl/pcfg-pull-up-smt";
        pcfg_pull_down_smt = "/pinctrl/pcfg-pull-down-smt";
        pcfg_pull_none_smt = "/pinctrl/pcfg-pull-none-smt";
        pcfg_pull_none_drv_level_0_smt = "/pinctrl/pcfg-pull-none-drv-level-0-smt";
        pcfg_pull_none_drv_level_1_smt = "/pinctrl/pcfg-pull-none-drv-level-1-smt";
        pcfg_pull_none_drv_level_2_smt = "/pinctrl/pcfg-pull-none-drv-level-2-smt";
        pcfg_pull_none_drv_level_3_smt = "/pinctrl/pcfg-pull-none-drv-level-3-smt";
        pcfg_pull_none_drv_level_4_smt = "/pinctrl/pcfg-pull-none-drv-level-4-smt";
        pcfg_pull_none_drv_level_5_smt = "/pinctrl/pcfg-pull-none-drv-level-5-smt";
        pcfg_output_high = "/pinctrl/pcfg-output-high";
        pcfg_output_high_pull_up = "/pinctrl/pcfg-output-high-pull-up";
        pcfg_output_high_pull_down = "/pinctrl/pcfg-output-high-pull-down";
        pcfg_output_high_pull_none = "/pinctrl/pcfg-output-high-pull-none";
        pcfg_output_low = "/pinctrl/pcfg-output-low";
        pcfg_output_low_pull_up = "/pinctrl/pcfg-output-low-pull-up";
        pcfg_output_low_pull_down = "/pinctrl/pcfg-output-low-pull-down";
        pcfg_output_low_pull_none = "/pinctrl/pcfg-output-low-pull-none";
        acodec_pins = "/pinctrl/acodec/acodec-pins";
        audiopwm_lout = "/pinctrl/audiopwm/audiopwm-lout";
        audiopwm_loutn = "/pinctrl/audiopwm/audiopwm-loutn";
        audiopwm_loutp = "/pinctrl/audiopwm/audiopwm-loutp";
        audiopwm_rout = "/pinctrl/audiopwm/audiopwm-rout";
        audiopwm_routn = "/pinctrl/audiopwm/audiopwm-routn";
        audiopwm_routp = "/pinctrl/audiopwm/audiopwm-routp";
        bt656m0_pins = "/pinctrl/bt656/bt656m0-pins";
        bt656m1_pins = "/pinctrl/bt656/bt656m1-pins";
        bt1120_pins = "/pinctrl/bt1120/bt1120-pins";
        cam_clkout0 = "/pinctrl/cam/cam-clkout0";
        cam_clkout1 = "/pinctrl/cam/cam-clkout1";
        can0m0_pins = "/pinctrl/can0/can0m0-pins";
        can0m1_pins = "/pinctrl/can0/can0m1-pins";
        can1m0_pins = "/pinctrl/can1/can1m0-pins";
        can1m1_pins = "/pinctrl/can1/can1m1-pins";
        can2m0_pins = "/pinctrl/can2/can2m0-pins";
        can2m1_pins = "/pinctrl/can2/can2m1-pins";
        cif_clk = "/pinctrl/cif/cif-clk";
        cif_dvp_clk = "/pinctrl/cif/cif-dvp-clk";
        cif_dvp_bus16 = "/pinctrl/cif/cif-dvp-bus16";
        cif_dvp_bus8 = "/pinctrl/cif/cif-dvp-bus8";
        clk32k_in = "/pinctrl/clk32k/clk32k-in";
        clk32k_out0 = "/pinctrl/clk32k/clk32k-out0";
        clk32k_out1 = "/pinctrl/clk32k/clk32k-out1";
        cpu_pins = "/pinctrl/cpu/cpu-pins";
        ebc_extern = "/pinctrl/ebc/ebc-extern";
        ebc_pins = "/pinctrl/ebc/ebc-pins";
        edpdpm0_pins = "/pinctrl/edpdp/edpdpm0-pins";
        edpdpm1_pins = "/pinctrl/edpdp/edpdpm1-pins";
        emmc_rstnout = "/pinctrl/emmc/emmc-rstnout";
        emmc_bus8 = "/pinctrl/emmc/emmc-bus8";
        emmc_clk = "/pinctrl/emmc/emmc-clk";
        emmc_cmd = "/pinctrl/emmc/emmc-cmd";
        emmc_datastrobe = "/pinctrl/emmc/emmc-datastrobe";
        eth0_pins = "/pinctrl/eth0/eth0-pins";
        eth1m0_pins = "/pinctrl/eth1/eth1m0-pins";
        eth1m1_pins = "/pinctrl/eth1/eth1m1-pins";
        flash_pins = "/pinctrl/flash/flash-pins";
        fspi_pins = "/pinctrl/fspi/fspi-pins";
        fspi_cs1 = "/pinctrl/fspi/fspi-cs1";
        gmac0_miim = "/pinctrl/gmac0/gmac0-miim";
        gmac0_clkinout = "/pinctrl/gmac0/gmac0-clkinout";
        gmac0_rx_er = "/pinctrl/gmac0/gmac0-rx-er";
        gmac0_rx_bus2 = "/pinctrl/gmac0/gmac0-rx-bus2";
        gmac0_tx_bus2 = "/pinctrl/gmac0/gmac0-tx-bus2";
        gmac0_rgmii_clk = "/pinctrl/gmac0/gmac0-rgmii-clk";
        gmac0_rgmii_bus = "/pinctrl/gmac0/gmac0-rgmii-bus";
        gmac1m0_miim = "/pinctrl/gmac1/gmac1m0-miim";
        gmac1m0_clkinout = "/pinctrl/gmac1/gmac1m0-clkinout";
        gmac1m0_rx_er = "/pinctrl/gmac1/gmac1m0-rx-er";
        gmac1m0_rx_bus2 = "/pinctrl/gmac1/gmac1m0-rx-bus2";
        gmac1m0_tx_bus2 = "/pinctrl/gmac1/gmac1m0-tx-bus2";
        gmac1m0_rgmii_clk = "/pinctrl/gmac1/gmac1m0-rgmii-clk";
        gmac1m0_rgmii_bus = "/pinctrl/gmac1/gmac1m0-rgmii-bus";
        gmac1m1_miim = "/pinctrl/gmac1/gmac1m1-miim";
        gmac1m1_clkinout = "/pinctrl/gmac1/gmac1m1-clkinout";
        gmac1m1_rx_er = "/pinctrl/gmac1/gmac1m1-rx-er";
        gmac1m1_rx_bus2 = "/pinctrl/gmac1/gmac1m1-rx-bus2";
        gmac1m1_tx_bus2 = "/pinctrl/gmac1/gmac1m1-tx-bus2";
        gmac1m1_rgmii_clk = "/pinctrl/gmac1/gmac1m1-rgmii-clk";
        gmac1m1_rgmii_bus = "/pinctrl/gmac1/gmac1m1-rgmii-bus";
        gpu_pins = "/pinctrl/gpu/gpu-pins";
        hdmitxm0_cec = "/pinctrl/hdmitx/hdmitxm0-cec";
        hdmitxm1_cec = "/pinctrl/hdmitx/hdmitxm1-cec";
        hdmitx_scl = "/pinctrl/hdmitx/hdmitx-scl";
        hdmitx_sda = "/pinctrl/hdmitx/hdmitx-sda";
        i2c0_xfer = "/pinctrl/i2c0/i2c0-xfer";
        i2c1_xfer = "/pinctrl/i2c1/i2c1-xfer";
        i2c2m0_xfer = "/pinctrl/i2c2/i2c2m0-xfer";
        i2c2m1_xfer = "/pinctrl/i2c2/i2c2m1-xfer";
        i2c3m0_xfer = "/pinctrl/i2c3/i2c3m0-xfer";
        i2c3m1_xfer = "/pinctrl/i2c3/i2c3m1-xfer";
        i2c4m0_xfer = "/pinctrl/i2c4/i2c4m0-xfer";
        i2c4m1_xfer = "/pinctrl/i2c4/i2c4m1-xfer";
        i2c5m0_xfer = "/pinctrl/i2c5/i2c5m0-xfer";
        i2c5m1_xfer = "/pinctrl/i2c5/i2c5m1-xfer";
        i2s1m0_lrckrx = "/pinctrl/i2s1/i2s1m0-lrckrx";
        i2s1m0_lrcktx = "/pinctrl/i2s1/i2s1m0-lrcktx";
        i2s1m0_mclk = "/pinctrl/i2s1/i2s1m0-mclk";
        i2s1m0_sclkrx = "/pinctrl/i2s1/i2s1m0-sclkrx";
        i2s1m0_sclktx = "/pinctrl/i2s1/i2s1m0-sclktx";
        i2s1m0_sdi0 = "/pinctrl/i2s1/i2s1m0-sdi0";
        i2s1m0_sdi1 = "/pinctrl/i2s1/i2s1m0-sdi1";
        i2s1m0_sdi2 = "/pinctrl/i2s1/i2s1m0-sdi2";
        i2s1m0_sdi3 = "/pinctrl/i2s1/i2s1m0-sdi3";
        i2s1m0_sdo0 = "/pinctrl/i2s1/i2s1m0-sdo0";
        i2s1m0_sdo1 = "/pinctrl/i2s1/i2s1m0-sdo1";
        i2s1m0_sdo2 = "/pinctrl/i2s1/i2s1m0-sdo2";
        i2s1m0_sdo3 = "/pinctrl/i2s1/i2s1m0-sdo3";
        i2s1m1_lrckrx = "/pinctrl/i2s1/i2s1m1-lrckrx";
        i2s1m1_lrcktx = "/pinctrl/i2s1/i2s1m1-lrcktx";
        i2s1m1_mclk = "/pinctrl/i2s1/i2s1m1-mclk";
        i2s1m1_sclkrx = "/pinctrl/i2s1/i2s1m1-sclkrx";
        i2s1m1_sclktx = "/pinctrl/i2s1/i2s1m1-sclktx";
        i2s1m1_sdi0 = "/pinctrl/i2s1/i2s1m1-sdi0";
        i2s1m1_sdi1 = "/pinctrl/i2s1/i2s1m1-sdi1";
        i2s1m1_sdi2 = "/pinctrl/i2s1/i2s1m1-sdi2";
        i2s1m1_sdi3 = "/pinctrl/i2s1/i2s1m1-sdi3";
        i2s1m1_sdo0 = "/pinctrl/i2s1/i2s1m1-sdo0";
        i2s1m1_sdo1 = "/pinctrl/i2s1/i2s1m1-sdo1";
        i2s1m1_sdo2 = "/pinctrl/i2s1/i2s1m1-sdo2";
        i2s1m1_sdo3 = "/pinctrl/i2s1/i2s1m1-sdo3";
        i2s1m2_lrckrx = "/pinctrl/i2s1/i2s1m2-lrckrx";
        i2s1m2_lrcktx = "/pinctrl/i2s1/i2s1m2-lrcktx";
        i2s1m2_mclk = "/pinctrl/i2s1/i2s1m2-mclk";
        i2s1m2_sclkrx = "/pinctrl/i2s1/i2s1m2-sclkrx";
        i2s1m2_sclktx = "/pinctrl/i2s1/i2s1m2-sclktx";
        i2s1m2_sdi0 = "/pinctrl/i2s1/i2s1m2-sdi0";
        i2s1m2_sdi1 = "/pinctrl/i2s1/i2s1m2-sdi1";
        i2s1m2_sdi2 = "/pinctrl/i2s1/i2s1m2-sdi2";
        i2s1m2_sdi3 = "/pinctrl/i2s1/i2s1m2-sdi3";
        i2s1m2_sdo0 = "/pinctrl/i2s1/i2s1m2-sdo0";
        i2s1m2_sdo1 = "/pinctrl/i2s1/i2s1m2-sdo1";
        i2s1m2_sdo2 = "/pinctrl/i2s1/i2s1m2-sdo2";
        i2s1m2_sdo3 = "/pinctrl/i2s1/i2s1m2-sdo3";
        i2s2m0_lrckrx = "/pinctrl/i2s2/i2s2m0-lrckrx";
        i2s2m0_lrcktx = "/pinctrl/i2s2/i2s2m0-lrcktx";
        i2s2m0_mclk = "/pinctrl/i2s2/i2s2m0-mclk";
        i2s2m0_sclkrx = "/pinctrl/i2s2/i2s2m0-sclkrx";
        i2s2m0_sclktx = "/pinctrl/i2s2/i2s2m0-sclktx";
        i2s2m0_sdi = "/pinctrl/i2s2/i2s2m0-sdi";
        i2s2m0_sdo = "/pinctrl/i2s2/i2s2m0-sdo";
        i2s2m1_lrckrx = "/pinctrl/i2s2/i2s2m1-lrckrx";
        i2s2m1_lrcktx = "/pinctrl/i2s2/i2s2m1-lrcktx";
        i2s2m1_mclk = "/pinctrl/i2s2/i2s2m1-mclk";
        i2s2m1_sclkrx = "/pinctrl/i2s2/i2s2m1-sclkrx";
        i2s2m1_sclktx = "/pinctrl/i2s2/i2s2m1-sclktx";
        i2s2m1_sdi = "/pinctrl/i2s2/i2s2m1-sdi";
        i2s2m1_sdo = "/pinctrl/i2s2/i2s2m1-sdo";
        i2s3m0_lrck = "/pinctrl/i2s3/i2s3m0-lrck";
        i2s3m0_mclk = "/pinctrl/i2s3/i2s3m0-mclk";
        i2s3m0_sclk = "/pinctrl/i2s3/i2s3m0-sclk";
        i2s3m0_sdi = "/pinctrl/i2s3/i2s3m0-sdi";
        i2s3m0_sdo = "/pinctrl/i2s3/i2s3m0-sdo";
        i2s3m1_lrck = "/pinctrl/i2s3/i2s3m1-lrck";
        i2s3m1_mclk = "/pinctrl/i2s3/i2s3m1-mclk";
        i2s3m1_sclk = "/pinctrl/i2s3/i2s3m1-sclk";
        i2s3m1_sdi = "/pinctrl/i2s3/i2s3m1-sdi";
        i2s3m1_sdo = "/pinctrl/i2s3/i2s3m1-sdo";
        isp_pins = "/pinctrl/isp/isp-pins";
        jtag_pins = "/pinctrl/jtag/jtag-pins";
        lcdc_ctl = "/pinctrl/lcdc/lcdc-ctl";
        mcu_pins = "/pinctrl/mcu/mcu-pins";
        npu_pins = "/pinctrl/npu/npu-pins";
        pcie20m0_pins = "/pinctrl/pcie20/pcie20m0-pins";
        pcie20m1_pins = "/pinctrl/pcie20/pcie20m1-pins";
        pcie20m2_pins = "/pinctrl/pcie20/pcie20m2-pins";
        pcie20_buttonrstn = "/pinctrl/pcie20/pcie20-buttonrstn";
        pcie30x1m0_pins = "/pinctrl/pcie30x1/pcie30x1m0-pins";
        pcie30x1m1_pins = "/pinctrl/pcie30x1/pcie30x1m1-pins";
        pcie30x1m2_pins = "/pinctrl/pcie30x1/pcie30x1m2-pins";
        pcie30x1_buttonrstn = "/pinctrl/pcie30x1/pcie30x1-buttonrstn";
        pcie30x2m0_pins = "/pinctrl/pcie30x2/pcie30x2m0-pins";
        pcie30x2m1_pins = "/pinctrl/pcie30x2/pcie30x2m1-pins";
        pcie30x2m2_pins = "/pinctrl/pcie30x2/pcie30x2m2-pins";
        pcie30x2_buttonrstn = "/pinctrl/pcie30x2/pcie30x2-buttonrstn";
        pdmm0_clk = "/pinctrl/pdm/pdmm0-clk";
        pdmm0_clk1 = "/pinctrl/pdm/pdmm0-clk1";
        pdmm0_sdi0 = "/pinctrl/pdm/pdmm0-sdi0";
        pdmm0_sdi1 = "/pinctrl/pdm/pdmm0-sdi1";
        pdmm0_sdi2 = "/pinctrl/pdm/pdmm0-sdi2";
        pdmm0_sdi3 = "/pinctrl/pdm/pdmm0-sdi3";
        pdmm1_clk = "/pinctrl/pdm/pdmm1-clk";
        pdmm1_clk1 = "/pinctrl/pdm/pdmm1-clk1";
        pdmm1_sdi0 = "/pinctrl/pdm/pdmm1-sdi0";
        pdmm1_sdi1 = "/pinctrl/pdm/pdmm1-sdi1";
        pdmm1_sdi2 = "/pinctrl/pdm/pdmm1-sdi2";
        pdmm1_sdi3 = "/pinctrl/pdm/pdmm1-sdi3";
        pdmm2_clk1 = "/pinctrl/pdm/pdmm2-clk1";
        pdmm2_sdi0 = "/pinctrl/pdm/pdmm2-sdi0";
        pdmm2_sdi1 = "/pinctrl/pdm/pdmm2-sdi1";
        pdmm2_sdi2 = "/pinctrl/pdm/pdmm2-sdi2";
        pdmm2_sdi3 = "/pinctrl/pdm/pdmm2-sdi3";
        pmic_pins = "/pinctrl/pmic/pmic-pins";
        pmic_int = "/pinctrl/pmic/pmic_int";
        soc_slppin_gpio = "/pinctrl/pmic/soc_slppin_gpio";
        soc_slppin_slp = "/pinctrl/pmic/soc_slppin_slp";
        soc_slppin_rst = "/pinctrl/pmic/soc_slppin_rst";
        pmu_pins = "/pinctrl/pmu/pmu-pins";
        pwm0m0_pins = "/pinctrl/pwm0/pwm0m0-pins";
        pwm0m1_pins = "/pinctrl/pwm0/pwm0m1-pins";
        pwm1m0_pins = "/pinctrl/pwm1/pwm1m0-pins";
        pwm1m1_pins = "/pinctrl/pwm1/pwm1m1-pins";
        pwm2m0_pins = "/pinctrl/pwm2/pwm2m0-pins";
        pwm2m1_pins = "/pinctrl/pwm2/pwm2m1-pins";
        pwm3_pins = "/pinctrl/pwm3/pwm3-pins";
        pwm4_pins = "/pinctrl/pwm4/pwm4-pins";
        pwm5_pins = "/pinctrl/pwm5/pwm5-pins";
        pwm6_pins = "/pinctrl/pwm6/pwm6-pins";
        pwm7_pins = "/pinctrl/pwm7/pwm7-pins";
        pwm8m0_pins = "/pinctrl/pwm8/pwm8m0-pins";
        pwm8m1_pins = "/pinctrl/pwm8/pwm8m1-pins";
        pwm9m0_pins = "/pinctrl/pwm9/pwm9m0-pins";
        pwm9m1_pins = "/pinctrl/pwm9/pwm9m1-pins";
        pwm10m0_pins = "/pinctrl/pwm10/pwm10m0-pins";
        pwm10m1_pins = "/pinctrl/pwm10/pwm10m1-pins";
        pwm11m0_pins = "/pinctrl/pwm11/pwm11m0-pins";
        pwm11m1_pins = "/pinctrl/pwm11/pwm11m1-pins";
        pwm12m0_pins = "/pinctrl/pwm12/pwm12m0-pins";
        pwm12m1_pins = "/pinctrl/pwm12/pwm12m1-pins";
        pwm13m0_pins = "/pinctrl/pwm13/pwm13m0-pins";
        pwm13m1_pins = "/pinctrl/pwm13/pwm13m1-pins";
        pwm14m0_pins = "/pinctrl/pwm14/pwm14m0-pins";
        pwm14m1_pins = "/pinctrl/pwm14/pwm14m1-pins";
        pwm15m0_pins = "/pinctrl/pwm15/pwm15m0-pins";
        pwm15m1_pins = "/pinctrl/pwm15/pwm15m1-pins";
        refclk_pins = "/pinctrl/refclk/refclk-pins";
        sata_pins = "/pinctrl/sata/sata-pins";
        sata0_pins = "/pinctrl/sata0/sata0-pins";
        sata1_pins = "/pinctrl/sata1/sata1-pins";
        sata2_pins = "/pinctrl/sata2/sata2-pins";
        scr_pins = "/pinctrl/scr/scr-pins";
        sdmmc0_bus4 = "/pinctrl/sdmmc0/sdmmc0-bus4";
        sdmmc0_clk = "/pinctrl/sdmmc0/sdmmc0-clk";
        sdmmc0_cmd = "/pinctrl/sdmmc0/sdmmc0-cmd";
        sdmmc0_det = "/pinctrl/sdmmc0/sdmmc0-det";
        sdmmc0_pwren = "/pinctrl/sdmmc0/sdmmc0-pwren";
        sdmmc1_bus4 = "/pinctrl/sdmmc1/sdmmc1-bus4";
        sdmmc1_clk = "/pinctrl/sdmmc1/sdmmc1-clk";
        sdmmc1_cmd = "/pinctrl/sdmmc1/sdmmc1-cmd";
        sdmmc1_det = "/pinctrl/sdmmc1/sdmmc1-det";
        sdmmc1_pwren = "/pinctrl/sdmmc1/sdmmc1-pwren";
        sdmmc2m0_bus4 = "/pinctrl/sdmmc2/sdmmc2m0-bus4";
        sdmmc2m0_clk = "/pinctrl/sdmmc2/sdmmc2m0-clk";
        sdmmc2m0_cmd = "/pinctrl/sdmmc2/sdmmc2m0-cmd";
        sdmmc2m0_det = "/pinctrl/sdmmc2/sdmmc2m0-det";
        sdmmc2m0_pwren = "/pinctrl/sdmmc2/sdmmc2m0-pwren";
        sdmmc2m1_bus4 = "/pinctrl/sdmmc2/sdmmc2m1-bus4";
        sdmmc2m1_clk = "/pinctrl/sdmmc2/sdmmc2m1-clk";
        sdmmc2m1_cmd = "/pinctrl/sdmmc2/sdmmc2m1-cmd";
        sdmmc2m1_det = "/pinctrl/sdmmc2/sdmmc2m1-det";
        sdmmc2m1_pwren = "/pinctrl/sdmmc2/sdmmc2m1-pwren";
        spdifm0_tx = "/pinctrl/spdif/spdifm0-tx";
        spdifm1_tx = "/pinctrl/spdif/spdifm1-tx";
        spdifm2_tx = "/pinctrl/spdif/spdifm2-tx";
        spi0m0_pins = "/pinctrl/spi0/spi0m0-pins";
        spi0m0_cs0 = "/pinctrl/spi0/spi0m0-cs0";
        spi0m0_cs1 = "/pinctrl/spi0/spi0m0-cs1";
        spi0m1_pins = "/pinctrl/spi0/spi0m1-pins";
        spi0m1_cs0 = "/pinctrl/spi0/spi0m1-cs0";
        spi1m0_pins = "/pinctrl/spi1/spi1m0-pins";
        spi1m0_cs0 = "/pinctrl/spi1/spi1m0-cs0";
        spi1m0_cs1 = "/pinctrl/spi1/spi1m0-cs1";
        spi1m1_pins = "/pinctrl/spi1/spi1m1-pins";
        spi1m1_cs0 = "/pinctrl/spi1/spi1m1-cs0";
        spi2m0_pins = "/pinctrl/spi2/spi2m0-pins";
        spi2m0_cs0 = "/pinctrl/spi2/spi2m0-cs0";
        spi2m0_cs1 = "/pinctrl/spi2/spi2m0-cs1";
        spi2m1_pins = "/pinctrl/spi2/spi2m1-pins";
        spi2m1_cs0 = "/pinctrl/spi2/spi2m1-cs0";
        spi2m1_cs1 = "/pinctrl/spi2/spi2m1-cs1";
        spi3m0_pins = "/pinctrl/spi3/spi3m0-pins";
        spi3m0_cs0 = "/pinctrl/spi3/spi3m0-cs0";
        spi3m0_cs1 = "/pinctrl/spi3/spi3m0-cs1";
        spi3m1_pins = "/pinctrl/spi3/spi3m1-pins";
        spi3m1_cs0 = "/pinctrl/spi3/spi3m1-cs0";
        spi3m1_cs1 = "/pinctrl/spi3/spi3m1-cs1";
        tsadcm0_shut = "/pinctrl/tsadc/tsadcm0-shut";
        tsadcm1_shut = "/pinctrl/tsadc/tsadcm1-shut";
        tsadc_shutorg = "/pinctrl/tsadc/tsadc-shutorg";
        uart0_xfer = "/pinctrl/uart0/uart0-xfer";
        uart0_ctsn = "/pinctrl/uart0/uart0-ctsn";
        uart0_rtsn = "/pinctrl/uart0/uart0-rtsn";
        uart1m0_xfer = "/pinctrl/uart1/uart1m0-xfer";
        uart1m0_ctsn = "/pinctrl/uart1/uart1m0-ctsn";
        uart1m0_rtsn = "/pinctrl/uart1/uart1m0-rtsn";
        uart1m1_xfer = "/pinctrl/uart1/uart1m1-xfer";
        uart1m1_ctsn = "/pinctrl/uart1/uart1m1-ctsn";
        uart1m1_rtsn = "/pinctrl/uart1/uart1m1-rtsn";
        uart2m0_xfer = "/pinctrl/uart2/uart2m0-xfer";
        uart2m1_xfer = "/pinctrl/uart2/uart2m1-xfer";
        uart3m0_xfer = "/pinctrl/uart3/uart3m0-xfer";
        uart3m0_ctsn = "/pinctrl/uart3/uart3m0-ctsn";
        uart3m0_rtsn = "/pinctrl/uart3/uart3m0-rtsn";
        uart3m1_xfer = "/pinctrl/uart3/uart3m1-xfer";
        uart4m0_xfer = "/pinctrl/uart4/uart4m0-xfer";
        uart4m0_ctsn = "/pinctrl/uart4/uart4m0-ctsn";
        uart4m0_rtsn = "/pinctrl/uart4/uart4m0-rtsn";
        uart4m1_xfer = "/pinctrl/uart4/uart4m1-xfer";
        uart5m0_xfer = "/pinctrl/uart5/uart5m0-xfer";
        uart5m0_ctsn = "/pinctrl/uart5/uart5m0-ctsn";
        uart5m0_rtsn = "/pinctrl/uart5/uart5m0-rtsn";
        uart5m1_xfer = "/pinctrl/uart5/uart5m1-xfer";
        uart6m0_xfer = "/pinctrl/uart6/uart6m0-xfer";
        uart6m0_ctsn = "/pinctrl/uart6/uart6m0-ctsn";
        uart6m0_rtsn = "/pinctrl/uart6/uart6m0-rtsn";
        uart6m1_xfer = "/pinctrl/uart6/uart6m1-xfer";
        uart7m0_xfer = "/pinctrl/uart7/uart7m0-xfer";
        uart7m0_ctsn = "/pinctrl/uart7/uart7m0-ctsn";
        uart7m0_rtsn = "/pinctrl/uart7/uart7m0-rtsn";
        uart7m1_xfer = "/pinctrl/uart7/uart7m1-xfer";
        uart7m2_xfer = "/pinctrl/uart7/uart7m2-xfer";
        uart8m0_xfer = "/pinctrl/uart8/uart8m0-xfer";
        uart8m0_ctsn = "/pinctrl/uart8/uart8m0-ctsn";
        uart8m0_rtsn = "/pinctrl/uart8/uart8m0-rtsn";
        uart8m1_xfer = "/pinctrl/uart8/uart8m1-xfer";
        uart9m0_xfer = "/pinctrl/uart9/uart9m0-xfer";
        uart9m0_ctsn = "/pinctrl/uart9/uart9m0-ctsn";
        uart9m0_rtsn = "/pinctrl/uart9/uart9m0-rtsn";
        uart9m1_xfer = "/pinctrl/uart9/uart9m1-xfer";
        uart9m2_xfer = "/pinctrl/uart9/uart9m2-xfer";
        vopm0_pins = "/pinctrl/vop/vopm0-pins";
        vopm1_pins = "/pinctrl/vop/vopm1-pins";
        spi0m0_pins_hs = "/pinctrl/spi0-hs/spi0m0-pins";
        spi0m0_cs0_hs = "/pinctrl/spi0-hs/spi0m0-cs0";
        spi0m0_cs1_hs = "/pinctrl/spi0-hs/spi0m0-cs1";
        spi0m1_pins_hs = "/pinctrl/spi0-hs/spi0m1-pins";
        spi0m1_cs0_hs = "/pinctrl/spi0-hs/spi0m1-cs0";
        spi1m0_pins_hs = "/pinctrl/spi1-hs/spi1m0-pins";
        spi1m0_cs0_hs = "/pinctrl/spi1-hs/spi1m0-cs0";
        spi1m0_cs1_hs = "/pinctrl/spi1-hs/spi1m0-cs1";
        spi1m1_pins_hs = "/pinctrl/spi1-hs/spi1m1-pins";
        spi1m1_cs0_hs = "/pinctrl/spi1-hs/spi1m1-cs0";
        spi2m0_pins_hs = "/pinctrl/spi2-hs/spi2m0-pins";
        spi2m0_cs0_hs = "/pinctrl/spi2-hs/spi2m0-cs0";
        spi2m0_cs1_hs = "/pinctrl/spi2-hs/spi2m0-cs1";
        spi2m1_pins_hs = "/pinctrl/spi2-hs/spi2m1-pins";
        spi2m1_cs0_hs = "/pinctrl/spi2-hs/spi2m1-cs0";
        spi2m1_cs1_hs = "/pinctrl/spi2-hs/spi2m1-cs1";
        spi3m0_pins_hs = "/pinctrl/spi3-hs/spi3m0-pins";
        spi3m0_cs0_hs = "/pinctrl/spi3-hs/spi3m0-cs0";
        spi3m0_cs1_hs = "/pinctrl/spi3-hs/spi3m0-cs1";
        spi3m1_pins_hs = "/pinctrl/spi3-hs/spi3m1-pins";
        spi3m1_cs0_hs = "/pinctrl/spi3-hs/spi3m1-cs0";
        spi3m1_cs1_hs = "/pinctrl/spi3-hs/spi3m1-cs1";
        gmac0_tx_bus2_level3 = "/pinctrl/gmac-txd-level3/gmac0-tx-bus2-level3";
        gmac0_rgmii_bus_level3 = "/pinctrl/gmac-txd-level3/gmac0-rgmii-bus-level3";
        gmac1m0_tx_bus2_level3 = "/pinctrl/gmac-txd-level3/gmac1m0-tx-bus2-level3";
        gmac1m0_rgmii_bus_level3 = "/pinctrl/gmac-txd-level3/gmac1m0-rgmii-bus-level3";
        gmac1m1_tx_bus2_level3 = "/pinctrl/gmac-txd-level3/gmac1m1-tx-bus2-level3";
        gmac1m1_rgmii_bus_level3 = "/pinctrl/gmac-txd-level3/gmac1m1-rgmii-bus-level3";
        gmac0_rgmii_clk_level2 = "/pinctrl/gmac-txc-level2/gmac0-rgmii-clk-level2";
        gmac1m0_rgmii_clk_level2 = "/pinctrl/gmac-txc-level2/gmac1m0-rgmii-clk-level2";
        gmac1m1_rgmii_clk_level2 = "/pinctrl/gmac-txc-level2/gmac1m1-rgmii-clk-level2";
        tsadc_gpio_func = "/pinctrl/gpio-func/tsadc-gpio-func";
        hp_det = "/pinctrl/headphone/hp-det";
        vcc5v0_usb_host_en = "/pinctrl/usb/vcc5v0_usb_host_en";
        led_net_en = "/pinctrl/leds/led_net_en";
        led_user_en = "/pinctrl/leds/led_user_en";
        led_work_en = "/pinctrl/leds/led_work_en";
        hdmi_sound = "/hdmi-sound";
        dc_12v = "/dc-12v";
        vcc3v3_sys = "/vcc3v3-sys";
        vcc5v0_sys = "/vcc5v0-sys";
        vcc5v0_usb = "/vcc5v0-usb";
        vcc5v0_usb_host = "/vcc5v0-usb-host";
        spdif_out = "/spdif-out";
        led_work = "/gpio-leds/work";
        vcc3v3_pcie = "/gpio-regulator";
    };
};

