open device connection
number of points: 4
buffer size: 64 bytes
dev_src=0
dev_dst=40
allocate shared memory
upload program
upload kernel argument
run kernel test
upload source buffer
start execution
DEBUG Fetch: coreid=0, wid=0, tmask=0001, PC=0x80000000 (#0)
DEBUG Instr 0xfff00513: ADDI: x10 <- x0, imm=0xffffffff
DEBUG Src Reg [0]: x0={0, -, -, -}
DEBUG Dest Reg: x10={0xffffffff, -, -, -}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE          0: pipeline-schedule: coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE          1: icache-req: addr=80000000, tag=0, coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE        256: icache-mem-rd: addr=80000000, tag=0, core_id=0 (#0)
TRACE        259: dram-mem-rd: addr=80000000, tag=0, core_id=0 (#0)
TRACE        278: dram-mem-rsp: tag=0, core_id=0 (#0)
TRACE        282: icache-mem-rsp: tag=0, core_id=0 (#0)
TRACE        284: icache-rsp: addr=80000000, tag=0, coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE        285: pipeline-decode: coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
DEBUG Fetch: coreid=0, wid=0, tmask=0001, PC=0x80000004 (#1)
DEBUG Instr 0x5006b: TMC: x0 <- x10, x0
DEBUG Src Reg [0]: x10={ffffffff, -, -, -}
DEBUG Src Reg [1]: x0={0, -, -, -}
DEBUG *** New TMC: 1111
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        285: pipeline-schedule: coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        286: pipeline-issue: coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE        286: icache-req: addr=80000004, tag=0, coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        287: icache-mem-rsp: tag=0, core_id=0 (#1)
TRACE        287: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE        288: pipeline-commit: coreid=0, wid=0, PC=80000000, wb=1, rd=x10, ex=ALU (#0)
TRACE        289: icache-rsp: addr=80000004, tag=0, coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        290: pipeline-decode: coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        291: pipeline-issue: coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        292: pipeline-execute: op=TMC, coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000008 (#2)
DEBUG Instr 0xcc002773: CSRRS: x14 <- x0, imm=0xcc0
DEBUG Src Reg [0]: x0={0, 0, 0, 0}
DEBUG Dest Reg: x14={0x0, 0x1, 0x2, 0x3}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        292: pipeline-schedule: coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        293: pipeline-commit: coreid=0, wid=0, PC=80000004, wb=0, ex=GPU (#1)
TRACE        293: icache-req: addr=80000008, tag=0, coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        294: icache-mem-rsp: tag=0, core_id=0 (#2)
TRACE        296: icache-rsp: addr=80000008, tag=0, coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        297: pipeline-decode: coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x8000000c (#3)
DEBUG Instr 0xcc3027f3: CSRRS: x15 <- x0, imm=0xcc3
DEBUG Src Reg [0]: x0={0, 0, 0, 0}
DEBUG Dest Reg: x15={0x0, 0x0, 0x0, 0x0}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        297: pipeline-schedule: coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        298: pipeline-issue: coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        298: icache-req: addr=8000000c, tag=0, coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        299: icache-mem-rsp: tag=0, core_id=0 (#3)
TRACE        299: pipeline-execute: op=CSR, coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        300: pipeline-commit: coreid=0, wid=0, PC=80000008, wb=1, rd=x14, ex=CSR (#2)
TRACE        301: icache-rsp: addr=8000000c, tag=0, coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        302: pipeline-decode: coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000010 (#4)
DEBUG Instr 0xfc0025f3: CSRRS: x11 <- x0, imm=0xfc0
DEBUG Src Reg [0]: x0={0, 0, 0, 0}
DEBUG Dest Reg: x11={0x4, 0x4, 0x4, 0x4}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        302: pipeline-schedule: coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        303: pipeline-issue: coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        303: icache-req: addr=80000010, tag=0, coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        304: icache-mem-rsp: tag=0, core_id=0 (#4)
TRACE        304: pipeline-execute: op=CSR, coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        305: pipeline-commit: coreid=0, wid=0, PC=8000000c, wb=1, rd=x15, ex=CSR (#3)
TRACE        306: icache-rsp: addr=80000010, tag=0, coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        307: pipeline-decode: coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000014 (#5)
DEBUG Instr 0x2b787b3: MUL: x15 <- x15, x11
DEBUG Src Reg [0]: x15={0, 0, 0, 0}
DEBUG Src Reg [1]: x11={4, 4, 4, 4}
DEBUG Dest Reg: x15={0x0, 0x0, 0x0, 0x0}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        307: pipeline-schedule: coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        308: pipeline-issue: coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        308: icache-req: addr=80000014, tag=0, coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        309: icache-mem-rsp: tag=0, core_id=0 (#5)
TRACE        309: pipeline-execute: op=CSR, coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        310: pipeline-commit: coreid=0, wid=0, PC=80000010, wb=1, rd=x11, ex=CSR (#4)
TRACE        311: icache-rsp: addr=80000014, tag=0, coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        312: pipeline-decode: coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000018 (#6)
DEBUG Instr 0xe787b3: ADD: x15 <- x15, x14
DEBUG Src Reg [0]: x15={0, 0, 0, 0}
DEBUG Src Reg [1]: x14={0, 1, 2, 3}
DEBUG Dest Reg: x15={0x0, 0x1, 0x2, 0x3}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        312: pipeline-schedule: coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        313: pipeline-issue: coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        313: icache-req: addr=80000018, tag=0, coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        314: icache-mem-rsp: tag=0, core_id=0 (#6)
TRACE        314: pipeline-execute: op=IMUL, coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        316: icache-rsp: addr=80000018, tag=0, coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        317: pipeline-decode: coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x8000001c (#7)
DEBUG Instr 0x7ffff737: LUI: x14 <- imm=0x7ffff
DEBUG Dest Reg: x14={0x7ffff000, 0x7ffff000, 0x7ffff000, 0x7ffff000}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 7ffff000  7ffff000  7ffff000  7ffff000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        317: pipeline-schedule: coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        318: pipeline-commit: coreid=0, wid=0, PC=80000014, wb=1, rd=x15, ex=ALU (#5)
TRACE        318: pipeline-issue: coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        318: icache-req: addr=8000001c, tag=0, coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        319: icache-mem-rsp: tag=0, core_id=0 (#7)
TRACE        319: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        320: pipeline-commit: coreid=0, wid=0, PC=80000018, wb=1, rd=x15, ex=ALU (#6)
TRACE        321: icache-rsp: addr=8000001c, tag=0, coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        322: pipeline-decode: coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000020 (#8)
DEBUG Instr 0x472683: LW: x13 <- M[r14 + 0x4]
DEBUG Src Reg [0]: x14={7ffff000, 7ffff000, 7ffff000, 7ffff000}
DEBUG LOAD MEM: ADDRESS=0x7ffff004, DATA=0x0
DEBUG LOAD MEM: ADDRESS=0x7ffff004, DATA=0x0
DEBUG LOAD MEM: ADDRESS=0x7ffff004, DATA=0x0
DEBUG LOAD MEM: ADDRESS=0x7ffff004, DATA=0x0
DEBUG Dest Reg: x13={0x0, 0x0, 0x0, 0x0}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 7ffff000  7ffff000  7ffff000  7ffff000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        322: pipeline-schedule: coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        323: pipeline-issue: coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        323: icache-req: addr=80000020, tag=0, coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        324: icache-mem-rsp: tag=0, core_id=0 (#8)
TRACE        324: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        325: pipeline-commit: coreid=0, wid=0, PC=8000001c, wb=1, rd=x14, ex=ALU (#7)
TRACE        326: icache-rsp: addr=80000020, tag=0, coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        327: pipeline-decode: coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000024 (#9)
DEBUG Instr 0x872703: LW: x14 <- M[r14 + 0x8]
DEBUG Src Reg [0]: x14={7ffff000, 7ffff000, 7ffff000, 7ffff000}
DEBUG LOAD MEM: ADDRESS=0x7ffff008, DATA=0x40
DEBUG LOAD MEM: ADDRESS=0x7ffff008, DATA=0x40
DEBUG LOAD MEM: ADDRESS=0x7ffff008, DATA=0x40
DEBUG LOAD MEM: ADDRESS=0x7ffff008, DATA=0x40
DEBUG Dest Reg: x14={0x40, 0x40, 0x40, 0x40}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000001  00000002  00000003 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        327: pipeline-schedule: coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        328: pipeline-issue: coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        328: icache-req: addr=80000024, tag=0, coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        329: icache-mem-rsp: tag=0, core_id=0 (#9)
TRACE        329: dcache-req: addr=7ffff004, tag=0, type=LOAD, tid=0, nc=0, coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        331: dcache-mem-rd: addr=7ffff000, tag=0, core_id=0 (#8)
TRACE        331: icache-rsp: addr=80000024, tag=0, coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        332: pipeline-decode: coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000028 (#10)
DEBUG Instr 0x279793: SLLI: x15 <- x15, imm=0x2
DEBUG Src Reg [0]: x15={0, 1, 2, 3}
DEBUG Dest Reg: x15={0x0, 0x4, 0x8, 0xc}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000004  00000008  0000000c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        332: pipeline-schedule: coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        333: pipeline-issue: coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        333: icache-req: addr=80000028, tag=0, coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        334: icache-mem-rsp: tag=0, core_id=0 (#10)
TRACE        334: dcache-req: addr=7ffff008, tag=1, type=LOAD, tid=0, nc=0, coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        335: dram-mem-rd: addr=7ffff000, tag=1, core_id=0 (#8)
TRACE        336: icache-rsp: addr=80000028, tag=0, coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        337: pipeline-decode: coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x8000002c (#11)
DEBUG Instr 0xf686b3: ADD: x13 <- x13, x15
DEBUG Src Reg [0]: x13={0, 0, 0, 0}
DEBUG Src Reg [1]: x15={0, 4, 8, c}
DEBUG Dest Reg: x13={0x0, 0x4, 0x8, 0xc}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: 00000000  00000004  00000008  0000000c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000004  00000008  0000000c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        337: pipeline-schedule: coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        338: pipeline-issue: coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        338: icache-req: addr=8000002c, tag=0, coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        339: icache-mem-rsp: tag=0, core_id=0 (#11)
TRACE        339: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        340: pipeline-commit: coreid=0, wid=0, PC=80000028, wb=1, rd=x15, ex=ALU (#10)
TRACE        341: icache-rsp: addr=8000002c, tag=0, coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        342: pipeline-decode: coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000030 (#12)
DEBUG Instr 0x6a683: LW: x13 <- M[r13 + 0x0]
DEBUG Src Reg [0]: x13={0, 4, 8, c}
DEBUG LOAD MEM: ADDRESS=0x0, DATA=0xffffffc1
DEBUG LOAD MEM: ADDRESS=0x4, DATA=0x4c
DEBUG LOAD MEM: ADDRESS=0x8, DATA=0x2e
DEBUG LOAD MEM: ADDRESS=0xc, DATA=0xffffffa3
DEBUG Dest Reg: x13={0xffffffc1, 0x4c, 0x2e, 0xffffffa3}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: ffffffc1  0000004c  0000002e  ffffffa3 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000000  00000004  00000008  0000000c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        342: pipeline-schedule: coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        343: *** scoreboard-stall: dependents={x13(#8)}, coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        343: icache-req: addr=80000030, tag=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        344: icache-mem-rsp: tag=0, core_id=0 (#12)
TRACE        346: icache-rsp: addr=80000030, tag=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        347: pipeline-decode: coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000034 (#13)
DEBUG Instr 0xf707b3: ADD: x15 <- x14, x15
DEBUG Src Reg [0]: x14={40, 40, 40, 40}
DEBUG Src Reg [1]: x15={0, 4, 8, c}
DEBUG Dest Reg: x15={0x40, 0x44, 0x48, 0x4c}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: ffffffc1  0000004c  0000002e  ffffffa3 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000040  00000044  00000048  0000004c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        347: pipeline-schedule: coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        348: icache-req: addr=80000034, tag=0, coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        349: icache-mem-rsp: tag=0, core_id=0 (#13)
TRACE        351: icache-rsp: addr=80000034, tag=0, coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        352: *** ibuffer-stall: coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        354: dram-mem-rsp: tag=1, core_id=0 (#8)
TRACE        359: dcache-mem-rsp: tag=0, core_id=0 (#8)
TRACE        360: dcache-mem-rsp: tag=1, core_id=0 (#9)
TRACE        363: dcache-rsp: tag=0, type=LOAD, tid=0, coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        364: dcache-rsp: tag=1, type=LOAD, tid=0, coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        364: pipeline-commit: coreid=0, wid=0, PC=80000020, wb=1, rd=x13, ex=LSU (#8)
TRACE        364: pipeline-issue: coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        364: pipeline-decode: coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000038 (#14)
DEBUG Instr 0xd7a023: SW: M[r15 + 0x0] <- x13
DEBUG Src Reg [0]: x15={40, 44, 48, 4c}
DEBUG Src Reg [1]: x13={ffffffc1, 4c, 2e, ffffffa3}
DEBUG STORE MEM: ADDRESS=0x40, DATA=0xffffffc1
DEBUG STORE MEM: ADDRESS=0x44, DATA=0x4c
DEBUG STORE MEM: ADDRESS=0x48, DATA=0x2e
DEBUG STORE MEM: ADDRESS=0x4c, DATA=0xffffffa3
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: ffffffc1  0000004c  0000002e  ffffffa3 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000040  00000044  00000048  0000004c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        364: pipeline-schedule: coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
TRACE        365: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        365: pipeline-commit: coreid=0, wid=0, PC=80000024, wb=1, rd=x14, ex=LSU (#9)
TRACE        365: *** scoreboard-stall: dependents={x13(#11)}, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        365: icache-req: addr=80000038, tag=0, coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
TRACE        366: icache-mem-rsp: tag=0, core_id=0 (#14)
TRACE        366: pipeline-commit: coreid=0, wid=0, PC=8000002c, wb=1, rd=x13, ex=ALU (#11)
TRACE        366: pipeline-issue: coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        367: dcache-req: addr=0, tag=0, type=LOAD, tid=0, nc=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        367: dcache-req: addr=4, tag=0, type=LOAD, tid=1, nc=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        367: dcache-req: addr=8, tag=0, type=LOAD, tid=2, nc=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        367: dcache-req: addr=c, tag=0, type=LOAD, tid=3, nc=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        367: pipeline-issue: coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        368: pipeline-execute: op=ARITH, coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        368: icache-rsp: addr=80000038, tag=0, coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
TRACE        369: dcache-mem-rd: addr=0, tag=0, core_id=0 (#12)
TRACE        369: pipeline-commit: coreid=0, wid=0, PC=80000034, wb=1, rd=x15, ex=ALU (#13)
TRACE        369: pipeline-decode: coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x8000003c (#15)
DEBUG Instr 0x613: ADDI: x12 <- x0, imm=0x0
DEBUG Src Reg [0]: x0={0, 0, 0, 0}
DEBUG Dest Reg: x12={0x0, 0x0, 0x0, 0x0}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: ffffffc1  0000004c  0000002e  ffffffa3 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000040  00000044  00000048  0000004c | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        369: pipeline-schedule: coreid=0, wid=0, PC=8000003c, wb=1, rd=x12, ex=ALU (#15)
TRACE        370: *** scoreboard-stall: dependents={x13(#12)}, coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
TRACE        370: icache-req: addr=8000003c, tag=0, coreid=0, wid=0, PC=8000003c, wb=1, rd=x12, ex=ALU (#15)
TRACE        371: icache-mem-rsp: tag=0, core_id=0 (#15)
TRACE        373: icache-rsp: addr=8000003c, tag=0, coreid=0, wid=0, PC=8000003c, wb=1, rd=x12, ex=ALU (#15)
TRACE        373: dram-mem-rd: addr=0, tag=1, core_id=0 (#12)
TRACE        374: pipeline-decode: coreid=0, wid=0, PC=8000003c, wb=1, rd=x12, ex=ALU (#15)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000040 (#16)
DEBUG Instr 0x400793: ADDI: x15 <- x0, imm=0x4
DEBUG Src Reg [0]: x0={0, 0, 0, 0}
DEBUG Dest Reg: x15={0x4, 0x4, 0x4, 0x4}
DEBUG Register state:
  %r00: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r01: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r02: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r03: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r04: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r05: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r06: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r07: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r08: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r09: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r10: ffffffff  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r11: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r12: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r13: ffffffc1  0000004c  0000002e  ffffffa3 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r14: 00000040  00000040  00000040  00000040 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r15: 00000004  00000004  00000004  00000004 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r16: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r17: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r18: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r19: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r20: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r21: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r22: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r23: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r24: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r25: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r26: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r27: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r28: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r29: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r30: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
  %r31: 00000000  00000000  00000000  00000000 | 0000000000000000  0000000000000000  0000000000000000  0000000000000000 
TRACE        374: pipeline-schedule: coreid=0, wid=0, PC=80000040, wb=1, rd=x15, ex=ALU (#16)
TRACE        375: icache-req: addr=80000040, tag=0, coreid=0, wid=0, PC=80000040, wb=1, rd=x15, ex=ALU (#16)
TRACE        376: icache-mem-rd: addr=80000040, tag=0, core_id=0 (#16)
TRACE        379: dram-mem-rd: addr=80000040, tag=0, core_id=0 (#16)
TRACE        398: dram-mem-rsp: tag=0, core_id=0 (#16)
TRACE        400: dram-mem-rsp: tag=1, core_id=0 (#12)
TRACE        402: icache-mem-rsp: tag=0, core_id=0 (#16)
TRACE        404: icache-rsp: addr=80000040, tag=0, coreid=0, wid=0, PC=80000040, wb=1, rd=x15, ex=ALU (#16)
TRACE        405: dcache-mem-rsp: tag=0, core_id=0 (#12)
TRACE        405: *** ibuffer-stall: coreid=0, wid=0, PC=80000040, wb=1, rd=x15, ex=ALU (#16)
TRACE        406: dcache-mem-rsp: tag=0, core_id=0 (#12)
TRACE        407: dcache-mem-rsp: tag=0, core_id=0 (#12)
TRACE        408: dcache-mem-rsp: tag=0, core_id=0 (#12)
TRACE        409: dcache-rsp: tag=0, type=LOAD, tid=0, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        410: dcache-rsp: tag=0, type=LOAD, tid=1, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        411: dcache-rsp: tag=0, type=LOAD, tid=2, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        412: dcache-rsp: tag=0, type=LOAD, tid=3, coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        413: pipeline-commit: coreid=0, wid=0, PC=80000030, wb=1, rd=x13, ex=LSU (#12)
TRACE        413: pipeline-issue: coreid=0, wid=0, PC=80000038, wb=0, ex=LSU (#14)
TRACE        413: pipeline-decode: coreid=0, wid=0, PC=80000040, wb=1, rd=x15, ex=ALU (#16)
DEBUG Fetch: coreid=0, wid=0, tmask=1111, PC=0x80000044 (#17)
DEBUG Instr 0xc7c06b: BAR: x0 <- x15, x12
DEBUG Src Reg [0]: x15={4, 4, 4, 4}
DEBUG Src Reg [1]: x12={0, 0, 0, 0}
read destination buffer from local memory
verify result
upload time: 0 ms
execute time: 11 ms
download time: 0 ms
Total elapsed time: 11 ms
cleanup
PERF: instrs=-4995072469926809587, cycles=-4995072469926809587, IPC=1.000000
Test PASSED
