Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  3 18:25:56 2021
| Host         : DESKTOP-KCUM67N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |             133 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                  |                                                  |                1 |              1 |         1.00 |
|  s_clk_BUFG    |                                                  | my_tc/r_ps_count[3]_i_1_n_1                      |                1 |              4 |         4.00 |
|  s_clk_BUFG    | my_otter/CU_FSM/FSM_sequential_PS_reg[2]_22      |                                                  |                4 |              4 |         1.00 |
|  s_clk_BUFG    | my_otter/CU_FSM/FSM_sequential_PS_reg[2]_0       | my_otter/OTTER_MEMORY/ioBuffer[4]_i_1_n_1        |                2 |              4 |         2.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/r_an[3]_i_2_0[0]           |                                                  |                1 |              4 |         4.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/r_tc_csr[7]_i_7_0[0]       |                                                  |                2 |              5 |         2.50 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/E[0]                       |                                                  |                3 |              8 |         2.67 |
|  s_clk_BUFG    | my_otter/CU_FSM/FSM_sequential_PS_reg[2]_0       | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_1       |                6 |             12 |         2.00 |
|  s_clk_BUFG    |                                                  |                                                  |                7 |             13 |         1.86 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[0]_1 | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[0]_2 |                6 |             16 |         2.67 |
|  s_clk_BUFG    | my_otter/CU_FSM/FSM_sequential_PS_reg[2]_0       |                                                  |                7 |             16 |         2.29 |
|  n_0_1829_BUFG |                                                  | my_tc/r_counter32b[0]_i_1_n_1                    |                8 |             32 |         4.00 |
|  s_clk_BUFG    | reg_file_reg_r1_0_31_0_5_i_65_n_1                |                                                  |               19 |             32 |         1.68 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[0]_3 | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_7 |               19 |             32 |         1.68 |
|  s_clk_BUFG    | my_otter/CU_FSM/E[0]                             | my_otter/CU_FSM/SR[0]                            |               16 |             32 |         2.00 |
|  s_clk_BUFG    | my_otter/CU_FSM/FSM_sequential_PS_reg[1]_1[0]    |                                                  |               18 |             32 |         1.78 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/r_tc_csr[7]_i_7_1[0]       |                                                  |                5 |             32 |         6.40 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/p_0_in                     |                                                  |               12 |             96 |         8.00 |
+----------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


