[["Perturb and simplify: multi-level boolean network optimizer.", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1994.629734", 4], ["Multi-level logic optimization by implication analysis.", ["Wolfgang Kunz", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1994.629735", 8], ["Incremental synthesis.", ["Daniel Brand", "Anthony D. Drumm", "Sandip Kundu", "Prakash Narain"], "https://doi.org/10.1109/ICCAD.1994.629736", 5], ["Definition and solution of the memory packing problem for field-programmable systems.", ["David Karchmer", "Jonathan Rose"], "https://doi.org/10.1109/ICCAD.1994.629737", 7], ["Integrating program transformations in the memory-based synthesis of image and video algorithms.", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629738", 4], ["Dataflow-driven memory allocation for multi-dimensional signal processing systems.", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1994.629739", 4], ["Test generation for bridging faults in CMOS ICs based on current monitoring versus signal propagation.", ["Uwe Glaser", "Heinrich Theodor Vierhaus", "M. Kley", "A. Wiederhold"], "https://doi.org/10.1109/ICCAD.1994.629740", 4], ["Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0.", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629741", 4], ["Analytical fault modeling and static test generation for analog ICs.", ["Giri Devarayanadurg", "Mani Soma"], "https://doi.org/10.1109/ICCAD.1994.629742", 4], ["Efficient network flow based min-cut balanced partitioning.", ["Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629743", 6], ["Multi-way VLSI circuit partitioning based on dual net representation.", ["Jason Cong", "Wilburt Labio", "Narayanan Shivakumar"], "https://doi.org/10.1109/ICCAD.1994.629744", 7], ["A general framework for vertex orderings, with applications to netlist clustering.", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1994.629745", 5], ["Re-encoding sequential circuits to reduce power dissipation.", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4], ["Precomputation-based sequential logic optimization for low power.", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8], ["Low power state assignment targeting two-and multi-level logic implementations.", ["Chi-Ying Tsui", "Massoud Pedram", "Chih-Ang Chen", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629748", 6], ["Algorithm selection: a quantitative computation-intensive optimization approach.", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1994.629749", 6], ["Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis.", ["Jorg Henkel", "Rolf Ernst", "Ulrich Holtmann", "Thomas Benner"], "https://doi.org/10.1109/ICCAD.1994.629750", 5], ["Synthesis of concurrent system interface modules with automatic protocol conversion generation.", ["Bill Lin", "Steven Vercauteren"], "https://doi.org/10.1109/ICCAD.1994.629751", 8], ["An efficient procedure for the synthesis of fast self-testable controller structures.", ["Sybille Hellebrand", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1994.629752", 7], ["Test pattern generation based on arithmetic operations.", ["Sanjay Gupta", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1994.629753", 8], ["Random pattern testable logic synthesis.", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1994.629754", 4], ["Compression-relaxation: a new approach to performance driven placement for regular architectures.", ["Anmol Mathur", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629755", 7], ["A loosely coupled parallel algorithm for standard cell placement.", ["Wern-Jieh Sun", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629756", 8], ["Delay and area optimization for compact placement by gate resizing and relocation.", ["Weitong Chuang", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1994.629757", 4], ["Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs.", ["Hannah Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629758", 6], ["A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays.", ["Nozomu Togawa", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1994.629759", 8], ["Universal logic gate for FPGA design.", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Duane Gatlin"], "https://doi.org/10.1109/ICCAD.1994.629760", 5], ["Condition graphs for high-quality behavioral synthesis.", ["Hsiao-Ping Juan", "Viraphol Chaiyakul", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629761", 5], ["Dynamic scheduling and synchronization synthesis of concurrent digital systems under system-level constraints.", ["Claudionor Jose Nunes Coelho Jr.", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629762", 7], ["Comprehensive lower bound estimation from behavioral descriptions.", ["Seong Yong Ohm", "Fadi J. Kurdahi", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629763", 6], ["Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics.", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "K. H. Kane Kim", "S. H. Lee"], "https://doi.org/10.1109/ICCAD.1994.629764", 5], ["VLSI timing simulation with selective dynamic regionization.", ["Meng-Lin Yu", "Bryan D. Ackland"], "https://doi.org/10.1109/ICCAD.1994.629765", 5], ["A new efficient approach to statistical delay modeling of CMOS digital combinational circuits.", ["Syed A. Aftab", "M. A. Styblinski"], "https://doi.org/10.1109/ICCAD.1994.629766", 4], ["Simultaneous driver and wire sizing for performance and power optimization.", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1994.629767", 7], ["Low-cost single-layer clock trees with exact zero Elmore delay skew.", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1109/ICCAD.1994.629768", 6], ["Clock period constrained minimal buffer insertion in clock trees.", ["Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://dl.acm.org/citation.cfm?id=191413", 5], ["Efficient implementation of retiming.", ["Narendra V. Shenoy", "Richard L. Rudell"], "https://doi.org/10.1109/ICCAD.1994.629770", 8], ["Retiming with non-zero clock skew, variable register, and interconnect delay.", ["Tolga Soyata", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1994.629771", 8], ["Optimal latch mapping and retiming within a tree.", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4], ["Simulation of digital circuits in the presence of uncertainty.", ["Mark H. Linderman", "Miriam Leeser"], "https://doi.org/10.1109/ICCAD.1994.629774", 4], ["Fast transient power and noise estimation for VLSI circuits.", ["Wolfgang T. Eisenmann", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1994.629775", 6], ["The Inversion Algorithm for digital simulation.", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1994.629776", 4], ["Unified complete MOSFET model for analysis of digital and analog circuits.", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4], ["A precorrected-FFT method for capacitance extraction of complicated 3-D structures.", ["J. R. Phillips", "J. White"], "https://doi.org/10.1109/ICCAD.1994.629778", 4], ["Measurement and modeling of MOS transistor current mismatch in analog IC's.", ["Eric Felt", "Amit Narayan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629779", 6], ["Skew sensitivity minimization of buffered clock tree.", ["Jae Chung", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1994.629780", 4], ["Process-variation-tolerant clock skew minimization.", ["Shen Lin", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629781", 5], ["A specified delay accomplishing clock router using multiple layers.", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4], ["Switching activity analysis considering spatiotemporal correlations.", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629783", 6], ["Estimation of circuit activity considering signal correlations and simultaneous switching.", ["Tan-Li Chou", "Kaushik Roy", "Sharat Prasad"], "https://doi.org/10.1109/ICCAD.1994.629784", 4], ["A cell-based power estimation in CMOS combinational circuits.", ["Jiing-Yuan Lin", "Tai-Chien Liu", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1994.629785", 6], ["Design exploration for high-performance pipelines.", ["Smita Bakshi", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629786", 5], ["Simultaneous functional-unit binding and floorplanning.", ["Yung-Ming Fang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629787", 5], ["Module selection and data format conversion for cost-optimal DSP synthesis.", ["Kazuhito Ito", "Lori E. Lucke", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1994.629788", 8], ["On testing delay faults in macro-based combinational circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629813", 8], ["RAFT191486: a novel program for rapid-fire test and diagnosis of digital logic for marginal delays and delay faults.", ["Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629814", 4], ["A comprehensive fault macromodel for opamps.", ["Chen-Yang Pan", "Kwang-Ting Cheng", "Sandeep Gupta"], "https://doi.org/10.1109/ICCAD.1994.629815", 5], ["Channel-driven global routing with consistent placement (extended abstract).", ["Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1994.629816", 6], ["A new global routing algorithm for FPGAs.", ["Yao-Wen Chang", "Shashidhar Thakur", "Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629817", 6], ["On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution.", ["Yu-Liang Wu", "Douglas Chang"], "https://doi.org/10.1109/ICCAD.1994.629819", 5], ["A symbolic method to reduce power consumption of circuits containing false paths.", ["R. Iris Bahar", "Gary D. Hachtel", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629820", 4], ["Multi-level network optimization for low power.", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629821", 6], ["LP based cell selection with constraints of timing, area, and power consumption.", ["Yutaka Tamiya", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1994.629822", 4], ["Power analysis of embedded software: a first step towards software power minimization.", ["Vivek Tiwari", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1994.629825", 7], ["Generating instruction sets and microarchitectures from applications.", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629826", 6], ["Register assignment through resource classification for ASIP microcode generation.", ["Clifford Liem", "Trevor C. May", "Pierre G. Paulin"], "https://doi.org/10.1109/ICCAD.1994.629828", 6], ["Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm.", ["Roland W. Freund", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1994.629833", 8], ["Capturing time-of-flight delay for transient analysis based on scattering parameter macromodel.", ["Haifang Liao", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1994.629836", 6], ["RC interconnect synthesis-a moment fitting approach.", ["Noel Menezes", "Satyamurthy Pullela", "Florentin Dartu", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1994.629837", 8], ["Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays.", ["Kazuhiro Takahashi", "Kazuo Nakajima", "Masayuki Terai", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1994.629838", 4], ["Folding a stack of equal width components.", ["Venkat Thanvantri", "Sartaj K. Sahni"], "https://doi.org/10.1109/ICCAD.1994.629839", 4], ["Area minimization for hierarchical floorplans.", ["Peichen Pan", "Weiping Shi", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629840", 5], ["Multi-level synthesis for safe replaceability.", ["Carl Pixley", "Vigyan Singhal", "Adnan Aziz", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629841", 8], ["Iterative algorithms for formal verification of embedded real-time systems.", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629842", 8], ["Incremental formal design verification.", ["Gitanjali Swamy", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629843", 8], ["Optimization of critical paths in circuits with level-sensitive latches.", ["Timothy M. Burks", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1994.629849", 6], ["Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator.", ["Michel R. C. M. Berkelaar", "Pim H. W. Buurman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1994.629853", 7], ["Dynamical identification of critical paths for iterative gate sizing.", ["How-Rern Lin", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.1994.629855", 4], ["Built-in self-test and fault diagnosis of fully differential analogue circuits.", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5], ["A new built-in self-test approach for digital-to-analog and analog-to-digital converters.", ["Karim Arabi", "Bozena Kaminska", "Janusz Rzeszut"], "https://doi.org/10.1109/ICCAD.1994.629860", 4], ["Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring.", ["Georges G. E. Gielen", "Zhihua Wang", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1994.629866", 4], ["An enhanced flow model for constraint handling in hierarchical multi-view design environments.", ["Pieter van der Wolf", "K. Olav ten Bosch", "Alfred van der Hoeven"], "https://doi.org/10.1109/ICCAD.1994.629868", 8], ["On modeling top-down VLSI design.", ["Bernd Schurmann", "Joachim Altmeyer", "Martin Schutze"], "https://doi.org/10.1109/ICCAD.1994.629870", 8], ["A formal basis for design process planning and management.", ["Margarida F. Jacome", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1994.629871", 6], ["Design of heterogeneous ICs for mobile and personal communication systems.", ["Gert Goossens", "Ivo Bolsens", "Bill Lin", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1994.629872", 8], ["Embedded systems design for low energy consumption.", ["Michael A. Schuette", "John R. Barr"], "https://doi.org/10.1109/ICCAD.1994.629873", 7], ["Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams.", ["Bill Lin", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629874", 8], ["Performance-driven synthesis of asynchronous controllers.", ["Kenneth Y. Yun", "Bill Lin", "David L. Dill", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629875", 8], ["Decomposition methods for library binding of speed-independent asynchronous designs.", ["Polly Siegel", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629876", 8], ["On error correction in macro-based circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629877", 8], ["Fault dictionary compaction by output sequence removal.", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1994.629878", 4], ["Automatic test program generation for pipelined processors.", ["Hiroaki Iwashita", "Satoshi Kowatari", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1994.629879", 4], ["Synthesis of manufacturable analog circuits.", ["Tamal Mukherjee", "L. Richard Carley", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1994.629880", 8], ["A statistical optimization-based approach for automated sizing of analog cells.", ["Fernando Medeiro", "Francisco V. Fernandez", "Rafael Dominguez-Castro", "Angel Rodriguez-Vazquez"], "https://doi.org/10.1109/ICCAD.1994.629881", 4], ["Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations.", ["Alper Demir", "Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629882", 6], ["Improving over-the-cell channel routing in standard cell design.", ["Xiaolin Liu", "Ioannis G. Tollis"], "https://doi.org/10.1109/ICCAD.1994.629883", 4], ["Minimum crosstalk switchbox routing.", ["Tong Gao", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629884", 6], ["Techniques for crosstalk avoidance in the physical design of high-performance digital systems.", ["Desmond Kirkpatrick", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629885", 4], ["Efficient breadth-first manipulation of binary decision diagrams.", ["Pranav Ashar", "Matthew Cheong"], "https://doi.org/10.1109/ICCAD.1994.629886", 6], ["Symmetry detection and dynamic variable ordering of decision diagrams.", ["Shipra Panda", "Fabio Somenzi", "Bernard Plessier"], "https://doi.org/10.1109/ICCAD.1994.629887", 4], ["A redesign technique for combinational circuits based on gate reconnections.", ["Yuji Kukimoto", "Masahiro Fujita", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629888", 6], ["Non-scan design-for-testability of RT-level data paths.", ["Sujit Dey", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1994.629889", 6], ["Selecting partial scan flip-flops for circuit partitioning.", ["Toshinobu Ono"], "https://doi.org/10.1109/ICCAD.1994.629890", 5], ["Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection.", ["Nur A. Touba", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1994.629891", 4], ["Macromodeling of analog circuits for hierarchical circuit design.", ["Jianfeng Shao", "Ramesh Harjani"], "https://doi.org/10.1109/ICCAD.1994.629892", 8], ["Approximate symbolic analysis of large analog integrated circuits.", ["Qicheng Yu", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629893", 8], ["Testing of analog systems using behavioral models and optimal experimental design techniques.", ["Eric Felt", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629894", 7], ["Layer assignment for high-performance multi-chip modules.", ["Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629895", 6], ["The reproducing placement problem with applications.", ["Wei-Liang Lin", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1994.629896", 4], ["RISA: accurate and efficient placement routability modeling.", ["Chih-Liang Eric Cheng"], "https://doi.org/10.1109/ICCAD.1994.629897", 6], ["A new approach for factorizing FSM's.", ["Chunduri Rama Mohan", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.1994.629898", 4], ["Boolean constrained encoding: a new formulation and a case study.", ["Ney Laert Vilar Calazans"], "https://doi.org/10.1109/ICCAD.1994.629899", 5], ["Optimization of hierarchical designs using partitioning and resynthesis.", ["Heinz-Josef Eikerling", "Ralf Hunstock", "Raul Camposano"], "https://doi.org/10.1109/ICCAD.1994.629900", 6], ["HyHOPE: a fast fault simulator with efficient simulation of hypertrophic faults.", ["Chen-Pin Kung", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1994.629901", 5], ["Fast timing simulation of transient faults in digital circuits.", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "Hungse Cha", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1994.629902", 4], ["A fast and memory-efficient diagnostic fault simulation for sequential circuits.", ["Jer-Min Jou", "Shung-Chih Chen"], "https://doi.org/10.1109/ICCAD.1994.629903", 4], ["Timing uncertainty analysis for time-of-flight systems.", ["John R. Feehrer", "Harry F. Jordan"], "https://doi.org/10.1109/ICCAD.1994.629904", 8], ["Provably correct high-level timing analysis without path sensitization.", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1109/ICCAD.1994.629905", 7], ["A timing analysis algorithm for circuits with level-sensitive latches.", ["Jin-fuw Lee", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629906", 6], ["An object-oriented cell library manager.", ["Naresh Sehgal", "C. Y. Roger Chen", "John M. Acken"], "https://doi.org/10.1109/ICCAD.1994.629907", 4], ["Reuse of design objects in CAD frameworks.", ["Joachim Altmeyer", "Stefan Ohnsorge", "Bernd Schurmann"], "https://doi.org/10.1109/ICCAD.1994.629908", 8], ["Towards support for design description languages in EDA framework.", ["Olav Schettler", "Susanne Heymann"], "https://dl.acm.org/citation.cfm?id=191665", 6]]