// Seed: 3608907120
module module_0 (
    input id_0,
    input logic id_1,
    input reg id_2
);
  type_6(
      1'b0, id_1, id_1
  );
  assign id_3 = 1;
  always @(negedge 1) begin
    id_3 <= id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_6;
  type_7(
      id_2, 1, 1
  );
  always @((1)) begin
    id_2 <= id_0;
  end
endmodule
