<!doctype html>
<head>
<meta charset="utf-8">
<title>x86_tlb_v2</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_interface_x86_tlb.html">x86_tlb</a>
<a href="__rm_interface_x86_tlb_v3.html">x86_tlb_v3</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_interface_x86_tlb_v2">x86_tlb_v2</a></h1>
<p>

<a name="x86_tlb_v2"></a><a name="x86_tlb_v2_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">The x86_tlb_v2 interface is used for communication between an x86 cpu
   and its TLB. The TLB is implemented as a separate class for greater
   flexibility. The TLB object does no memory operations itself.
<p>
   <b><i>flush_all</i></b> is called when all TLB entries should be flushed. If
   <i>keep_global_entries</i> is set, then TLB entries with their global
   bit set should not be flushed.
</p><p>
   <b><i>flush_page</i></b> is invoked when pages containing <i>laddr</i> are
   to be removed from the TLB.
</p><p>
   <b><i>lookup</i></b> is used by the CPU when a memory access misses the STC. It
   returns the matching TLB entry if the memory operation specified in
   <i>mem_tr</i> hits the TLB and does not raise an exception. Otherwise
   NULL is returned. The <i>mode</i>, <i>linear_address</i>, and
   <i>type</i> fields in <i>mem_tr</i> need to be valid when the method
   is invoked. The other fields passed through <i>mem_tr</i> are not to be
   used by the method and can carry any value. If the method returns true, the
   <i>s.physical_address</i>, <i>pat_type</i>, and <i>mtrr_type</i>
   fields of <i>mem_tr</i> must be updated by <b><i>lookup</i></b>.
</p><p>
   Pages are added to the TLB with <b><i>add</i></b>. The
   <i>supervisor_access</i> field in <i>attrs</i> argument specifies
   the allowed access types in supervisor mode and <i>user_access</i> in
   <i>attrs</i> specifies the allowed access types in user mode.
</p><p>
   <b><i>itlb_lookup</i></b> is a simplified version of <b><i>lookup</i></b> used
   only for instruction TLB lookups. If the lookup is successful
   <i>valid</i> and <i>paddr</i> should be set, otherwise
   <i>valid</i> should be cleared.
</p><p>
   The class implementing the interface must make sure that only addresses
   mapped in the TLB are present in the STCs.
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Cell Context for all methods.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_x86_tlb.html">x86_tlb</a>
<a href="__rm_interface_x86_tlb_v3.html">x86_tlb_v3</a>
</div>