Approaches for formal verification of circuits
