
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001248                       # Number of seconds simulated
sim_ticks                                  1248265000                       # Number of ticks simulated
final_tick                               2255688164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29662861                       # Simulator instruction rate (inst/s)
host_op_rate                                 29662794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              377889958                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729104                       # Number of bytes of host memory used
host_seconds                                     3.30                       # Real time elapsed on the host
sim_insts                                    97983428                       # Number of instructions simulated
sim_ops                                      97983428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       449152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1002368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1451520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       449152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        449152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       609216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          609216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    359821032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    803008976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1162830008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    359821032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        359821032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       488050214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            488050214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       488050214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    359821032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    803008976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1650880222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9519                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1447872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  607680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1451520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               609216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              506                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1248233000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9519                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.342936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.225374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.824353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3625     45.60%     45.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1932     24.30%     69.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          706      8.88%     78.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          319      4.01%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          226      2.84%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      1.79%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      1.59%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           98      1.23%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          775      9.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.464286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.581579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.341872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             36      6.12%      6.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           186     31.63%     37.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            79     13.44%     51.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            69     11.73%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            60     10.20%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            49      8.33%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            27      4.59%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            22      3.74%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            18      3.06%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.85%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      1.70%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.51%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      1.36%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.68%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.85%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              545     92.69%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.70%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      3.74%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           588                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    410834500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               835015750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18160.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36910.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1159.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       486.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1162.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    488.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38766.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29907360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16318500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37720080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            812801475                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             34686000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1098813615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.790615                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52780500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1151750500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30141720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16446375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90168000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23697360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            829821960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19724250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1091369265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            875.853475                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     28140750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1176710750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1136744000     91.22%     91.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1514000      0.12%     91.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               107849000      8.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1246107000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          875955000     70.30%     70.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            370145000     29.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18290                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.931821                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.841494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.158506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1185362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1185362                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133735                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58658                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2375                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2375                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192393                       # number of overall hits
system.cpu.dcache.overall_hits::total          192393                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26792                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67573                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          402                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          402                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94365                       # number of overall misses
system.cpu.dcache.overall_misses::total         94365                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1650382749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1650382749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5037372131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5037372131                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29514250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29514250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        59501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        59501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6687754880                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6687754880                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6687754880                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6687754880                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286758                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166900                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535312                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152736                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152736                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.329075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.329075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.329075                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.329075                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61599.833868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61599.833868                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74547.113951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74547.113951                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73418.532338                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73418.532338                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 19833.666667                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19833.666667                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70871.137392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70871.137392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70871.137392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70871.137392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       396187                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.735048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10991                       # number of writebacks
system.cpu.dcache.writebacks::total             10991                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17806                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58479                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          179                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          179                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76285                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8986                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9094                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9094                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18080                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    647027002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    647027002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    779669525                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    779669525                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15959750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15959750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        54999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        54999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1426696527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1426696527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1426696527                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1426696527                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084726                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084726                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063050                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72003.895170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72003.895170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85734.498021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85734.498021                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 71568.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71568.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        18333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        18333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78910.206139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78910.206139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78910.206139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78910.206139                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10215                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.729353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.532452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.111485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.617868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            338688                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           338688                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152051                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152051                       # number of overall hits
system.cpu.icache.overall_hits::total          152051                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12178                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12178                       # number of overall misses
system.cpu.icache.overall_misses::total         12178                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    756607992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    756607992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    756607992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    756607992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    756607992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    756607992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164229                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074153                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074153                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074153                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074153                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074153                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074153                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62129.084579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62129.084579                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62129.084579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62129.084579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62129.084579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62129.084579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.439024                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1948                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1948                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1948                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1948                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1948                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10230                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10230                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    629455003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    629455003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    629455003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    629455003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    629455003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    629455003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.062291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.062291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.062291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062291                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61530.303324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61530.303324                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61530.303324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61530.303324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61530.303324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61530.303324                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23815                       # number of replacements
system.l2.tags.tagsinuse                  2388.980768                       # Cycle average of tags in use
system.l2.tags.total_refs                        7359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      870.725221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        115.334064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        184.846330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   586.012175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   632.062979                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145812                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.121216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    664899                       # Number of tag accesses
system.l2.tags.data_accesses                   664899                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1886                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5082                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10991                       # number of Writeback hits
system.l2.Writeback_hits::total                 10991                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   742                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2628                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5824                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3196                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2628                       # number of overall hits
system.l2.overall_hits::total                    5824                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7321                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14339                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8342                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15663                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22681                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7018                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15663                       # number of overall misses
system.l2.overall_misses::total                 22681                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    585582750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    632913250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1218496000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    761522250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     761522250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    585582750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1394435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1980018250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    585582750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1394435500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1980018250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19421                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10991                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10991                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9084                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.687096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.795156                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.738324                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918318                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.687096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.856323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795685                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.687096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.856323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795685                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83440.118267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86451.748395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84977.752981                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91287.730760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91287.730760                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83440.118267                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89027.357467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87298.542833                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83440.118267                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89027.357467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87298.542833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9519                       # number of writebacks
system.l2.writebacks::total                      9519                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14339                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8342                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22681                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    497564750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    541269250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1038834000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       160508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       160508                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    658369750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    658369750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    497564750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1199639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1697203750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    497564750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1199639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1697203750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.687096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.795156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.738324                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918318                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.687096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.856323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.795685                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.687096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.856323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.795685                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70898.368481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73933.786368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72448.148406                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17834.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17834.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78922.290818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78922.290818                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70898.368481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76590.627594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74829.317490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70898.368481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76590.627594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74829.317490                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14339                       # Transaction distribution
system.membus.trans_dist::ReadResp              14338                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9519                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8342                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8342                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2060736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2060744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2060744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32211                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32211                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76227000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120416241                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          243855                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202091                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11182                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       180781                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83581                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.233288                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14372                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          503                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               198988                       # DTB read hits
system.switch_cpus.dtb.read_misses               3060                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60592                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136965                       # DTB write hits
system.switch_cpus.dtb.write_misses              1208                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25518                       # DTB write accesses
system.switch_cpus.dtb.data_hits               335953                       # DTB hits
system.switch_cpus.dtb.data_misses               4268                       # DTB misses
system.switch_cpus.dtb.data_acv                    77                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86110                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59478                       # ITB hits
system.switch_cpus.itb.fetch_misses              1042                       # ITB misses
system.switch_cpus.itb.fetch_acv                   34                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60520                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2496530                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       432000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1269369                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              243855                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1334474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32664                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164229                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1815592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.699149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.015363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1577771     86.90%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16107      0.89%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28400      1.56%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18002      0.99%     90.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45816      2.52%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10753      0.59%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18219      1.00%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8079      0.44%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92445      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1815592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097678                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.508453                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311496                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1302697                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152051                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34629                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14718                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11947                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1356                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1078423                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4312                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14718                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           329618                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          511228                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       517274                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167390                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        275363                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1023922                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1152                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27990                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15390                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         199507                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       684523                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1311385                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1308172                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2796                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           190747                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31901                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3619                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            233591                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       191910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34994                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21275                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             936261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            894311                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1564                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       236380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       133076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1815592                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.492573                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.205840                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1447591     79.73%     79.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146587      8.07%     87.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73147      4.03%     91.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59835      3.30%     95.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46714      2.57%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23736      1.31%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11558      0.64%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4351      0.24%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2073      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1815592                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1300      4.23%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17872     58.14%     62.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11568     37.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        520615     58.21%     58.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          763      0.09%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211468     23.65%     82.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140195     15.68%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         894311                       # Type of FU issued
system.switch_cpus.iq.rate                   0.358222                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30740                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3627857                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1196390                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       833792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8660                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4490                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4125                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         920078                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4513                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7602                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        53557                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1011                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18679                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34406                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14718                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          225506                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        246501                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       983385                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        191910                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147473                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21873                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        244789                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1011                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13837                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        881415                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203232                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12895                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19862                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               341828                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119153                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138596                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.353056                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 845351                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                837917                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404128                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541163                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.335633                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746777                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       232970                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12640                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1775084                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.417903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.344000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1503956     84.73%     84.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126623      7.13%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49840      2.81%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21176      1.19%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22661      1.28%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8194      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7196      0.41%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6312      0.36%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29126      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1775084                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741813                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267147                       # Number of memory references committed
system.switch_cpus.commit.loads                138353                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98728                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712590                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433498     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142541     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129140     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741813                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29126                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2703528                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1990477                       # The number of ROB writes
system.switch_cpus.timesIdled                    6961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  680938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727138                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.433365                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.433365                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.291259                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.291259                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1165807                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578003                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2704                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25398                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19437                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19436                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9084                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       653696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1873992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2527688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              16                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39528    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30755500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16721246                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29833757                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.349658                       # Number of seconds simulated
sim_ticks                                2349657642500                       # Number of ticks simulated
final_tick                               4606588781000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 391211                       # Simulator instruction rate (inst/s)
host_op_rate                                   391211                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180334614                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762896                       # Number of bytes of host memory used
host_seconds                                 13029.43                       # Real time elapsed on the host
sim_insts                                  5097256290                       # Number of instructions simulated
sim_ops                                    5097256290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     66737280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1033310464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1100048192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     66737280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      66737280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    663861568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       663861568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1042770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     16145476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17188253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      10372837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10372837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     28402980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    439770648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468173819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     28402980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28402980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       282535445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282535445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       282535445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     28402980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    439770648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            750709264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    17188251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10747941                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17188251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10747941                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1095037760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5010304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               670440320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1100048064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            687868224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  78286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                272314                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          462                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1071512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1038917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1059461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1096316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1013124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1221857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1030856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1027871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1063446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1018799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1015141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1085944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1054824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1192746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1076757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            650064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            673064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            644465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            650214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            644296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            697089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            651471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            645639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            644804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            646932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           644039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           668659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           654722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           668920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           646986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           644266                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1495                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2349657531000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17188251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10747941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10640833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3563749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1821729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1075690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 139665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 150262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 366041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 476729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 562828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 614824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 616773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 619975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 622999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 624264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 639410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 747948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 651633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 661548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 705696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 639694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 626404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 619955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5107                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7842871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.106603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.462238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.959770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4111706     52.43%     52.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1888234     24.08%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       527185      6.72%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       229904      2.93%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       146223      1.86%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        89428      1.14%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        81304      1.04%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        81677      1.04%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       687210      8.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7842871                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       625865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.338108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.820573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        625687     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          119      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           28      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        625865                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       625865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.737843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.595275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.042285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        625074     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           207      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            69      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            60      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            55      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           82      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           58      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           32      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           28      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           41      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           19      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           14      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        625865                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 311674632124                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            632486475874                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                85549825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18215.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36965.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       466.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    292.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 12443446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7299291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84108.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              29455181280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              16071775500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             66938609400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            34136763120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         153630890400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1341814838400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234258553500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1876306611600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            797.699037                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 380786330486                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   78460460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1890417658264                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              29957316480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              16345758000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             66869095800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            33867396000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         153630890400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1329807463785                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         244791338250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1875269258715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            797.258014                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 398429792234                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   78460460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1872774196516                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1188                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5870238                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   103174     42.56%     42.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     394      0.16%     42.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2406      0.99%     43.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  136465     56.29%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               242439                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    103160     49.33%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      394      0.19%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2406      1.15%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   103160     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                209120                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2301159733000     97.94%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               450022500      0.02%     97.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2220374500      0.09%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             45829280000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2349659410000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.755945                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.862567                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.03%      0.03% # number of syscalls executed
system.cpu.kern.syscall::3                       2476     76.11%     76.15% # number of syscalls executed
system.cpu.kern.syscall::4                         14      0.43%     76.58% # number of syscalls executed
system.cpu.kern.syscall::6                         59      1.81%     78.39% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.03%     78.42% # number of syscalls executed
system.cpu.kern.syscall::17                       394     12.11%     90.53% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.03%     90.56% # number of syscalls executed
system.cpu.kern.syscall::20                         2      0.06%     90.62% # number of syscalls executed
system.cpu.kern.syscall::23                         1      0.03%     90.65% # number of syscalls executed
system.cpu.kern.syscall::24                         3      0.09%     90.75% # number of syscalls executed
system.cpu.kern.syscall::33                         2      0.06%     90.81% # number of syscalls executed
system.cpu.kern.syscall::45                       117      3.60%     94.41% # number of syscalls executed
system.cpu.kern.syscall::47                         3      0.09%     94.50% # number of syscalls executed
system.cpu.kern.syscall::48                         5      0.15%     94.65% # number of syscalls executed
system.cpu.kern.syscall::54                         2      0.06%     94.71% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.03%     94.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.09%     94.84% # number of syscalls executed
system.cpu.kern.syscall::60                         3      0.09%     94.93% # number of syscalls executed
system.cpu.kern.syscall::71                       114      3.50%     98.43% # number of syscalls executed
system.cpu.kern.syscall::73                         8      0.25%     98.68% # number of syscalls executed
system.cpu.kern.syscall::74                        36      1.11%     99.78% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.03%     99.82% # number of syscalls executed
system.cpu.kern.syscall::132                        1      0.03%     99.85% # number of syscalls executed
system.cpu.kern.syscall::136                        2      0.06%     99.91% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.03%     99.94% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.03%     99.97% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.03%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   3253                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   741      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                201226      4.30%      4.31% # number of callpals executed
system.cpu.kern.callpal::rdps                    6808      0.15%      4.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.00%      4.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%      4.46% # number of callpals executed
system.cpu.kern.callpal::rti                    38413      0.82%      5.28% # number of callpals executed
system.cpu.kern.callpal::callsys                 3415      0.07%      5.35% # number of callpals executed
system.cpu.kern.callpal::imb                       63      0.00%      5.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             4432674     94.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4683371                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             39045                       # number of protection mode switches
system.cpu.kern.mode_switch::user               37856                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 110                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               37895                      
system.cpu.kern.mode_good::user                 37856                      
system.cpu.kern.mode_good::idle                    38                      
system.cpu.kern.mode_switch_good::kernel     0.970547                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.345455                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.984132                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       228010486000      9.70%      9.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         2092313118500     89.05%     98.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          29334828000      1.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      741                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          18641713                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1720747516                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18642225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.303763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7266934557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7266934557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1162589867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1162589867                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    524301534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      524301534                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     17166733                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     17166733                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     16676124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16676124                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1686891401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1686891401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1686891401                       # number of overall hits
system.cpu.dcache.overall_hits::total      1686891401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     43296118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43296118                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     47957276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     47957276                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        85546                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        85546                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           13                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     91253394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       91253394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     91253394                       # number of overall misses
system.cpu.dcache.overall_misses::total      91253394                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 3154106250224                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3154106250224                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3583881081918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3583881081918                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   4568298994                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   4568298994                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       338007                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       338007                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6737987332142                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6737987332142                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6737987332142                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6737987332142                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1205885985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1205885985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    572258810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    572258810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     17252279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     17252279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     16676137                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16676137                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1778144795                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1778144795                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1778144795                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1778144795                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035904                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.083803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083803                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004959                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004959                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.051319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.051319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051319                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72849.631697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72849.631697                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74730.705762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74730.705762                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 53401.666869                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 53401.666869                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 26000.538462                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26000.538462                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 73838.210688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73838.210688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 73838.210688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73838.210688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    194792111                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6350526                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3028245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           49482                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.325083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.340124                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     11478372                       # number of writebacks
system.cpu.dcache.writebacks::total          11478372                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     31405905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     31405905                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     41261804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     41261804                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        28829                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        28829                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     72667709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     72667709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     72667709                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     72667709                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11890213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11890213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      6695472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6695472                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18585685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18585685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18585685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18585685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         5045                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5045                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         9369                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9369                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        14414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 877305026095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 877305026095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 574838156659                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 574838156659                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2794816006                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2794816006                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       318493                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       318493                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1452143182754                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1452143182754                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1452143182754                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1452143182754                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    898880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    898880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1704623000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1704623000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2603503000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2603503000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.003288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010452                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73783.793957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73783.793957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85854.762242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85854.762242                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 49276.513321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49276.513321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 24499.461538                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24499.461538                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78132.346629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78132.346629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78132.346629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78132.346629                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 178172.447968                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178172.447968                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181942.896787                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181942.896787                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180623.213542                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180623.213542                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3069616                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.471666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           978104640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3070112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            318.589237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   504.471666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.985296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1965825065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1965825065                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    978079165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       978079165                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    978079165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        978079165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    978079165                       # number of overall hits
system.cpu.icache.overall_hits::total       978079165                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3298119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3298119                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3298119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3298119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3298119                       # number of overall misses
system.cpu.icache.overall_misses::total       3298119                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 128873285015                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 128873285015                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 128873285015                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 128873285015                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 128873285015                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 128873285015                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    981377284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    981377284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    981377284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    981377284                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    981377284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    981377284                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003361                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 39074.783237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39074.783237                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 39074.783237                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39074.783237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 39074.783237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39074.783237                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        39182                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               939                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.727370                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       227623                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       227623                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       227623                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       227623                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       227623                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       227623                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3070496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3070496                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3070496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3070496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3070496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3070496                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 114705779831                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 114705779831                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 114705779831                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 114705779831                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 114705779831                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 114705779831                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003129                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003129                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 37357.410604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37357.410604                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 37357.410604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37357.410604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 37357.410604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37357.410604                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24006656                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2961                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5920                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5920                       # Transaction distribution
system.iobus.trans_dist::WriteReq              384473                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9369                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        17952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        28828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  780786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        28384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10098                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        42402                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24056058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6702000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               405000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1950000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14586000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          2185923800                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            19459000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           377047325                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               375979                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               375995                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3383811                       # Number of tag accesses
system.iocache.tags.data_accesses             3383811                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          875                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              875                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       375104                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       375104                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          875                       # number of demand (read+write) misses
system.iocache.demand_misses::total               875                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          875                       # number of overall misses
system.iocache.overall_misses::total              875                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide    106667867                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    106667867                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  82873078608                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  82873078608                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    106667867                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    106667867                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    106667867                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    106667867                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          875                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            875                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          875                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             875                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          875                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            875                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121906.133714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121906.133714                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220933.604035                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220933.604035                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121906.133714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121906.133714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121906.133714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121906.133714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        811644                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               126882                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.396841                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375104                       # number of writebacks
system.iocache.writebacks::total               375104                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          875                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          875                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          875                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     60769383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     60769383                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  63364539742                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  63364539742                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     60769383                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     60769383                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     60769383                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     60769383                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69450.723429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69450.723429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168925.257374                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168925.257374                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69450.723429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69450.723429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69450.723429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69450.723429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  18405700                       # number of replacements
system.l2.tags.tagsinuse                  3054.840468                       # Cycle average of tags in use
system.l2.tags.total_refs                     8088408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18407604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.439406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1031.516950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.010877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   144.479260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1878.833381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.062959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.008818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.114675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.186453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.116211                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556152628                       # Number of tag accesses
system.l2.tags.data_accesses                556152628                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      2027012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2044610                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4071622                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11478372                       # number of Writeback hits
system.l2.Writeback_hits::total              11478372                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  276                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       451482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                451482                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       2027012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2496092                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4523104                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2027012                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2496092                       # number of overall hits
system.l2.overall_hits::total                 4523104                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1042786                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      9900424                       # number of ReadReq misses
system.l2.ReadReq_misses::total              10943210                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          401                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                401                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      6245210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6245210                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1042786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     16145634                       # number of demand (read+write) misses
system.l2.demand_misses::total               17188420                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1042786                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     16145634                       # number of overall misses
system.l2.overall_misses::total              17188420                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  90329139866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 846144861720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    936474001586                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       873725                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       873725                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        34000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        34000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 563144009574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  563144009574                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  90329139866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1409288871294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1499618011160                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  90329139866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1409288871294                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1499618011160                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3069798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     11945034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15014832                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11478372                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11478372                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          677                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              677                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      6696692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6696692                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3069798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18641726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21711524                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3069798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18641726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21711524                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.339692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.828832                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.728827                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.592319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.592319                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.932581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.932581                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.339692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.866102                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791673                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.339692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.866102                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791673                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86622.892776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85465.517610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85575.804685                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2178.865337                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2178.865337                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data         4250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         4250                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90172.149467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90172.149467                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86622.892776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87286.065774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87245.832436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86622.892776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87286.065774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87245.832436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9997733                       # number of writebacks
system.l2.writebacks::total                   9997733                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1042786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      9900424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         10943210                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          400                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           400                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      6245210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6245210                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1042786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     16145634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17188420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1042786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     16145634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17188420                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         5045                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5045                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         9369                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         9369                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        14414                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        14414                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  77197667634                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 722343408280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 799541075914                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      7361323                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7361323                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       146007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       146007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 485784532426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 485784532426                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  77197667634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1208127940706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1285325608340                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  77197667634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1208127940706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1285325608340                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    828250000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    828250000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1582826000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1582826000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2411076000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2411076000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.339692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.828832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.728827                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.590842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.590842                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.932581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.932581                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.339692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.866102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791673                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.339692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.866102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791673                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74030.211025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72960.855846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73062.755436                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18403.307500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18403.307500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18250.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18250.875000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77785.139719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77785.139719                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74030.211025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74826.912384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74778.578156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74030.211025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74826.912384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74778.578156                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 164172.447968                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 164172.447968                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168942.896787                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168942.896787                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 167273.206605                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 167273.206605                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            10949129                       # Transaction distribution
system.membus.trans_dist::ReadResp           10949118                       # Transaction distribution
system.membus.trans_dist::WriteReq               9369                       # Transaction distribution
system.membus.trans_dist::WriteResp              9369                       # Transaction distribution
system.membus.trans_dist::Writeback          10372837                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       375104                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              454                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             462                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6245157                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6245157                       # Transaction distribution
system.membus.trans_dist::BadAddressError           13                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1126194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1126194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        28828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44375256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     44404110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45530304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     48013760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     48013760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        42402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1739902656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1739945058                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1787958818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              977                       # Total snoops (count)
system.membus.snoop_fanout::samples          27953553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27953553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27953553                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27051999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         76085934051                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               14500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          381243675                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        91290439829                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1616811885                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1399215908                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     42341041                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    591671532                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       458309428                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.460111                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        70773394                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        43947                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1288813185                       # DTB read hits
system.switch_cpus.dtb.read_misses            7004793                       # DTB read misses
system.switch_cpus.dtb.read_acv                 12717                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1277584761                       # DTB read accesses
system.switch_cpus.dtb.write_hits           616858777                       # DTB write hits
system.switch_cpus.dtb.write_misses           1797688                       # DTB write misses
system.switch_cpus.dtb.write_acv                 6658                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       576645896                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1905671962                       # DTB hits
system.switch_cpus.dtb.data_misses            8802481                       # DTB misses
system.switch_cpus.dtb.data_acv                 19375                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1854230657                       # DTB accesses
system.switch_cpus.itb.fetch_hits           961834118                       # ITB hits
system.switch_cpus.itb.fetch_misses            238026                       # ITB misses
system.switch_cpus.itb.fetch_acv                 9230                       # ITB acv
system.switch_cpus.itb.fetch_accesses       962072144                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               4640487140                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1086437405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7844737773                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1616811885                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    529082822                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3375416156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        99198588                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              37896                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       237109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5306254                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles       160458                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1893                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         981377291                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21340016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             155                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4517196465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.736639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.949023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3111330438     68.88%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134900376      2.99%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        101250171      2.24%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        111319831      2.46%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        186889843      4.14%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        104103578      2.30%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         84374551      1.87%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         65168422      1.44%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        617859255     13.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4517196465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.348414                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.690499                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        766577630                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2485649776                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1107510536                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     108149924                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49308599                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    127033789                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        298470                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7300531400                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1027422                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49308599                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        827654705                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       713061694                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1184527192                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1149877069                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     592767206                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     7069739664                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2643656                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       55225998                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      283242403                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      195561737                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4970856245                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9111116272                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8687222855                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    423853632                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3617205564                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1353650683                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     53284634                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     18381485                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         495243916                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1429291111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    649821796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     83330232                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86796086                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6430703623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    109764163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5885457748                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     13280889                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1541921376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    913947697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     71477400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   4517196465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.302901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.034187                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2660898331     58.91%     58.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    519964958     11.51%     70.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    361384821      8.00%     78.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    265531723      5.88%     84.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    223288374      4.94%     89.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    171567746      3.80%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    165597675      3.67%     96.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     90152993      2.00%     98.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     58809844      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4517196465                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        57871736     29.38%     29.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         414095      0.21%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10298217      5.23%     34.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1775053      0.90%     35.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10589066      5.38%     41.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1085220      0.55%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        79170      0.04%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       74237390     37.69%     79.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      40596776     20.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2367      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3634113121     61.75%     61.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65893168      1.12%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    123126565      2.09%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     47501576      0.81%     65.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          278      0.00%     65.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     24094006      0.41%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1518528      0.03%     66.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1185515      0.02%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1347738184     22.90%     89.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    622694112     10.58%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     17590328      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5885457748                       # Type of FU issued
system.switch_cpus.iq.rate                   1.268284                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           196946723                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033463                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  15926795433                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   7806440303                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5474292943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    571544141                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    276185317                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    269690240                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     5781917087                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       300485017                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     66420233                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    320009792                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       246194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       250797                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     60839064                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        90112                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5317132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49308599                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       438790678                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     207318924                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6746174437                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      4270157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1429291111                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    649821796                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     91983194                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3876911                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     201934719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       250797                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     17853780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     38647790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     56501570                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5816236048                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1300626242                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69221701                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             205706651                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1919341987                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        966294640                       # Number of branches executed
system.switch_cpus.iew.exec_stores          618715745                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.253368                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5776197344                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5743983183                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3229663221                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4418357886                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.237797                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.730965                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1540084192                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     38286763                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     47920584                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4294181025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.207974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.349922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2858395220     66.56%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    542105633     12.62%     79.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    179289924      4.18%     83.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    137025888      3.19%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     97461217      2.27%     88.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     72319161      1.68%     90.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41577711      0.97%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     53463152      1.25%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    312543119      7.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4294181025                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5187257100                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5187257100                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1698264051                       # Number of memory references committed
system.switch_cpus.commit.loads            1109281319                       # Number of loads committed
system.switch_cpus.commit.membars            16803811                       # Number of memory barriers committed
system.switch_cpus.commit.branches          844392454                       # Number of branches committed
system.switch_cpus.commit.fp_insts          267481705                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4731756986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     66021219                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    188713051      3.64%      3.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3015497110     58.13%     61.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     54877351      1.06%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    121687107      2.35%     65.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     47040454      0.91%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          267      0.00%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24039648      0.46%     66.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1516440      0.03%     66.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1183203      0.02%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1126085130     21.71%     88.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    589027033     11.36%     99.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     17590306      0.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5187257100                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     312543119                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          10693545683                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13679625294                       # The number of ROB writes
system.switch_cpus.timesIdled                 1821832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               123290675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             58828147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4998546415                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4998546415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.928367                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.928367                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.077160                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.077160                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7415353468                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4025030914                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         420527622                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        218172196                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       368094610                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       43458813                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15021450                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15020941                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9369                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9369                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11478372                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       375993                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6696692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6696692                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6140295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     48792410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54932705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    196467136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1927752034                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2124219170                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377944                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33582566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.011222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33205698     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376868      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33582566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28085905999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           567000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4803207396                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30480346368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
