{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733340758000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733340758001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:32:37 2024 " "Processing started: Wed Dec 04 20:32:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733340758001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340758001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340758001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733340758423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733340758423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Edge_Detection-STRUCT " "Found design unit 1: FPGA_Edge_Detection-STRUCT" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765932 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Edge_Detection " "Found entity 1: FPGA_Edge_Detection" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340765932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file matrixpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixPkg " "Found design unit 1: MatrixPkg" {  } { { "MatrixPkg.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/MatrixPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340765933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_function-Behavioral " "Found design unit 1: sqrt_function-Behavioral" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765934 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_function " "Found entity 1: sqrt_function" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340765934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentController-Behavioral " "Found design unit 1: SevenSegmentController-Behavioral" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765936 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentController " "Found entity 1: SevenSegmentController" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340765936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentOutput-Behavioral " "Found design unit 1: SevenSegmentOutput-Behavioral" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765937 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentOutput " "Found entity 1: SevenSegmentOutput" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733340765937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340765937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Edge_Detection " "Elaborating entity \"FPGA_Edge_Detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733340765970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T FPGA_Edge_Detection.vhd(126) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(126): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733340765976 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733340765977 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i0 FPGA_Edge_Detection.vhd(137) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(137): signal \"i0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733340766132 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(138) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(138): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733340766133 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(143) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(143): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733340766133 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edge_matrix FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"edge_matrix\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766160 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i0 FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"i0\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766166 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i1 FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"i1\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766167 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2 FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"i2\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766167 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i3 FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"i3\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766170 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733340766172 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766230 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766231 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766232 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766233 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766234 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766235 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766236 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766236 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766237 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766237 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766238 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766239 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766239 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766239 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766240 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766241 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766241 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766242 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766242 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766243 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766244 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766244 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766245 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766245 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766246 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766246 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766246 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766247 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766247 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766248 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766248 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766249 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766249 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766250 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i3\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766250 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766251 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766251 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766252 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766252 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766252 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766253 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766253 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766254 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766254 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766254 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766255 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766255 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766256 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766256 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766257 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766257 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766258 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766258 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766259 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766259 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766260 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766260 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766260 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766261 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766261 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766262 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766262 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766263 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766263 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766264 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766265 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i2\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766265 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766266 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i1\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766267 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766268 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"i0\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766269 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766270 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766271 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766272 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766273 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766274 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766275 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766276 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766277 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766278 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766279 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766280 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766281 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766282 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766283 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766284 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766285 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766286 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766287 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766288 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766289 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766290 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766386 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766426 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766427 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766428 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766429 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766430 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766431 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766432 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766432 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766432 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766432 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766432 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766433 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766434 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766435 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766436 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340766436 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "edge_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"edge_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733340767250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentOutput SevenSegmentOutput:SevenSegmentDisplay " "Elaborating entity \"SevenSegmentOutput\" for hierarchy \"SevenSegmentOutput:SevenSegmentDisplay\"" {  } { { "FPGA_Edge_Detection.vhd" "SevenSegmentDisplay" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733340767283 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i0\[3\] i1\[3\] " "Duplicate LATCH primitive \"i0\[3\]\" merged with LATCH primitive \"i1\[3\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733340767943 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i3\[0\] " "Latch i3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i3\[1\] " "Latch i3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i3\[2\] " "Latch i3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2\[1\] " "Latch i2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2\[0\] " "Latch i2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2\[2\] " "Latch i2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edge_matrix\[7\]\[7\]\[0\] " "Ports D and ENA on the latch are fed by the same signal edge_matrix\[7\]\[7\]\[0\]" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733340767943 ""}  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733340767943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733340768126 "|FPGA_Edge_Detection|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733340768126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733340768193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733340768798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733340768798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733340768829 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733340768829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733340768829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733340768829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733340768906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:32:48 2024 " "Processing ended: Wed Dec 04 20:32:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733340768906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733340768906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733340768906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733340768906 ""}
