Timing Report Max Delay Analysis

SmartTime Version v11.9 SP1
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP1 (Version 11.9.1.0)
Date: Fri Nov 23 23:03:57 2018


Design: creative
Family: SmartFusion2
Die: M2S025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_0/GL0
Period (ns):                9.088
Frequency (MHz):            110.035
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        -0.542
Max Clock-To-Out (ns):      9.192

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_0:D
  Delay (ns):            8.813                                                                           
  Slack (ns):            -2.838                                                                          
  Arrival (ns):          12.376                                                                          
  Required (ns):         9.538                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   9.088                                                                           

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D
  Delay (ns):            8.797                                                                           
  Slack (ns):            -2.811                                                                          
  Arrival (ns):          12.360                                                                          
  Required (ns):         9.549                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   9.061                                                                           

Path 3
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_0:D
  Delay (ns):            8.526                                                                           
  Slack (ns):            -2.544                                                                          
  Arrival (ns):          12.089                                                                          
  Required (ns):         9.545                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   8.794                                                                           

Path 4
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_4:D
  Delay (ns):            8.437                                                                           
  Slack (ns):            -2.470                                                                          
  Arrival (ns):          12.000                                                                          
  Required (ns):         9.530                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   8.720                                                                           

Path 5
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.jal_active:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14]
  Delay (ns):            8.471                                                                           
  Slack (ns):            -2.216                                                                          
  Arrival (ns):          12.036                                                                          
  Required (ns):         9.820                                                                           
  Setup (ns):            0.109                                                                           
  Minimum Period (ns):   8.466                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_0:D
  data required time                             9.538     
  data arrival time                          -   12.376    
  slack                                          -2.838    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.386                        FCCC_0/GL0_INST:YWn (f)
               +     0.383          net: FCCC_0/GL0_INST/U0_YWn
  2.769                        FCCC_0/GL0_INST/U0_RGB1_RGB48:An (f)
               +     0.316          cell: ADLIB:RGB
  3.085                        FCCC_0/GL0_INST/U0_RGB1_RGB48:YR (r)
               +     0.478          net: FCCC_0/GL0_INST/U0_RGB1_RGB48_rgbr_net_1
  3.563                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.650                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     1.462          net: LED_RED_c
  5.112                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_addr_0_o2[4]:A (r)
               +     0.143          cell: ADLIB:CFG2
  5.255                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_addr_0_o2[4]:Y (f)
               +     0.227          net: Reindeer_0/N_624_i
  5.482                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_2:C (f)
               +     0.164          cell: ADLIB:CFG4
  5.646                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_2:Y (f)
               +     0.614          net: Reindeer_0/N_23_i_1
  6.260                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_x2_RNI3LV51:B (f)
               +     0.099          cell: ADLIB:CFG4
  6.359                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_x2_RNI3LV51:Y (r)
               +     1.578          net: Reindeer_0/N_23_i
  7.937                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.read_rs1_data_out[0]:B (r)
               +     0.326          cell: ADLIB:CFG4
  8.263                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.read_rs1_data_out[0]:Y (f)
               +     1.042          net: Reindeer_0/reg_file_read_rs1_data_out[0]
  9.305                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un19_ALU_out_axb_0_i:A (f)
               +     0.164          cell: ADLIB:CFG2
  9.469                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un19_ALU_out_axb_0_i:Y (f)
               +     0.585          net: Reindeer_0/un19_ALU_out_axb_0_i_Z
  10.054                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un19_ALU_out_cry_0:C (f)
               +     0.200          cell: ADLIB:ARI1_CC
  10.254                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un19_ALU_out_cry_0:P (f)
               +     0.000          net: NET_CC_CONFIG1841
  10.254                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_0:P[0] (f)
               +     0.573          cell: ADLIB:CC_CONFIG
  10.827                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_0:CO (r)
               +     0.000          net: CI_TO_CO1839
  10.827                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_1:CI (r)
               +     0.186          cell: ADLIB:CC_CONFIG
  11.013                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO1840
  11.013                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_2:CI (r)
               +     0.353          cell: ADLIB:CC_CONFIG
  11.366                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_0_CC_2:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG1939
  11.366                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_31_FCINST1:CC (r)
               +     0.066          cell: ADLIB:FCEND_BUFF_CC
  11.432                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un19_ALU_out_cry_31_FCINST1:CO (r)
               +     0.944          net: Reindeer_0/un19_ALU_out_i
  12.376                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_0:D (r)
                                    
  12.376                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  8.210                        
               +     0.249          net: FCCC_0/GL0_net
  8.459                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.636                        FCCC_0/GL0_INST:YWn (f)
               +     0.361          net: FCCC_0/GL0_INST/U0_YWn
  8.997                        FCCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  9.313                        FCCC_0/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.479          net: FCCC_0/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  9.792                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_0:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.538                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_0:D
                                    
  9.538                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RXD
  To:                    Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):            2.671                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          2.671                                                                           
  Required (ns):                                                                                         
  Setup (ns):            0.254                                                                           
  External Setup (ns):   -0.542                                                                          


Expanded Path 1
  From: RXD
  To: Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                             N/C       
  data arrival time                          -   2.671     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.108          cell: ADLIB:IOPAD_IN
  1.108                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +    -0.014          net: RXD_ibuf/U0/YIN1
  1.094                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.066          cell: ADLIB:IOINFF_BYPASS
  1.160                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     1.511          net: RXD_c
  2.671                        Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  2.671                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.901          Clock generation
  N/C                          
               +     0.242          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.172          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YWn (f)
               +     0.364          net: FCCC_0/GL0_INST/U0_YWn
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB36:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB36:YR (r)
               +     0.481          net: FCCC_0/GL0_INST/U0_RGB1_RGB36_rgbr_net_1
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_GREEN
  Delay (ns):            5.629                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          9.192                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     9.192                                                                           

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_RED
  Delay (ns):            5.570                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          9.133                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     9.133                                                                           

Path 3
  From:                  Reindeer_0/TXD_Z:CLK
  To:                    TXD
  Delay (ns):            4.566                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          8.154                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     8.154                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                             N/C       
  data arrival time                          -   9.192     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.386                        FCCC_0/GL0_INST:YWn (f)
               +     0.383          net: FCCC_0/GL0_INST/U0_YWn
  2.769                        FCCC_0/GL0_INST/U0_RGB1_RGB48:An (f)
               +     0.316          cell: ADLIB:RGB
  3.085                        FCCC_0/GL0_INST/U0_RGB1_RGB48:YR (r)
               +     0.478          net: FCCC_0/GL0_INST/U0_RGB1_RGB48_rgbr_net_1
  3.563                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.650                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     1.032          net: LED_RED_c
  4.682                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:A (r)
               +     0.100          cell: ADLIB:CFG1
  4.782                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:Y (f)
               +     1.644          net: LED_GREEN_c
  6.426                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  6.756                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.066          net: LED_GREEN_obuf/U0/DOUT
  6.822                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  9.192                        LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  9.192                        LED_GREEN (f)
                                    
  9.192                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[28]:ALn
  Delay (ns):            3.148                                                                           
  Slack (ns):            2.749                                                                           
  Arrival (ns):          6.715                                                                           
  Required (ns):         9.464                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.501                                                                           
  Skew (ns):             0.000                                                                           

Path 2
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[30]:ALn
  Delay (ns):            3.148                                                                           
  Slack (ns):            2.749                                                                           
  Arrival (ns):          6.715                                                                           
  Required (ns):         9.464                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.501                                                                           
  Skew (ns):             0.000                                                                           

Path 3
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.exception_addr_ret_21:ALn
  Delay (ns):            3.148                                                                           
  Slack (ns):            2.749                                                                           
  Arrival (ns):          6.715                                                                           
  Required (ns):         9.464                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.501                                                                           
  Skew (ns):             0.000                                                                           

Path 4
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[24]:ALn
  Delay (ns):            3.148                                                                           
  Slack (ns):            2.749                                                                           
  Arrival (ns):          6.715                                                                           
  Required (ns):         9.464                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.501                                                                           
  Skew (ns):             0.000                                                                           

Path 5
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.exception_addr_ret_3:ALn
  Delay (ns):            3.148                                                                           
  Slack (ns):            2.749                                                                           
  Arrival (ns):          6.715                                                                           
  Required (ns):         9.464                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.501                                                                           
  Skew (ns):             0.000                                                                           


Expanded Path 1
  From: Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[28]:ALn
  data required time                             9.464     
  data arrival time                          -   6.715     
  slack                                          2.749     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.386                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  2.760                        FCCC_0/GL0_INST/U0_RGB1_RGB40:An (f)
               +     0.316          cell: ADLIB:RGB
  3.076                        FCCC_0/GL0_INST/U0_RGB1_RGB40:YR (r)
               +     0.491          net: FCCC_0/GL0_INST/U0_RGB1_RGB40_rgbr_net_1
  3.567                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.108          cell: ADLIB:SLE
  3.675                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.320          net: Reindeer_0/cpu_reset
  3.995                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:A (f)
               +     0.147          cell: ADLIB:CFG2
  4.142                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:Y (r)
               +     0.968          net: Reindeer_0/N_15962
  5.110                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:An (f)
               +     0.374          cell: ADLIB:GBM
  5.484                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:YEn (f)
               +     0.377          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_YWn_GEast
  5.861                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23:An (f)
               +     0.317          cell: ADLIB:RGB
  6.178                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23:YL (r)
               +     0.537          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23_rgbl_net_1
  6.715                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[28]:ALn (r)
                                    
  6.715                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  8.210                        
               +     0.249          net: FCCC_0/GL0_net
  8.459                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  8.637                        FCCC_0/GL0_INST:YEn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn_GEast
  9.011                        FCCC_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.317          cell: ADLIB:RGB
  9.328                        FCCC_0/GL0_INST/U0_RGB1_RGB29:YL (r)
               +     0.489          net: FCCC_0/GL0_INST/U0_RGB1_RGB29_rgbl_net_1
  9.817                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[28]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  9.464                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.mem_write_addr_d1[28]:ALn
                                    
  9.464                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

