;redcode
;assert 1
	SPL 0, #402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB -0, <0
	DJN -0, @-20
	SUB @121, 106
	SUB @121, 106
	SUB 12, @510
	SUB #2, -1
	ADD 30, 9
	SUB #2, -1
	SUB -207, <-120
	SUB -0, <0
	SLT 102, 10
	JMN 0, <402
	SUB @121, 106
	SUB @121, 103
	JMP 512, <10
	JMP 512, <10
	SUB @120, 103
	CMP -207, <-120
	SUB 102, 10
	SUB #12, 6
	SUB 102, 10
	SUB @129, 106
	CMP @3, <-1
	CMP @3, <-1
	ADD 90, 9
	SUB @121, 106
	CMP @3, <-1
	JMN 12, #10
	CMP @3, <-1
	MOV -1, <-20
	MOV -1, <-20
	CMP #12, 6
	SUB 7, <-1
	MOV 32, @10
	MOV 32, @10
	SUB #129, @103
	CMP -207, <-120
	SUB #129, @103
	CMP -207, <-120
	SPL 0, #402
	SUB #129, @103
	CMP -207, <-120
	SPL 0, #402
	SUB #129, @103
	DJN -1, @-20
	SUB #129, @103
	DJN -1, @-20
	SUB -207, <-120
	DJN -0, @-20
	SUB 12, @510
	SUB #2, -1
	SUB 12, @510
	SUB #2, -1
