#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000bfe600 .scope module, "test4BitFullAdder" "test4BitFullAdder" 2 4;
 .timescale -9 -12;
v0000000000c57060_0 .var "a", 3 0;
v0000000000c57600_0 .var "b", 3 0;
v0000000000c576a0_0 .net "carryout", 0 0, L_0000000000ce8e00;  1 drivers
v0000000000c57b00_0 .net "carryout2", 0 0, L_0000000000ce8150;  1 drivers
v0000000000c57ba0_0 .var/i "i", 31 0;
v0000000000c57c40_0 .var/i "j", 31 0;
v0000000000c57ce0_0 .net "overflow", 0 0, L_0000000000ce81c0;  1 drivers
v0000000000c56700_0 .net "sum", 3 0, L_0000000000c57f60;  1 drivers
S_0000000000c00df0 .scope module, "adder" "FullAdder4bit" 2 14, 3 39 0, S_0000000000bfe600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "carryout2"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 4 "a"
    .port_info 5 /INPUT 4 "b"
L_0000000000ce81c0/d .functor XOR 1, L_0000000000ce8150, L_0000000000ce8e00, C4<0>, C4<0>;
L_0000000000ce81c0 .delay 1 (50000,50000,50000) L_0000000000ce81c0/d;
v0000000000c56160_0 .net "a", 3 0, v0000000000c57060_0;  1 drivers
v0000000000c56a20_0 .net "b", 3 0, v0000000000c57600_0;  1 drivers
v0000000000c56480_0 .net "carryout", 0 0, L_0000000000ce8e00;  alias, 1 drivers
v0000000000c57a60_0 .net "carryout0", 0 0, L_0000000000bfb200;  1 drivers
v0000000000c56ac0_0 .net "carryout1", 0 0, L_0000000000ce8a80;  1 drivers
v0000000000c577e0_0 .net "carryout2", 0 0, L_0000000000ce8150;  alias, 1 drivers
v0000000000c57560_0 .net "overflow", 0 0, L_0000000000ce81c0;  alias, 1 drivers
v0000000000c56fc0_0 .net "sum", 3 0, L_0000000000c57f60;  alias, 1 drivers
L_0000000000c56b60 .part v0000000000c57060_0, 0, 1;
L_0000000000c56ca0 .part v0000000000c57600_0, 0, 1;
L_0000000000c57e20 .part v0000000000c57060_0, 1, 1;
L_0000000000c57100 .part v0000000000c57600_0, 1, 1;
L_0000000000c57ec0 .part v0000000000c57060_0, 2, 1;
L_0000000000c56340 .part v0000000000c57600_0, 2, 1;
L_0000000000c57f60 .concat8 [ 1 1 1 1], L_0000000000bfb3c0, L_0000000000bfb270, L_0000000000ce8af0, L_0000000000ce8310;
L_0000000000c562a0 .part v0000000000c57060_0, 3, 1;
L_0000000000c560c0 .part v0000000000c57600_0, 3, 1;
S_000000000127e800 .scope module, "a0" "structFullAdder" 3 51, 3 20 0, S_0000000000c00df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0000000000bfb0b0/d .functor XOR 1, L_0000000000c56b60, L_0000000000c56ca0, C4<0>, C4<0>;
L_0000000000bfb0b0 .delay 1 (50000,50000,50000) L_0000000000bfb0b0/d;
L_0000000000ca0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000bfb3c0/d .functor XOR 1, L_0000000000bfb0b0, L_0000000000ca0088, C4<0>, C4<0>;
L_0000000000bfb3c0 .delay 1 (50000,50000,50000) L_0000000000bfb3c0/d;
L_0000000000bfb430/d .functor AND 1, L_0000000000c56b60, L_0000000000c56ca0, C4<1>, C4<1>;
L_0000000000bfb430 .delay 1 (50000,50000,50000) L_0000000000bfb430/d;
L_0000000000bfb190/d .functor AND 1, L_0000000000bfb0b0, L_0000000000ca0088, C4<1>, C4<1>;
L_0000000000bfb190 .delay 1 (50000,50000,50000) L_0000000000bfb190/d;
L_0000000000bfb200/d .functor OR 1, L_0000000000bfb190, L_0000000000bfb430, C4<0>, C4<0>;
L_0000000000bfb200 .delay 1 (50000,50000,50000) L_0000000000bfb200/d;
v0000000000bf8370_0 .net "AandB", 0 0, L_0000000000bfb430;  1 drivers
v0000000000bf8730_0 .net "AxorB", 0 0, L_0000000000bfb0b0;  1 drivers
v0000000000bf8870_0 .net "AxorBandCarryIn", 0 0, L_0000000000bfb190;  1 drivers
v0000000000bf89b0_0 .net "a", 0 0, L_0000000000c56b60;  1 drivers
v0000000000bf87d0_0 .net "b", 0 0, L_0000000000c56ca0;  1 drivers
v0000000000bf8910_0 .net "carryin", 0 0, L_0000000000ca0088;  1 drivers
v0000000000bf7f10_0 .net "carryout", 0 0, L_0000000000bfb200;  alias, 1 drivers
v0000000000bf7bf0_0 .net "sum", 0 0, L_0000000000bfb3c0;  1 drivers
S_000000000127e980 .scope module, "a1" "structFullAdder" 3 52, 3 20 0, S_0000000000c00df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0000000000bfb4a0/d .functor XOR 1, L_0000000000c57e20, L_0000000000c57100, C4<0>, C4<0>;
L_0000000000bfb4a0 .delay 1 (50000,50000,50000) L_0000000000bfb4a0/d;
L_0000000000bfb270/d .functor XOR 1, L_0000000000bfb4a0, L_0000000000bfb200, C4<0>, C4<0>;
L_0000000000bfb270 .delay 1 (50000,50000,50000) L_0000000000bfb270/d;
L_0000000000bfae10/d .functor AND 1, L_0000000000c57e20, L_0000000000c57100, C4<1>, C4<1>;
L_0000000000bfae10 .delay 1 (50000,50000,50000) L_0000000000bfae10/d;
L_0000000000ce82a0/d .functor AND 1, L_0000000000bfb4a0, L_0000000000bfb200, C4<1>, C4<1>;
L_0000000000ce82a0 .delay 1 (50000,50000,50000) L_0000000000ce82a0/d;
L_0000000000ce8a80/d .functor OR 1, L_0000000000ce82a0, L_0000000000bfae10, C4<0>, C4<0>;
L_0000000000ce8a80 .delay 1 (50000,50000,50000) L_0000000000ce8a80/d;
v0000000000bf7c90_0 .net "AandB", 0 0, L_0000000000bfae10;  1 drivers
v0000000000bf7fb0_0 .net "AxorB", 0 0, L_0000000000bfb4a0;  1 drivers
v0000000000c57240_0 .net "AxorBandCarryIn", 0 0, L_0000000000ce82a0;  1 drivers
v0000000000c56c00_0 .net "a", 0 0, L_0000000000c57e20;  1 drivers
v0000000000c572e0_0 .net "b", 0 0, L_0000000000c57100;  1 drivers
v0000000000c56de0_0 .net "carryin", 0 0, L_0000000000bfb200;  alias, 1 drivers
v0000000000c57920_0 .net "carryout", 0 0, L_0000000000ce8a80;  alias, 1 drivers
v0000000000c57380_0 .net "sum", 0 0, L_0000000000bfb270;  1 drivers
S_00000000012766b0 .scope module, "a2" "structFullAdder" 3 53, 3 20 0, S_0000000000c00df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0000000000ce8540/d .functor XOR 1, L_0000000000c57ec0, L_0000000000c56340, C4<0>, C4<0>;
L_0000000000ce8540 .delay 1 (50000,50000,50000) L_0000000000ce8540/d;
L_0000000000ce8af0/d .functor XOR 1, L_0000000000ce8540, L_0000000000ce8a80, C4<0>, C4<0>;
L_0000000000ce8af0 .delay 1 (50000,50000,50000) L_0000000000ce8af0/d;
L_0000000000ce8b60/d .functor AND 1, L_0000000000c57ec0, L_0000000000c56340, C4<1>, C4<1>;
L_0000000000ce8b60 .delay 1 (50000,50000,50000) L_0000000000ce8b60/d;
L_0000000000ce8ee0/d .functor AND 1, L_0000000000ce8540, L_0000000000ce8a80, C4<1>, C4<1>;
L_0000000000ce8ee0 .delay 1 (50000,50000,50000) L_0000000000ce8ee0/d;
L_0000000000ce8150/d .functor OR 1, L_0000000000ce8ee0, L_0000000000ce8b60, C4<0>, C4<0>;
L_0000000000ce8150 .delay 1 (50000,50000,50000) L_0000000000ce8150/d;
v0000000000c57d80_0 .net "AandB", 0 0, L_0000000000ce8b60;  1 drivers
v0000000000c56520_0 .net "AxorB", 0 0, L_0000000000ce8540;  1 drivers
v0000000000c567a0_0 .net "AxorBandCarryIn", 0 0, L_0000000000ce8ee0;  1 drivers
v0000000000c57880_0 .net "a", 0 0, L_0000000000c57ec0;  1 drivers
v0000000000c56e80_0 .net "b", 0 0, L_0000000000c56340;  1 drivers
v0000000000c565c0_0 .net "carryin", 0 0, L_0000000000ce8a80;  alias, 1 drivers
v0000000000c56660_0 .net "carryout", 0 0, L_0000000000ce8150;  alias, 1 drivers
v0000000000c57420_0 .net "sum", 0 0, L_0000000000ce8af0;  1 drivers
S_0000000001276830 .scope module, "a3" "structFullAdder" 3 54, 3 20 0, S_0000000000c00df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0000000000ce8700/d .functor XOR 1, L_0000000000c562a0, L_0000000000c560c0, C4<0>, C4<0>;
L_0000000000ce8700 .delay 1 (50000,50000,50000) L_0000000000ce8700/d;
L_0000000000ce8310/d .functor XOR 1, L_0000000000ce8700, L_0000000000ce8150, C4<0>, C4<0>;
L_0000000000ce8310 .delay 1 (50000,50000,50000) L_0000000000ce8310/d;
L_0000000000ce8cb0/d .functor AND 1, L_0000000000c562a0, L_0000000000c560c0, C4<1>, C4<1>;
L_0000000000ce8cb0 .delay 1 (50000,50000,50000) L_0000000000ce8cb0/d;
L_0000000000ce80e0/d .functor AND 1, L_0000000000ce8700, L_0000000000ce8150, C4<1>, C4<1>;
L_0000000000ce80e0 .delay 1 (50000,50000,50000) L_0000000000ce80e0/d;
L_0000000000ce8e00/d .functor OR 1, L_0000000000ce80e0, L_0000000000ce8cb0, C4<0>, C4<0>;
L_0000000000ce8e00 .delay 1 (50000,50000,50000) L_0000000000ce8e00/d;
v0000000000c57740_0 .net "AandB", 0 0, L_0000000000ce8cb0;  1 drivers
v0000000000c56840_0 .net "AxorB", 0 0, L_0000000000ce8700;  1 drivers
v0000000000c579c0_0 .net "AxorBandCarryIn", 0 0, L_0000000000ce80e0;  1 drivers
v0000000000c574c0_0 .net "a", 0 0, L_0000000000c562a0;  1 drivers
v0000000000c568e0_0 .net "b", 0 0, L_0000000000c560c0;  1 drivers
v0000000000c571a0_0 .net "carryin", 0 0, L_0000000000ce8150;  alias, 1 drivers
v0000000000c56f20_0 .net "carryout", 0 0, L_0000000000ce8e00;  alias, 1 drivers
v0000000000c56980_0 .net "sum", 0 0, L_0000000000ce8310;  1 drivers
    .scope S_0000000000bfe600;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "fulladder.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000000c57060_0, v0000000000c57600_0, v0000000000c56700_0, v0000000000c576a0_0, v0000000000c57b00_0, v0000000000c57ce0_0 {0 0 0};
    %vpi_call 2 20 "$display", " a  |  b  |  S  C2 |  COut  |  OverFlow" {0 0 0};
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0000000000c57ba0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000000c57ba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0000000000c57c40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000000c57c40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000000000c57ba0_0;
    %pad/s 4;
    %store/vec4 v0000000000c57060_0, 0, 4;
    %load/vec4 v0000000000c57c40_0;
    %pad/s 4;
    %store/vec4 v0000000000c57600_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0000000000c57060_0;
    %load/vec4 v0000000000c57600_0;
    %load/vec4 v0000000000c56700_0;
    %vpi_call 2 29 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0000000000c57b00_0, v0000000000c576a0_0, v0000000000c57ce0_0 {3 0 0};
    %load/vec4 v0000000000c57c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57c40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000000000c57ba0_0;
    %addi 7, 0, 32;
    %store/vec4 v0000000000c57ba0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
