#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd357f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd35980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd282d0 .functor NOT 1, L_0xd83520, C4<0>, C4<0>, C4<0>;
L_0xd83300 .functor XOR 2, L_0xd831a0, L_0xd83260, C4<00>, C4<00>;
L_0xd83410 .functor XOR 2, L_0xd83300, L_0xd83370, C4<00>, C4<00>;
v0xd7ee00_0 .net *"_ivl_10", 1 0, L_0xd83370;  1 drivers
v0xd7ef00_0 .net *"_ivl_12", 1 0, L_0xd83410;  1 drivers
v0xd7efe0_0 .net *"_ivl_2", 1 0, L_0xd82170;  1 drivers
v0xd7f0a0_0 .net *"_ivl_4", 1 0, L_0xd831a0;  1 drivers
v0xd7f180_0 .net *"_ivl_6", 1 0, L_0xd83260;  1 drivers
v0xd7f2b0_0 .net *"_ivl_8", 1 0, L_0xd83300;  1 drivers
v0xd7f390_0 .net "a", 0 0, v0xd7bf30_0;  1 drivers
v0xd7f430_0 .net "b", 0 0, v0xd7bfd0_0;  1 drivers
v0xd7f4d0_0 .net "c", 0 0, v0xd7c070_0;  1 drivers
v0xd7f570_0 .var "clk", 0 0;
v0xd7f610_0 .net "d", 0 0, v0xd7c1b0_0;  1 drivers
v0xd7f6b0_0 .net "out_pos_dut", 0 0, L_0xd83020;  1 drivers
v0xd7f750_0 .net "out_pos_ref", 0 0, L_0xd80c80;  1 drivers
v0xd7f7f0_0 .net "out_sop_dut", 0 0, L_0xd81d10;  1 drivers
v0xd7f890_0 .net "out_sop_ref", 0 0, L_0xd566e0;  1 drivers
v0xd7f930_0 .var/2u "stats1", 223 0;
v0xd7f9d0_0 .var/2u "strobe", 0 0;
v0xd7fa70_0 .net "tb_match", 0 0, L_0xd83520;  1 drivers
v0xd7fb40_0 .net "tb_mismatch", 0 0, L_0xd282d0;  1 drivers
v0xd7fbe0_0 .net "wavedrom_enable", 0 0, v0xd7c480_0;  1 drivers
v0xd7fcb0_0 .net "wavedrom_title", 511 0, v0xd7c520_0;  1 drivers
L_0xd82170 .concat [ 1 1 0 0], L_0xd80c80, L_0xd566e0;
L_0xd831a0 .concat [ 1 1 0 0], L_0xd80c80, L_0xd566e0;
L_0xd83260 .concat [ 1 1 0 0], L_0xd83020, L_0xd81d10;
L_0xd83370 .concat [ 1 1 0 0], L_0xd80c80, L_0xd566e0;
L_0xd83520 .cmp/eeq 2, L_0xd82170, L_0xd83410;
S_0xd35b10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd35980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd286b0 .functor AND 1, v0xd7c070_0, v0xd7c1b0_0, C4<1>, C4<1>;
L_0xd28a90 .functor NOT 1, v0xd7bf30_0, C4<0>, C4<0>, C4<0>;
L_0xd28e70 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd290f0 .functor AND 1, L_0xd28a90, L_0xd28e70, C4<1>, C4<1>;
L_0xd40380 .functor AND 1, L_0xd290f0, v0xd7c070_0, C4<1>, C4<1>;
L_0xd566e0 .functor OR 1, L_0xd286b0, L_0xd40380, C4<0>, C4<0>;
L_0xd80100 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd80170 .functor OR 1, L_0xd80100, v0xd7c1b0_0, C4<0>, C4<0>;
L_0xd80280 .functor AND 1, v0xd7c070_0, L_0xd80170, C4<1>, C4<1>;
L_0xd80340 .functor NOT 1, v0xd7bf30_0, C4<0>, C4<0>, C4<0>;
L_0xd80410 .functor OR 1, L_0xd80340, v0xd7bfd0_0, C4<0>, C4<0>;
L_0xd80480 .functor AND 1, L_0xd80280, L_0xd80410, C4<1>, C4<1>;
L_0xd80600 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd80670 .functor OR 1, L_0xd80600, v0xd7c1b0_0, C4<0>, C4<0>;
L_0xd80590 .functor AND 1, v0xd7c070_0, L_0xd80670, C4<1>, C4<1>;
L_0xd80800 .functor NOT 1, v0xd7bf30_0, C4<0>, C4<0>, C4<0>;
L_0xd80900 .functor OR 1, L_0xd80800, v0xd7c1b0_0, C4<0>, C4<0>;
L_0xd809c0 .functor AND 1, L_0xd80590, L_0xd80900, C4<1>, C4<1>;
L_0xd80b70 .functor XNOR 1, L_0xd80480, L_0xd809c0, C4<0>, C4<0>;
v0xd27c00_0 .net *"_ivl_0", 0 0, L_0xd286b0;  1 drivers
v0xd28000_0 .net *"_ivl_12", 0 0, L_0xd80100;  1 drivers
v0xd283e0_0 .net *"_ivl_14", 0 0, L_0xd80170;  1 drivers
v0xd287c0_0 .net *"_ivl_16", 0 0, L_0xd80280;  1 drivers
v0xd28ba0_0 .net *"_ivl_18", 0 0, L_0xd80340;  1 drivers
v0xd28f80_0 .net *"_ivl_2", 0 0, L_0xd28a90;  1 drivers
v0xd29200_0 .net *"_ivl_20", 0 0, L_0xd80410;  1 drivers
v0xd7a4a0_0 .net *"_ivl_24", 0 0, L_0xd80600;  1 drivers
v0xd7a580_0 .net *"_ivl_26", 0 0, L_0xd80670;  1 drivers
v0xd7a660_0 .net *"_ivl_28", 0 0, L_0xd80590;  1 drivers
v0xd7a740_0 .net *"_ivl_30", 0 0, L_0xd80800;  1 drivers
v0xd7a820_0 .net *"_ivl_32", 0 0, L_0xd80900;  1 drivers
v0xd7a900_0 .net *"_ivl_36", 0 0, L_0xd80b70;  1 drivers
L_0x7f5690903018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd7a9c0_0 .net *"_ivl_38", 0 0, L_0x7f5690903018;  1 drivers
v0xd7aaa0_0 .net *"_ivl_4", 0 0, L_0xd28e70;  1 drivers
v0xd7ab80_0 .net *"_ivl_6", 0 0, L_0xd290f0;  1 drivers
v0xd7ac60_0 .net *"_ivl_8", 0 0, L_0xd40380;  1 drivers
v0xd7ad40_0 .net "a", 0 0, v0xd7bf30_0;  alias, 1 drivers
v0xd7ae00_0 .net "b", 0 0, v0xd7bfd0_0;  alias, 1 drivers
v0xd7aec0_0 .net "c", 0 0, v0xd7c070_0;  alias, 1 drivers
v0xd7af80_0 .net "d", 0 0, v0xd7c1b0_0;  alias, 1 drivers
v0xd7b040_0 .net "out_pos", 0 0, L_0xd80c80;  alias, 1 drivers
v0xd7b100_0 .net "out_sop", 0 0, L_0xd566e0;  alias, 1 drivers
v0xd7b1c0_0 .net "pos0", 0 0, L_0xd80480;  1 drivers
v0xd7b280_0 .net "pos1", 0 0, L_0xd809c0;  1 drivers
L_0xd80c80 .functor MUXZ 1, L_0x7f5690903018, L_0xd80480, L_0xd80b70, C4<>;
S_0xd7b400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd35980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd7bf30_0 .var "a", 0 0;
v0xd7bfd0_0 .var "b", 0 0;
v0xd7c070_0 .var "c", 0 0;
v0xd7c110_0 .net "clk", 0 0, v0xd7f570_0;  1 drivers
v0xd7c1b0_0 .var "d", 0 0;
v0xd7c2a0_0 .var/2u "fail", 0 0;
v0xd7c340_0 .var/2u "fail1", 0 0;
v0xd7c3e0_0 .net "tb_match", 0 0, L_0xd83520;  alias, 1 drivers
v0xd7c480_0 .var "wavedrom_enable", 0 0;
v0xd7c520_0 .var "wavedrom_title", 511 0;
E_0xd34160/0 .event negedge, v0xd7c110_0;
E_0xd34160/1 .event posedge, v0xd7c110_0;
E_0xd34160 .event/or E_0xd34160/0, E_0xd34160/1;
S_0xd7b730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd7b400;
 .timescale -12 -12;
v0xd7b970_0 .var/2s "i", 31 0;
E_0xd34000 .event posedge, v0xd7c110_0;
S_0xd7ba70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd7b400;
 .timescale -12 -12;
v0xd7bc70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd7bd50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd7b400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd7c700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd35980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd80e30 .functor NOT 1, v0xd7bf30_0, C4<0>, C4<0>, C4<0>;
L_0xd80ec0 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd81060 .functor AND 1, L_0xd80e30, L_0xd80ec0, C4<1>, C4<1>;
L_0xd81170 .functor AND 1, L_0xd81060, v0xd7c070_0, C4<1>, C4<1>;
L_0xd81370 .functor AND 1, L_0xd81170, v0xd7c1b0_0, C4<1>, C4<1>;
L_0xd81540 .functor AND 1, v0xd7bf30_0, v0xd7bfd0_0, C4<1>, C4<1>;
L_0xd81700 .functor AND 1, L_0xd81540, v0xd7c070_0, C4<1>, C4<1>;
L_0xd817c0 .functor NOT 1, v0xd7c1b0_0, C4<0>, C4<0>, C4<0>;
L_0xd81880 .functor AND 1, L_0xd81700, L_0xd817c0, C4<1>, C4<1>;
L_0xd81990 .functor OR 1, L_0xd81370, L_0xd81880, C4<0>, C4<0>;
L_0xd81b00 .functor AND 1, v0xd7bf30_0, v0xd7bfd0_0, C4<1>, C4<1>;
L_0xd81b70 .functor AND 1, L_0xd81b00, v0xd7c070_0, C4<1>, C4<1>;
L_0xd81c50 .functor AND 1, L_0xd81b70, v0xd7c1b0_0, C4<1>, C4<1>;
L_0xd81d10 .functor OR 1, L_0xd81990, L_0xd81c50, C4<0>, C4<0>;
L_0xd81be0 .functor OR 1, v0xd7bf30_0, v0xd7bfd0_0, C4<0>, C4<0>;
L_0xd81ef0 .functor NOT 1, v0xd7c070_0, C4<0>, C4<0>, C4<0>;
L_0xd81ff0 .functor OR 1, L_0xd81be0, L_0xd81ef0, C4<0>, C4<0>;
L_0xd82100 .functor NOT 1, v0xd7c1b0_0, C4<0>, C4<0>, C4<0>;
L_0xd82210 .functor OR 1, L_0xd81ff0, L_0xd82100, C4<0>, C4<0>;
L_0xd82320 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd82440 .functor OR 1, v0xd7bf30_0, L_0xd82320, C4<0>, C4<0>;
L_0xd82500 .functor NOT 1, v0xd7c070_0, C4<0>, C4<0>, C4<0>;
L_0xd82630 .functor OR 1, L_0xd82440, L_0xd82500, C4<0>, C4<0>;
L_0xd82740 .functor OR 1, L_0xd82630, v0xd7c1b0_0, C4<0>, C4<0>;
L_0xd828d0 .functor AND 1, L_0xd82210, L_0xd82740, C4<1>, C4<1>;
L_0xd829e0 .functor NOT 1, v0xd7bf30_0, C4<0>, C4<0>, C4<0>;
L_0xd82b30 .functor NOT 1, v0xd7bfd0_0, C4<0>, C4<0>, C4<0>;
L_0xd82ba0 .functor OR 1, L_0xd829e0, L_0xd82b30, C4<0>, C4<0>;
L_0xd82da0 .functor OR 1, L_0xd82ba0, v0xd7c070_0, C4<0>, C4<0>;
L_0xd82e60 .functor OR 1, L_0xd82da0, v0xd7c1b0_0, C4<0>, C4<0>;
L_0xd83020 .functor AND 1, L_0xd828d0, L_0xd82e60, C4<1>, C4<1>;
v0xd7c8c0_0 .net *"_ivl_0", 0 0, L_0xd80e30;  1 drivers
v0xd7c9a0_0 .net *"_ivl_10", 0 0, L_0xd81540;  1 drivers
v0xd7ca80_0 .net *"_ivl_12", 0 0, L_0xd81700;  1 drivers
v0xd7cb70_0 .net *"_ivl_14", 0 0, L_0xd817c0;  1 drivers
v0xd7cc50_0 .net *"_ivl_16", 0 0, L_0xd81880;  1 drivers
v0xd7cd80_0 .net *"_ivl_18", 0 0, L_0xd81990;  1 drivers
v0xd7ce60_0 .net *"_ivl_2", 0 0, L_0xd80ec0;  1 drivers
v0xd7cf40_0 .net *"_ivl_20", 0 0, L_0xd81b00;  1 drivers
v0xd7d020_0 .net *"_ivl_22", 0 0, L_0xd81b70;  1 drivers
v0xd7d190_0 .net *"_ivl_24", 0 0, L_0xd81c50;  1 drivers
v0xd7d270_0 .net *"_ivl_28", 0 0, L_0xd81be0;  1 drivers
v0xd7d350_0 .net *"_ivl_30", 0 0, L_0xd81ef0;  1 drivers
v0xd7d430_0 .net *"_ivl_32", 0 0, L_0xd81ff0;  1 drivers
v0xd7d510_0 .net *"_ivl_34", 0 0, L_0xd82100;  1 drivers
v0xd7d5f0_0 .net *"_ivl_36", 0 0, L_0xd82210;  1 drivers
v0xd7d6d0_0 .net *"_ivl_38", 0 0, L_0xd82320;  1 drivers
v0xd7d7b0_0 .net *"_ivl_4", 0 0, L_0xd81060;  1 drivers
v0xd7d9a0_0 .net *"_ivl_40", 0 0, L_0xd82440;  1 drivers
v0xd7da80_0 .net *"_ivl_42", 0 0, L_0xd82500;  1 drivers
v0xd7db60_0 .net *"_ivl_44", 0 0, L_0xd82630;  1 drivers
v0xd7dc40_0 .net *"_ivl_46", 0 0, L_0xd82740;  1 drivers
v0xd7dd20_0 .net *"_ivl_48", 0 0, L_0xd828d0;  1 drivers
v0xd7de00_0 .net *"_ivl_50", 0 0, L_0xd829e0;  1 drivers
v0xd7dee0_0 .net *"_ivl_52", 0 0, L_0xd82b30;  1 drivers
v0xd7dfc0_0 .net *"_ivl_54", 0 0, L_0xd82ba0;  1 drivers
v0xd7e0a0_0 .net *"_ivl_56", 0 0, L_0xd82da0;  1 drivers
v0xd7e180_0 .net *"_ivl_58", 0 0, L_0xd82e60;  1 drivers
v0xd7e260_0 .net *"_ivl_6", 0 0, L_0xd81170;  1 drivers
v0xd7e340_0 .net *"_ivl_8", 0 0, L_0xd81370;  1 drivers
v0xd7e420_0 .net "a", 0 0, v0xd7bf30_0;  alias, 1 drivers
v0xd7e4c0_0 .net "b", 0 0, v0xd7bfd0_0;  alias, 1 drivers
v0xd7e5b0_0 .net "c", 0 0, v0xd7c070_0;  alias, 1 drivers
v0xd7e6a0_0 .net "d", 0 0, v0xd7c1b0_0;  alias, 1 drivers
v0xd7e9a0_0 .net "out_pos", 0 0, L_0xd83020;  alias, 1 drivers
v0xd7ea60_0 .net "out_sop", 0 0, L_0xd81d10;  alias, 1 drivers
S_0xd7ebe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd35980;
 .timescale -12 -12;
E_0xd1d9f0 .event anyedge, v0xd7f9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7f9d0_0;
    %nor/r;
    %assign/vec4 v0xd7f9d0_0, 0;
    %wait E_0xd1d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd7b400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7c2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7c340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd7b400;
T_4 ;
    %wait E_0xd34160;
    %load/vec4 v0xd7c3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd7c2a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd7b400;
T_5 ;
    %wait E_0xd34000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %wait E_0xd34000;
    %load/vec4 v0xd7c2a0_0;
    %store/vec4 v0xd7c340_0, 0, 1;
    %fork t_1, S_0xd7b730;
    %jmp t_0;
    .scope S_0xd7b730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd7b970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd7b970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd34000;
    %load/vec4 v0xd7b970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7b970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd7b970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd7b400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd34160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd7c1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7c070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd7bfd0_0, 0;
    %assign/vec4 v0xd7bf30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd7c2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd7c340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd35980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7f570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7f9d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd35980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7f570_0;
    %inv;
    %store/vec4 v0xd7f570_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd35980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd7c110_0, v0xd7fb40_0, v0xd7f390_0, v0xd7f430_0, v0xd7f4d0_0, v0xd7f610_0, v0xd7f890_0, v0xd7f7f0_0, v0xd7f750_0, v0xd7f6b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd35980;
T_9 ;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd35980;
T_10 ;
    %wait E_0xd34160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7f930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
    %load/vec4 v0xd7fa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7f930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd7f890_0;
    %load/vec4 v0xd7f890_0;
    %load/vec4 v0xd7f7f0_0;
    %xor;
    %load/vec4 v0xd7f890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd7f750_0;
    %load/vec4 v0xd7f750_0;
    %load/vec4 v0xd7f6b0_0;
    %xor;
    %load/vec4 v0xd7f750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd7f930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7f930_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
