// Seed: 3520475687
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    output tri0 id_7,
    output wire id_8,
    output supply1 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    output wand id_14,
    output tri1 id_15,
    input supply1 id_16
    , id_36,
    input wand id_17,
    output uwire id_18,
    output wor id_19,
    input uwire id_20,
    input wor id_21,
    output supply1 id_22
    , id_37,
    output wor id_23,
    input wor id_24,
    input wire id_25,
    output tri id_26,
    input wor id_27,
    output wor id_28#(.id_38(1'h0)),
    input tri1 id_29,
    output tri1 id_30,
    output wand id_31,
    output uwire id_32,
    output tri1 id_33,
    output wor id_34
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output logic id_2,
    input logic id_3,
    input tri0 id_4
);
  initial id_2 <= id_3;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_4,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_6;
endmodule
