0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/eleon/Documents/universita/RL/Progetto_RL/project/project.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1677606313,verilog,,,,choose_reg;demux;glbl;project_reti_logiche;sipo,,,,,,,,
C:/Users/eleon/Documents/universita/RL/Progetto_RL/project/project.srcs/sim_1/new/test1.vhd,1675863995,vhdl,,,,test1,,,,,,,,
C:/Users/eleon/Documents/universita/RL/Progetto_RL/tb_example23_agg.vhd,1677605483,vhdl,,,,project_tb,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex1.vhd,1676642570,vhdl,,,,tb_ex1,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex2.vhd,1676642570,vhdl,,,,tb_ex2,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex3.vhd,1676642570,vhdl,,,,tb_ex3,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex4.vhd,1676642570,vhdl,,,,tb_ex4,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex5.vhd,1676642570,vhdl,,,,tb_ex5,,,,,,,,
C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex6.vhd,1676642571,vhdl,,,,tb_ex6,,,,,,,,
