  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.44 seconds; current allocated memory: 690.195 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (top.cpp:431:20)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (top.cpp:431:27)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (top.cpp:433:38)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (top.cpp:433:45)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file top.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.59 seconds. CPU system time: 1.12 seconds. Elapsed time: 8.53 seconds; current allocated memory: 692.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,955 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 640 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 531 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,709 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 889 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 889 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 889 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 891 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 891 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 891 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 899 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_443_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:443:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_411_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:411:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:337:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_443_2' (top.cpp:443:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:396:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_411_1' (top.cpp:411:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:396:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_1' (top.cpp:337:31) in function 'compute_stencil' completely with a factor of 3 (top.cpp:315:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:403:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:401:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15compute_stencilRN3hls6streamI8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EELi0EEES6_E8line_buf': Complete partitioning on dimension 1. (top.cpp:317:0)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'load_grid'(top.cpp:408:16) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:408:16)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'store_grid'(top.cpp:440:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:440:17)
WARNING: [HLS 214-475] Merging processes 'compute_stencil', 'read_pixels' and 'write_pixels' in function 'dataflow_in_loop_tsteps_loop' due to feedback on 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_A' (top.cpp:0:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.74 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.56 seconds; current allocated memory: 702.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 702.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 702.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 704.055 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tsteps_loop' (top.cpp:420:9), detected/extracted 2 process function(s): 
	 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc'
	 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:306:37) to (top.cpp:306:19) in function 'read_pixels'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:362:36) to (top.cpp:377:13) in function 'compute_stencil'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_stencil' (top.cpp:315:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.45 seconds; current allocated memory: 718.559 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'write_row'(top.cpp:384:16) and 'write_col'(top.cpp:385:20) in function 'write_pixels' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_row'(top.cpp:305:15) and 'read_col'(top.cpp:306:19) in function 'read_pixels' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'comp_row'(top.cpp:329:15) and 'comp_col'(top.cpp:330:19) in function 'compute_stencil' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'write_row' (top.cpp:384:16) in function 'write_pixels'.
INFO: [XFORM 203-541] Flattening a loop nest 'read_row' (top.cpp:305:15) in function 'read_pixels'.
INFO: [XFORM 203-541] Flattening a loop nest 'comp_row' (top.cpp:329:15) in function 'compute_stencil'.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tsteps_loop has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 804.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_load_grid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_grid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_grid'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 804.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 804.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_pixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_row_read_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_row_read_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 804.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_stencil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'comp_row_comp_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'comp_row_comp_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 807.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_row_write_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'write_row_write_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 808.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tsteps_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 808.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 809.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_store_grid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_grid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_grid'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 809.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 809.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 809.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_load_grid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_load_grid' pipeline 'load_grid' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_grid/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_load_grid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 809.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 813.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_pixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_pixels' pipeline 'read_row_read_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_pixels'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 813.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_stencil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_1_RAM_AUTO_1R1W' to 'compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_RAM_AUTO_1R1W' to 'compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_cud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_stencil' pipeline 'comp_row_comp_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_stencil'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 817.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_pixels' pipeline 'write_row_write_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pixels'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 820.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kerneldEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kerneleOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kernelibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_9_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fijbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_8_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fikbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_7_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_filbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_6_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fimb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_5_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fincg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_4_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fiocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_3_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fipcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fiqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fircU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_RAM_AUTO_1R1W' to 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_top_kernel_ap_fisc4' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kerneldEe' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_in_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_out_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 825.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tsteps_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tsteps_loop'.
INFO: [RTMG 210-285] Implementing FIFO 'cmp22_loc_channel_U(top_kernel_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 827.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 829.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_store_grid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_store_grid' pipeline 'store_grid' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_grid/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_store_grid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 830.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25yd2' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 835.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.91 seconds; current allocated memory: 840.785 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.11 seconds; current allocated memory: 848.586 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 175.391 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 65536
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_load_grid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_load_grid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_read_pixels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_read_pixels
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_compute_stencil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_compute_stencil
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_write_pixels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_write_pixels
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_dataflow_in_loop_tsteps_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_dataflow_in_loop_tsteps_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_dataflow_parent_loop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_dataflow_parent_loop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_store_grid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_store_grid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_sparsemux_33_4_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_33_4_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_24ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_24ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_26ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_26ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_compute_stencil_compute_stencil_stream_stream_ap_fixed_24_8_0_0_0_0_line_buf_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kerneldEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_dataflow_in_loop_tsteps_loop_Block_newFuncRoot_mem_A_fb_proc_p_ZZ10top_kerneldEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_fifo_w24_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w24_d512_A
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w24_d512_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_9_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_9_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_top_kernel_ap_fixed_c...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_l...
Compiling module xil_defaultlib.top_kernel_dataflow_in_loop_tste...
Compiling module xil_defaultlib.top_kernel_dataflow_in_loop_tste...
Compiling module xil_defaultlib.top_kernel_sparsemux_33_4_24_1_1...
Compiling module xil_defaultlib.top_kernel_read_pixels
Compiling module xil_defaultlib.top_kernel_compute_stencil_compu...
Compiling module xil_defaultlib.top_kernel_mul_39s_24ns_63_1_1(N...
Compiling module xil_defaultlib.top_kernel_mul_39s_26ns_65_1_1(N...
Compiling module xil_defaultlib.top_kernel_compute_stencil
Compiling module xil_defaultlib.top_kernel_write_pixels
Compiling module xil_defaultlib.top_kernel_fifo_w24_d512_A_ram(D...
Compiling module xil_defaultlib.top_kernel_fifo_w24_d512_A_defau...
Compiling module xil_defaultlib.top_kernel_dataflow_in_loop_tste...
Compiling module xil_defaultlib.top_kernel_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.top_kernel_fifo_w1_d2_S_default
Compiling module xil_defaultlib.top_kernel_dataflow_in_loop_tste...
Compiling module xil_defaultlib.top_kernel_dataflow_parent_loop_...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_s...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_store(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.df_loop_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sun Feb 22 21:56:17 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem0         uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem1         uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      gmem0_rtr_imp          uvm_analysis_imp_axi_rtr_gmem0    -     @526             
      gmem0_wtr_imp          uvm_analysis_imp_axi_wtr_gmem0    -     @516             
      gmem1_rtr_imp          uvm_analysis_imp_axi_rtr_gmem1    -     @546             
      gmem1_wtr_imp          uvm_analysis_imp_axi_wtr_gmem1    -     @536             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      gmem0_cfg              axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      gmem1_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [168.85%] @ "100000325000"
