Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Tue Dec  5 17:23:31 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FINALPROJECT_impl_1.twr FINALPROJECT_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {nes_1/clk} -period 20.8333 [get_pins {nes_1/osc/CLKHF }] 
[IGNORED:]create_generated_clock -name {output_freq_c} -source [get_pins mypll_1.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins mypll_1.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {vga_clk} -source [get_pins mypll_1.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 3.99754%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vga_1/column_9__I_0/D                   |    No arrival or required
vga_1/column_9__I_0/SP                  |    No arrival or required
vga_1/column_9__I_0/SR                  |    No arrival or required
vga_1/column_9__I_10/D                  |    No arrival or required
vga_1/column_9__I_11/D                  |    No arrival or required
{vga_1/column_9__I_11/SP   vga_1/column_9__I_10/SP}                           
                                        |    No arrival or required
{vga_1/column_9__I_11/SR   vga_1/column_9__I_10/SR}                           
                                        |    No arrival or required
vga_1/column_9__I_12/D                  |    No arrival or required
vga_1/column_9__I_13/D                  |    No arrival or required
{vga_1/column_9__I_13/SP   vga_1/column_9__I_12/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        42
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
nes_data                                |                     input
clk                                     |                     input
leds[0]                                 |                    output
leds[1]                                 |                    output
leds[2]                                 |                    output
leds[3]                                 |                    output
leds[4]                                 |                    output
leds[5]                                 |                    output
leds[6]                                 |                    output
leds[7]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
VSYNC_c                                 |       vga_1/VSYNC_c_I_0/Q
nes_clk_c                               |     nes_1/nes_clk_c_I_0/Z
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
gamestate_1/state_I_136/C	->	gamestate_1/state_I_136/Z

++++ Loop2
nes_1/leds_c_0_I_0/A	->	nes_1/leds_c_0_I_0/Z

++++ Loop3
nes_1/leds_c_1_I_0/A	->	nes_1/leds_c_1_I_0/Z

++++ Loop4
nes_1/leds_c_2_I_0/A	->	nes_1/leds_c_2_I_0/Z

++++ Loop5
nes_1/leds_c_3_I_0/A	->	nes_1/leds_c_3_I_0/Z

++++ Loop6
nes_1/leds_c_4_I_0/A	->	nes_1/leds_c_4_I_0/Z

++++ Loop7
nes_1/leds_c_5_I_0/A	->	nes_1/leds_c_5_I_0/Z

++++ Loop8
nes_1/leds_c_6_I_0/A	->	nes_1/leds_c_6_I_0/Z

++++ Loop9
nes_1/leds_c_7_I_0/A	->	nes_1/leds_c_7_I_0/Z


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vga_clk"
=======================
create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From output_freq_c                     |                         ---- |                      No path 
 From nes_1/clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "output_freq_c"
=======================
create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock output_freq_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From output_freq_c                     |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock output_freq_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
 From nes_1/clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "nes_1/clk"
=======================
create_clock -name {nes_1/clk} -period 20.8333 [get_pins {nes_1/osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock nes_1/clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From nes_1/clk                         |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
nes_1/osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock nes_1/clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
 From output_freq_c                     |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nes_1/counter_8__I_126/D                 |   10.480 ns 
nes_1/counter_8__I_127/D                 |   10.757 ns 
nes_1/counter_8__I_128/D                 |   11.589 ns 
nes_1/counter_8__I_129/D                 |   11.866 ns 
nes_1/counter_8__I_130/D                 |   12.143 ns 
nes_1/counter_8__I_131/D                 |   12.420 ns 
nes_1/counter_8__I_132/D                 |   12.697 ns 
nes_1/counter_8__I_133/D                 |   12.974 ns 
nes_1/counter_8__I_0/D                   |   13.251 ns 
nes_1/counter_208_239__i8/D              |   13.528 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_126/D  (SLICE_R9C13A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.000                 12.577  2       
nes_1/counter_208_239_add_4_13/CI0->nes_1/counter_208_239_add_4_13/CO0
                                          SLICE_R9C12C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_1/n10606                                                 NET DELAY               0.000                 12.854  2       
nes_1/counter_208_239_add_4_13/CI1->nes_1/counter_208_239_add_4_13/CO1
                                          SLICE_R9C12C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_1/n5976                                                  NET DELAY               0.000                 13.131  2       
nes_1/counter_208_239_add_4_15/CI0->nes_1/counter_208_239_add_4_15/CO0
                                          SLICE_R9C12D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_1/n10609                                                 NET DELAY               0.000                 13.408  2       
nes_1/counter_208_239_add_4_15/CI1->nes_1/counter_208_239_add_4_15/CO1
                                          SLICE_R9C12D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
nes_1/n5978                                                  NET DELAY               0.555                 14.240  2       
nes_1/counter_208_239_add_4_17/CI0->nes_1/counter_208_239_add_4_17/CO0
                                          SLICE_R9C13A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
nes_1/n10612                                                 NET DELAY               0.661                 15.178  2       
nes_1/counter_208_239_add_4_17/D1->nes_1/counter_208_239_add_4_17/S1
                                          SLICE_R9C13A       D1_TO_F1_DELAY          0.476                 15.654  1       
nes_1/counter_8__N_260[16]                                   NET DELAY               0.000                 15.654  1       
nes_1/counter_8__I_126/D                                                             0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_127/CK   nes_1/counter_8__I_126/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_127/D  (SLICE_R9C13A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.000                 12.577  2       
nes_1/counter_208_239_add_4_13/CI0->nes_1/counter_208_239_add_4_13/CO0
                                          SLICE_R9C12C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_1/n10606                                                 NET DELAY               0.000                 12.854  2       
nes_1/counter_208_239_add_4_13/CI1->nes_1/counter_208_239_add_4_13/CO1
                                          SLICE_R9C12C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_1/n5976                                                  NET DELAY               0.000                 13.131  2       
nes_1/counter_208_239_add_4_15/CI0->nes_1/counter_208_239_add_4_15/CO0
                                          SLICE_R9C12D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_1/n10609                                                 NET DELAY               0.000                 13.408  2       
nes_1/counter_208_239_add_4_15/CI1->nes_1/counter_208_239_add_4_15/CO1
                                          SLICE_R9C12D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
nes_1/n5978                                                  NET DELAY               1.216                 14.901  2       
nes_1/counter_208_239_add_4_17/D0->nes_1/counter_208_239_add_4_17/S0
                                          SLICE_R9C13A       D0_TO_F0_DELAY          0.476                 15.377  1       
nes_1/counter_8__N_260[15]                                   NET DELAY               0.000                 15.377  1       
nes_1/counter_8__I_127/D                                                             0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_127/CK   nes_1/counter_8__I_126/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.757  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_128/D  (SLICE_R9C12D)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.000                 12.577  2       
nes_1/counter_208_239_add_4_13/CI0->nes_1/counter_208_239_add_4_13/CO0
                                          SLICE_R9C12C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_1/n10606                                                 NET DELAY               0.000                 12.854  2       
nes_1/counter_208_239_add_4_13/CI1->nes_1/counter_208_239_add_4_13/CO1
                                          SLICE_R9C12C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_1/n5976                                                  NET DELAY               0.000                 13.131  2       
nes_1/counter_208_239_add_4_15/CI0->nes_1/counter_208_239_add_4_15/CO0
                                          SLICE_R9C12D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
nes_1/n10609                                                 NET DELAY               0.661                 14.069  2       
nes_1/counter_208_239_add_4_15/D1->nes_1/counter_208_239_add_4_15/S1
                                          SLICE_R9C12D       D1_TO_F1_DELAY          0.476                 14.545  1       
nes_1/counter_8__N_260[14]                                   NET DELAY               0.000                 14.545  1       
nes_1/counter_8__I_128/D                                                             0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_129/CK   nes_1/counter_8__I_128/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.589  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_129/D  (SLICE_R9C12D)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.000                 12.577  2       
nes_1/counter_208_239_add_4_13/CI0->nes_1/counter_208_239_add_4_13/CO0
                                          SLICE_R9C12C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_1/n10606                                                 NET DELAY               0.000                 12.854  2       
nes_1/counter_208_239_add_4_13/CI1->nes_1/counter_208_239_add_4_13/CO1
                                          SLICE_R9C12C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
nes_1/n5976                                                  NET DELAY               0.661                 13.792  2       
nes_1/counter_208_239_add_4_15/D0->nes_1/counter_208_239_add_4_15/S0
                                          SLICE_R9C12D       D0_TO_F0_DELAY          0.476                 14.268  1       
nes_1/counter_8__N_260[13]                                   NET DELAY               0.000                 14.268  1       
nes_1/counter_8__I_129/D                                                             0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_129/CK   nes_1/counter_8__I_128/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.866  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_130/D  (SLICE_R9C12C)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.000                 12.577  2       
nes_1/counter_208_239_add_4_13/CI0->nes_1/counter_208_239_add_4_13/CO0
                                          SLICE_R9C12C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
nes_1/n10606                                                 NET DELAY               0.661                 13.515  2       
nes_1/counter_208_239_add_4_13/D1->nes_1/counter_208_239_add_4_13/S1
                                          SLICE_R9C12C       D1_TO_F1_DELAY          0.476                 13.991  1       
nes_1/counter_8__N_260[12]                                   NET DELAY               0.000                 13.991  1       
nes_1/counter_8__I_130/D                                                             0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_131/CK   nes_1/counter_8__I_130/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.143  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_131/D  (SLICE_R9C12C)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.000                 12.300  2       
nes_1/counter_208_239_add_4_11/CI1->nes_1/counter_208_239_add_4_11/CO1
                                          SLICE_R9C12B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
nes_1/n5974                                                  NET DELAY               0.661                 13.238  2       
nes_1/counter_208_239_add_4_13/D0->nes_1/counter_208_239_add_4_13/S0
                                          SLICE_R9C12C       D0_TO_F0_DELAY          0.476                 13.714  1       
nes_1/counter_8__N_260[11]                                   NET DELAY               0.000                 13.714  1       
nes_1/counter_8__I_131/D                                                             0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_131/CK   nes_1/counter_8__I_130/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.420  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_132/D  (SLICE_R9C12B)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.000                 12.023  2       
nes_1/counter_208_239_add_4_11/CI0->nes_1/counter_208_239_add_4_11/CO0
                                          SLICE_R9C12B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
nes_1/n10603                                                 NET DELAY               0.661                 12.961  2       
nes_1/counter_208_239_add_4_11/D1->nes_1/counter_208_239_add_4_11/S1
                                          SLICE_R9C12B       D1_TO_F1_DELAY          0.476                 13.437  1       
nes_1/counter_8__N_260[10]                                   NET DELAY               0.000                 13.437  1       
nes_1/counter_8__I_132/D                                                             0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_133/CK   nes_1/counter_8__I_132/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.697  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_133/D  (SLICE_R9C12B)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.000                 11.746  2       
nes_1/counter_208_239_add_4_9/CI1->nes_1/counter_208_239_add_4_9/CO1
                                          SLICE_R9C12A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
nes_1/n5972                                                  NET DELAY               0.661                 12.684  2       
nes_1/counter_208_239_add_4_11/D0->nes_1/counter_208_239_add_4_11/S0
                                          SLICE_R9C12B       D0_TO_F0_DELAY          0.476                 13.160  1       
nes_1/counter_8__N_260[9]                                    NET DELAY               0.000                 13.160  1       
nes_1/counter_8__I_133/D                                                             0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_8__I_133/CK   nes_1/counter_8__I_132/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_8__I_0/D  (SLICE_R9C12A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               0.555                 11.469  2       
nes_1/counter_208_239_add_4_9/CI0->nes_1/counter_208_239_add_4_9/CO0
                                          SLICE_R9C12A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
nes_1/n10600                                                 NET DELAY               0.661                 12.407  2       
nes_1/counter_208_239_add_4_9/D1->nes_1/counter_208_239_add_4_9/S1
                                          SLICE_R9C12A       D1_TO_F1_DELAY          0.476                 12.883  1       
nes_1/counter_8__N_260[8]                                    NET DELAY               0.000                 12.883  1       
nes_1/counter_8__I_0/D                                                               0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_208_239__i8/D  (SLICE_R9C12A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
nes_1/clk                                                    NET DELAY               5.499                  5.499  10      
nes_1/counter_208_239__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
nes_1/n17                                                    NET DELAY               2.022                  8.909  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/CO1
                                          SLICE_R9C11A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nes_1/n5964                                                  NET DELAY               0.000                  9.252  2       
nes_1/counter_208_239_add_4_3/CI0->nes_1/counter_208_239_add_4_3/CO0
                                          SLICE_R9C11B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nes_1/n10591                                                 NET DELAY               0.000                  9.529  2       
nes_1/counter_208_239_add_4_3/CI1->nes_1/counter_208_239_add_4_3/CO1
                                          SLICE_R9C11B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nes_1/n5966                                                  NET DELAY               0.000                  9.806  2       
nes_1/counter_208_239_add_4_5/CI0->nes_1/counter_208_239_add_4_5/CO0
                                          SLICE_R9C11C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nes_1/n10594                                                 NET DELAY               0.000                 10.083  2       
nes_1/counter_208_239_add_4_5/CI1->nes_1/counter_208_239_add_4_5/CO1
                                          SLICE_R9C11C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nes_1/n5968                                                  NET DELAY               0.000                 10.360  2       
nes_1/counter_208_239_add_4_7/CI0->nes_1/counter_208_239_add_4_7/CO0
                                          SLICE_R9C11D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nes_1/n10597                                                 NET DELAY               0.000                 10.637  2       
nes_1/counter_208_239_add_4_7/CI1->nes_1/counter_208_239_add_4_7/CO1
                                          SLICE_R9C11D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nes_1/n5970                                                  NET DELAY               1.216                 12.130  2       
nes_1/counter_208_239_add_4_9/D0->nes_1/counter_208_239_add_4_9/S0
                                          SLICE_R9C12A       D0_TO_F0_DELAY          0.476                 12.606  1       
nes_1/counter_8__N_260[7]                                    NET DELAY               0.000                 12.606  1       
nes_1/counter_208_239__i8/D                                                          0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
nes_1/clk                                                    NET DELAY               5.499                 26.332  10      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nes_1/counter_8__I_126/D                 |    1.913 ns 
nes_1/counter_208_239__i1/D              |    1.913 ns 
nes_1/counter_208_239__i2/D              |    1.913 ns 
nes_1/counter_208_239__i3/D              |    1.913 ns 
nes_1/counter_208_239__i4/D              |    1.913 ns 
nes_1/counter_208_239__i5/D              |    1.913 ns 
nes_1/counter_208_239__i6/D              |    1.913 ns 
nes_1/counter_208_239__i7/D              |    1.913 ns 
nes_1/counter_208_239__i8/D              |    1.913 ns 
nes_1/counter_8__I_0/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes_1/counter_8__I_126/Q  (SLICE_R9C13A)
Path End         : nes_1/counter_8__I_126/D  (SLICE_R9C13A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_8__I_127/CK   nes_1/counter_8__I_126/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_8__I_126/CK->nes_1/counter_8__I_126/Q
                                          SLICE_R9C13A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_1/NEScount[7]                                            NET DELAY        0.882                  4.745  2       
nes_1/counter_208_239_add_4_17/C1->nes_1/counter_208_239_add_4_17/S1
                                          SLICE_R9C13A       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[16]                                   NET DELAY        0.000                  4.997  1       
nes_1/counter_8__I_126/D                                                      0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_8__I_127/CK   nes_1/counter_8__I_126/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i1/Q  (SLICE_R9C11A)
Path End         : nes_1/counter_208_239__i1/D  (SLICE_R9C11A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
nes_1/counter_208_239__i1/CK                                                  0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i1/CK->nes_1/counter_208_239__i1/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
nes_1/n17                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_1/C1->nes_1/counter_208_239_add_4_1/S1
                                          SLICE_R9C11A       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[0]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i1/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
nes_1/counter_208_239__i1/CK                                                  0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i2/Q  (SLICE_R9C11B)
Path End         : nes_1/counter_208_239__i2/D  (SLICE_R9C11B)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i2/CK   nes_1/counter_208_239__i3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i2/CK->nes_1/counter_208_239__i2/Q
                                          SLICE_R9C11B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
nes_1/n16                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_3/C0->nes_1/counter_208_239_add_4_3/S0
                                          SLICE_R9C11B       C0_TO_F0_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[1]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i2/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i2/CK   nes_1/counter_208_239__i3/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i3/Q  (SLICE_R9C11B)
Path End         : nes_1/counter_208_239__i3/D  (SLICE_R9C11B)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i2/CK   nes_1/counter_208_239__i3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i3/CK->nes_1/counter_208_239__i3/Q
                                          SLICE_R9C11B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
nes_1/n15                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_3/C1->nes_1/counter_208_239_add_4_3/S1
                                          SLICE_R9C11B       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[2]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i3/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i2/CK   nes_1/counter_208_239__i3/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i4/Q  (SLICE_R9C11C)
Path End         : nes_1/counter_208_239__i4/D  (SLICE_R9C11C)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i4/CK   nes_1/counter_208_239__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i4/CK->nes_1/counter_208_239__i4/Q
                                          SLICE_R9C11C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
nes_1/n14                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_5/C0->nes_1/counter_208_239_add_4_5/S0
                                          SLICE_R9C11C       C0_TO_F0_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[3]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i4/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i4/CK   nes_1/counter_208_239__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i5/Q  (SLICE_R9C11C)
Path End         : nes_1/counter_208_239__i5/D  (SLICE_R9C11C)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i4/CK   nes_1/counter_208_239__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i5/CK->nes_1/counter_208_239__i5/Q
                                          SLICE_R9C11C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
nes_1/n13                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_5/C1->nes_1/counter_208_239_add_4_5/S1
                                          SLICE_R9C11C       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[4]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i5/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i4/CK   nes_1/counter_208_239__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i6/Q  (SLICE_R9C11D)
Path End         : nes_1/counter_208_239__i6/D  (SLICE_R9C11D)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i6/CK   nes_1/counter_208_239__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i6/CK->nes_1/counter_208_239__i6/Q
                                          SLICE_R9C11D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
nes_1/n12                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_7/C0->nes_1/counter_208_239_add_4_7/S0
                                          SLICE_R9C11D       C0_TO_F0_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[5]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i6/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i6/CK   nes_1/counter_208_239__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i7/Q  (SLICE_R9C11D)
Path End         : nes_1/counter_208_239__i7/D  (SLICE_R9C11D)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i6/CK   nes_1/counter_208_239__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i7/CK->nes_1/counter_208_239__i7/Q
                                          SLICE_R9C11D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
nes_1/n11                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_7/C1->nes_1/counter_208_239_add_4_7/S1
                                          SLICE_R9C11D       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[6]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i7/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i6/CK   nes_1/counter_208_239__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_208_239__i8/Q  (SLICE_R9C12A)
Path End         : nes_1/counter_208_239__i8/D  (SLICE_R9C12A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_208_239__i8/CK->nes_1/counter_208_239__i8/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
nes_1/n10                                                    NET DELAY        0.882                  4.745  1       
nes_1/counter_208_239_add_4_9/C0->nes_1/counter_208_239_add_4_9/S0
                                          SLICE_R9C12A       C0_TO_F0_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[7]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_208_239__i8/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes_1/counter_8__I_0/Q  (SLICE_R9C12A)
Path End         : nes_1/counter_8__I_0/D  (SLICE_R9C12A)
Source Clock     : nes_1/clk (R)
Destination Clock: nes_1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes_1/counter_8__I_0/CK->nes_1/counter_8__I_0/Q
                                          SLICE_R9C12A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
nes_1/counter[8]                                             NET DELAY        0.882                  4.745  2       
nes_1/counter_208_239_add_4_9/C1->nes_1/counter_208_239_add_4_9/S1
                                          SLICE_R9C12A       C1_TO_F1_DELAY   0.252                  4.997  1       
nes_1/counter_8__N_260[8]                                    NET DELAY        0.000                  4.997  1       
nes_1/counter_8__I_0/D                                                        0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
nes_1.osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
nes_1/clk                                                    NET DELAY        3.084                  3.084  11      
{nes_1/counter_208_239__i8/CK   nes_1/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



