=====
SETUP
28.394
12.717
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n157_s101
7.421
8.453
i_tm1638/n157_s100
9.257
9.883
i_tm1638/n157_s99
9.889
10.921
i_tm1638/n157_s97
11.895
12.717
i_tm1638/tm_in_0_s0
12.717
=====
SETUP
28.871
12.240
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.712
i_tm1638/n182_s3
11.141
12.240
i_tm1638/counter_13_s0
12.240
=====
SETUP
28.938
12.173
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.712
i_tm1638/n185_s3
11.141
12.173
i_tm1638/counter_10_s0
12.173
=====
SETUP
29.167
12.300
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/tm_rw_s6
7.421
8.520
i_tm1638/sio_stb_s6
8.525
9.557
i_tm1638/sio_stb_s5
9.563
10.365
i_tm1638/sio_stb_s0
12.300
=====
SETUP
29.278
11.833
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n179_s4
9.959
10.584
i_tm1638/n177_s3
11.011
11.833
i_tm1638/counter_18_s0
11.833
=====
SETUP
29.278
11.833
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n179_s4
9.959
10.584
i_tm1638/n176_s3
11.011
11.833
i_tm1638/counter_19_s0
11.833
=====
SETUP
29.410
11.701
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n129_s90
6.433
7.255
i_tm1638/n129_s89
8.087
9.119
i_tm1638/sio_stb_s0
11.701
=====
SETUP
29.477
11.634
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n179_s4
9.959
10.585
i_tm1638/n179_s3
10.602
11.634
i_tm1638/counter_16_s0
11.634
=====
SETUP
29.478
11.633
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n179_s4
9.959
10.584
i_tm1638/n178_s3
11.007
11.633
i_tm1638/counter_17_s0
11.633
=====
SETUP
29.484
11.983
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_3_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.760
6.821
i_tm1638/tm1638_sio/dio_out_s6
7.250
8.311
i_tm1638/tm1638_sio/dio_out_s2
8.733
9.535
i_tm1638/tm1638_sio/dio_out_s0
11.983
=====
SETUP
29.506
11.605
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.750
i_tm1638/n184_s3
10.783
11.605
i_tm1638/counter_11_s0
11.605
=====
SETUP
29.506
11.605
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.750
i_tm1638/n183_s3
10.783
11.605
i_tm1638/counter_12_s0
11.605
=====
SETUP
29.506
11.605
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.750
i_tm1638/n181_s3
10.783
11.605
i_tm1638/counter_14_s0
11.605
=====
SETUP
29.506
11.605
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n191_s4
5.354
6.453
i_tm1638/n189_s4
6.948
7.770
i_tm1638/n187_s4
7.787
8.819
i_tm1638/n185_s6
9.651
10.750
i_tm1638/n180_s3
10.783
11.605
i_tm1638/counter_15_s0
11.605
=====
SETUP
29.755
11.713
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_13_s0
4.474
4.932
i_tm1638/n128_s83
5.743
6.842
i_tm1638/n128_s82
6.848
7.874
i_tm1638/n128_s77
8.293
9.392
i_tm1638/instruction_step_5_s2
10.207
11.009
i_tm1638/instruction_step_5_s0
11.713
=====
SETUP
29.921
11.547
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s3
4.474
4.932
i_tm1638/n110_s1
6.340
7.439
i_tm1638/n212_s3
9.106
10.138
i_tm1638/n213_s3
10.149
11.210
i_tm1638/keys_0_s0
11.547
=====
SETUP
29.953
11.514
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s3
4.474
4.932
i_tm1638/n110_s1
6.340
7.439
i_tm1638/n212_s3
9.106
10.132
i_tm1638/n212_s4
10.553
11.178
i_tm1638/keys_1_s0
11.514
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/tm_rw_s7
7.401
8.433
i_tm1638/tm_in_6_s5
9.903
10.705
i_tm1638/tm_in_0_s0
11.497
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/tm_rw_s7
7.401
8.433
i_tm1638/tm_in_6_s5
9.903
10.705
i_tm1638/tm_in_3_s0
11.497
=====
SETUP
30.053
11.415
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/tm_rw_s7
7.401
8.433
i_tm1638/tm_in_6_s5
9.903
10.705
i_tm1638/tm_in_6_s0
11.415
=====
SETUP
30.053
11.415
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/tm_rw_s7
7.401
8.433
i_tm1638/tm_in_6_s5
9.903
10.705
i_tm1638/tm_in_7_s0
11.415
=====
SETUP
30.060
11.408
41.467
CLK_ibuf
0.000
4.230
i_hackathon_top/div_cnt_8_s0
4.474
4.932
i_hackathon_top/step_en_s5
5.271
6.332
i_hackathon_top/step_en_s4
6.751
7.783
i_hackathon_top/step_en_s0
8.587
9.213
i_hackathon_top/dir_kitt_s2
10.045
11.071
i_hackathon_top/dir_kitt_s0
11.408
=====
SETUP
30.128
10.983
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n129_s90
6.433
7.255
i_tm1638/n204_s11
8.241
9.063
i_tm1638/n204_s10
9.884
10.983
i_tm1638/tm_latch_s0
10.983
=====
SETUP
30.139
11.329
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n150_s91
5.768
6.590
i_tm1638/tm_latch_s10
7.406
8.228
i_tm1638/tm_latch_s9
8.233
9.055
i_tm1638/tm_latch_s14
10.190
10.992
i_tm1638/tm_latch_s0
11.329
=====
SETUP
30.186
10.925
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_13_s0
4.474
4.932
i_tm1638/n128_s83
5.743
6.842
i_tm1638/n128_s82
6.848
7.874
i_tm1638/n128_s77
8.293
9.392
i_tm1638/n128_s76
9.893
10.925
i_tm1638/instruction_step_0_s0
10.925
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm_latch_s0
3.311
3.644
i_tm1638/n204_s10
3.647
4.019
i_tm1638/tm_latch_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_6_s0
3.311
3.644
i_tm1638/n189_s3
3.647
4.019
i_tm1638/counter_6_s0
4.019
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_5_s0
0.185
0.518
i_lcd/n108_s2
0.521
0.893
i_lcd/H_PixelCount_5_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_13_s0
0.185
0.518
i_lcd/n100_s2
0.521
0.893
i_lcd/H_PixelCount_13_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_0_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_0_s9
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_0_s3
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_1_s0
3.311
3.644
i_tm1638/n194_s3
3.648
4.020
i_tm1638/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_5_s0
3.311
3.644
i_tm1638/n190_s3
3.648
4.020
i_tm1638/counter_5_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_9_s0
3.311
3.644
i_tm1638/n186_s3
3.648
4.020
i_tm1638/counter_9_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_14_s0
3.311
3.644
i_tm1638/n181_s3
3.648
4.020
i_tm1638/counter_14_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_15_s0
3.311
3.644
i_tm1638/n180_s3
3.648
4.020
i_tm1638/counter_15_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_18_s0
3.311
3.644
i_tm1638/n177_s3
3.648
4.020
i_tm1638/counter_18_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_4_s0
0.185
0.518
i_lcd/n109_s2
0.523
0.895
i_lcd/H_PixelCount_4_s0
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_9_s0
0.185
0.518
i_lcd/n104_s2
0.523
0.895
i_lcd/H_PixelCount_9_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_0_s0
3.311
3.644
i_tm1638/n195_s4
3.649
4.021
i_tm1638/counter_0_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/dir_kitt_s0
3.311
3.644
i_hackathon_top/n107_s3
3.649
4.021
i_hackathon_top/dir_kitt_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/div_cnt_0_s0
3.311
3.644
i_hackathon_top/n59_s2
3.649
4.021
i_hackathon_top/div_cnt_0_s0
4.021
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_0_s1
0.185
0.518
i_lcd/n65_s2
0.524
0.896
i_lcd/V_PixelCount_0_s1
0.896
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_4_s1
0.185
0.518
i_lcd/n61_s1
0.524
0.896
i_lcd/V_PixelCount_4_s1
0.896
=====
HOLD
0.712
0.897
0.185
i_lcd/V_PixelCount_1_s1
0.185
0.518
i_lcd/n64_s1
0.525
0.897
i_lcd/V_PixelCount_1_s1
0.897
=====
HOLD
0.712
4.023
3.311
CLK_ibuf
0.000
3.126
i_tm1638/instruction_step_1_s0
3.311
3.644
i_tm1638/n127_s72
3.651
4.023
i_tm1638/instruction_step_1_s0
4.023
=====
HOLD
0.714
4.025
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/cur_state_1_s3
3.311
3.644
i_tm1638/tm1638_sio/next_state_1_s12
3.653
4.025
i_tm1638/tm1638_sio/cur_state_1_s3
4.025
=====
HOLD
0.715
4.026
3.311
CLK_ibuf
0.000
3.126
i_tm1638/instruction_step_3_s0
3.311
3.644
i_tm1638/n125_s83
3.654
4.026
i_tm1638/instruction_step_3_s0
4.026
