// Seed: 1439303253
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    output logic id_2,
    input logic id_3,
    input supply1 id_4,
    output uwire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output logic id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output logic id_14
);
  always_comb @(posedge id_8 or 1) begin
    if (1) id_9 <= id_3;
    else if (1) begin
      id_2 <= id_0;
    end else id_14 <= id_12 == 1;
  end
  module_0(
      id_8, id_11, id_4, id_4, id_4
  );
  wire id_16;
  wire id_17 = id_8;
endmodule
