Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  4 23:48:46 2025
| Host         : HOFUD running 64-bit major release  (build 9200)
| Command      : report_methodology -file silicon_dating_top_methodology_drc_routed.rpt -pb silicon_dating_top_methodology_drc_routed.pb -rpx silicon_dating_top_methodology_drc_routed.rpx
| Design       : silicon_dating_top
| Device       : xc7vx690tffg1157-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 8          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 1          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on debug_leds[0] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on debug_leds[1] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on debug_leds[2] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on debug_leds[3] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on debug_leds[4] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on debug_leds[5] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on debug_leds[6] relative to clock(s) clk_gbl
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on debug_leds[7] relative to clock(s) clk_gbl
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'rst_n' relative to clock clk_gbl for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp -nocase .*] 0.000 [get_ports rst_n]
C:/Users/RISHIK NAIR/Downloads/To-do/Silicon_dating/Silicon_dating.srcs/constrs_1/new/abc.xdc (Line: 16)
Related violations: <none>


