--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16305 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.587ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X29Y121.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.DQ     Tcko                  0.447   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X4Y121.D3      net (fanout=3)        4.540   comm_fpga_fx2/count<23>
    SLICE_X4Y121.COUT    Topcyd                0.260   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.DMUX    Tcind                 0.272   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X29Y121.C4     net (fanout=1)        4.615   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.538ns (1.377ns logic, 9.161ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_21 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_21 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.CQ     Tcko                  0.391   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_21
    SLICE_X4Y121.B4      net (fanout=3)        4.443   comm_fpga_fx2/count<21>
    SLICE_X4Y121.COUT    Topcyb                0.375   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<21>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.DMUX    Tcind                 0.272   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X29Y121.C4     net (fanout=1)        4.615   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.500ns (1.436ns logic, 9.064ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_20 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.422ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_20 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.AQ     Tcko                  0.391   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_20
    SLICE_X4Y121.A4      net (fanout=3)        4.345   comm_fpga_fx2/count<20>
    SLICE_X4Y121.COUT    Topcya                0.395   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<20>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X4Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X4Y123.DMUX    Tcind                 0.272   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X29Y121.C4     net (fanout=1)        4.615   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.422ns (1.456ns logic, 8.966ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X29Y121.C3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.485 - 0.493)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X4Y124.B2      net (fanout=64)       4.561   comm_fpga_fx2/state_FSM_FFd3
    SLICE_X4Y124.B       Tilo                  0.205   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next31_SW0
    SLICE_X29Y121.C3     net (fanout=8)        4.786   N23
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.265ns (0.918ns logic, 9.347ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.485 - 0.493)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.AQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X4Y124.B5      net (fanout=39)       4.169   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X4Y124.B       Tilo                  0.205   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next31_SW0
    SLICE_X29Y121.C3     net (fanout=8)        4.786   N23
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (0.918ns logic, 8.955ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.485 - 0.493)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y111.BQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X4Y124.B4      net (fanout=66)       4.024   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X4Y124.B       Tilo                  0.205   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next31_SW0
    SLICE_X29Y121.C3     net (fanout=8)        4.786   N23
    SLICE_X29Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (0.918ns logic, 8.810ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_23 (SLICE_X26Y121.D4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_21 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_21 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.CQ     Tcko                  0.391   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_21
    SLICE_X4Y121.B4      net (fanout=3)        4.443   comm_fpga_fx2/count<21>
    SLICE_X4Y121.DMUX    Topbd                 0.537   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<21>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.D4     net (fanout=1)        4.362   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<23>
    SLICE_X26Y121.CLK    Tas                   0.289   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.022ns (1.217ns logic, 8.805ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.012ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.DQ     Tcko                  0.447   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X4Y121.D3      net (fanout=3)        4.540   comm_fpga_fx2/count<23>
    SLICE_X4Y121.DMUX    Topdd                 0.374   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.D4     net (fanout=1)        4.362   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<23>
    SLICE_X26Y121.CLK    Tas                   0.289   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.012ns (1.110ns logic, 8.902ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_20 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_20 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.AQ     Tcko                  0.391   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_20
    SLICE_X4Y121.A4      net (fanout=3)        4.345   comm_fpga_fx2/count<20>
    SLICE_X4Y121.DMUX    Topad                 0.550   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<20>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.D4     net (fanout=1)        4.362   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<23>
    SLICE_X26Y121.CLK    Tas                   0.289   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                      9.937ns (1.230ns logic, 8.707ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 (SLICE_X5Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y90.BMUX     Tshcko                0.238   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<5>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3
    SLICE_X5Y90.DX       net (fanout=5)        0.114   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<3>
    SLICE_X5Y90.CLK      Tckdi       (-Th)    -0.059   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.297ns logic, 0.114ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (SLICE_X28Y98.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.DQ      Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X28Y98.D6      net (fanout=2)        0.023   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X28Y98.CLK     Tah         (-Th)    -0.190   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_24 (SLICE_X4Y124.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y124.AQ      Tcko                  0.200   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/count_24
    SLICE_X4Y124.A6      net (fanout=3)        0.026   comm_fpga_fx2/count<24>
    SLICE_X4Y124.CLK     Tah         (-Th)    -0.190   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next31
                                                       comm_fpga_fx2/count_24
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y46.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y46.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: state_wrappings/bram_template/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: state_wrappings/bram_template/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y39.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.587|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16305 paths, 0 nets, and 2025 connections

Design statistics:
   Minimum period:  10.587ns{1}   (Maximum frequency:  94.455MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul  8 17:04:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 455 MB



