
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000027a  00800100  00008b66  00008bfa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008b66  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003b1  0080037a  0080037a  00008e74  2**0
                  ALLOC
  3 .stab         000197c4  00000000  00000000  00008e74  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006d0b  00000000  00000000  00022638  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__ctors_end>
       4:	0c 94 75 27 	jmp	0x4eea	; 0x4eea <__vector_1>
       8:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
       c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      10:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      14:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      18:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      1c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      20:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      24:	0c 94 18 27 	jmp	0x4e30	; 0x4e30 <__vector_9>
      28:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      2c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      30:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      34:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      38:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      3c:	0c 94 94 26 	jmp	0x4d28	; 0x4d28 <__vector_15>
      40:	0c 94 94 26 	jmp	0x4d28	; 0x4d28 <__vector_15>
      44:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      48:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      4c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      50:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      54:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      58:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      5c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      60:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      64:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      68:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      6c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      70:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      74:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      78:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      7c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      80:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      84:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      88:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      8c:	d2 17       	cp	r29, r18
      8e:	d8 17       	cp	r29, r24
      90:	db 17       	cp	r29, r27
      92:	de 17       	cp	r29, r30
      94:	e1 17       	cp	r30, r17
      96:	e4 17       	cp	r30, r20
      98:	ea 17       	cp	r30, r26
      9a:	e7 17       	cp	r30, r23
      9c:	ed 17       	cp	r30, r29
      9e:	f0 17       	cp	r31, r16
      a0:	f3 17       	cp	r31, r19
      a2:	fc 17       	cp	r31, r28
      a4:	ff 17       	cp	r31, r31
      a6:	02 18       	sub	r0, r2
      a8:	05 18       	sub	r0, r5
      aa:	f9 17       	cp	r31, r25
      ac:	cf 17       	cp	r28, r31
      ae:	d5 17       	cp	r29, r21
      b0:	08 18       	sub	r0, r8
      b2:	0b 18       	sub	r0, r11
      b4:	f6 17       	cp	r31, r22
      b6:	cc 17       	cp	r28, r28
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x63>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2130>:
     13a:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     14a:	65 6d 0d 0a 00                                      em...

0000014f <__c.2204>:
     14f:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000156 <__c.2201>:
     156:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000165 <__c.2198>:
     165:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000176 <__c.2195>:
     176:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     186:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000191 <__c.2192>:
     191:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     1a1:	20 53 69 67 6e 61 6c 00                              Signal.

000001a9 <__c.2189>:
     1a9:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1b9:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001c9 <__c.2186>:
     1c9:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1d9:	72 6f 72 00                                         ror.

000001dd <__c.2183>:
     1dd:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001ee <__c.2180>:
     1ee:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1fe:	61 72 74 00                                         art.

00000202 <__c.2177>:
     202:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000211 <__c.2174>:
     211:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     221:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000022c <__c.2171>:
     22c:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000238 <__c.2168>:
     238:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     248:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     258:	20 6f 6b 3f 00                                       ok?.

0000025d <__c.2165>:
     25d:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     26d:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

0000027b <__c.2162>:
     27b:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     28b:	72 74 00                                            rt.

0000028e <__c.2159>:
     28e:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     29e:	49 44 00                                            ID.

000002a1 <__c.2156>:
     2a1:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     2b1:	20 57 61 6b 65 75 70 00                              Wakeup.

000002b9 <__c.2153>:
     2b9:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2c9:	6c 61 74 65 64 00                                   lated.

000002cf <__c.2150>:
     2cf:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2df:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002ea <__c.2147>:
     2ea:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2fa:	69 6e 74 65 72 00                                   inter.

00000300 <__c.2144>:
     300:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     310:	6c 6f 77 00                                         low.

00000314 <__c.2141>:
     314:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     324:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     334:	6e 6f 75 67 68 21 00                                nough!.

0000033b <__c.2137>:
     33b:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     34b:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     35b:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     36b:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000377 <__c.2134>:
     377:	29 3a 20 00                                         ): .

0000037b <__c.2132>:
     37b:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000387 <__c.2057>:
     387:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000396 <__c.2133>:
     396:	0a 0d 00                                            ...

00000399 <__c.2128>:
     399:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

000003a5 <font5x7>:
     3a5:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3b5:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3cd:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3dd:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3f5:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     405:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     415:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     425:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     435:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     445:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     455:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     465:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     475:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     485:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     495:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     4a5:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4b5:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4c5:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4d5:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4e5:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4f5:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     505:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     515:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     525:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     535:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     545:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     555:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     565:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     575:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     585:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     595:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     5a5:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5b5:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5c5:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5d5:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5e5:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5f5:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     605:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     615:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     631:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     641:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     681:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6c9:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6d9:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6e9:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6f9:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     709:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     731:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     741:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     751:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     761:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     771:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     781:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     791:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7b9:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7c9:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7d9:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7f1:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     801:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     811:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     821:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     831:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     841:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     851:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     861:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     871:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     881:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     891:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     8a1:	51 50 51 3c                                         QPQ<

000008a5 <__c.1865>:
     8a5:	6e 61 6e 00                                         nan.

000008a9 <__c.1863>:
     8a9:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8b9:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8c9:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8d9:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8e9:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8f9:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     909:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     919:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     929:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     939:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     949:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     959:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     969:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     979:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     989:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     999:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

000009a8 <__ctors_end>:
     9a8:	11 24       	eor	r1, r1
     9aa:	1f be       	out	0x3f, r1	; 63
     9ac:	cf ef       	ldi	r28, 0xFF	; 255
     9ae:	d0 e1       	ldi	r29, 0x10	; 16
     9b0:	de bf       	out	0x3e, r29	; 62
     9b2:	cd bf       	out	0x3d, r28	; 61

000009b4 <__do_copy_data>:
     9b4:	13 e0       	ldi	r17, 0x03	; 3
     9b6:	a0 e0       	ldi	r26, 0x00	; 0
     9b8:	b1 e0       	ldi	r27, 0x01	; 1
     9ba:	e6 e6       	ldi	r30, 0x66	; 102
     9bc:	fb e8       	ldi	r31, 0x8B	; 139
     9be:	00 e0       	ldi	r16, 0x00	; 0
     9c0:	0b bf       	out	0x3b, r16	; 59
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <__do_copy_data+0x14>
     9c4:	07 90       	elpm	r0, Z+
     9c6:	0d 92       	st	X+, r0
     9c8:	aa 37       	cpi	r26, 0x7A	; 122
     9ca:	b1 07       	cpc	r27, r17
     9cc:	d9 f7       	brne	.-10     	; 0x9c4 <__do_copy_data+0x10>

000009ce <__do_clear_bss>:
     9ce:	17 e0       	ldi	r17, 0x07	; 7
     9d0:	aa e7       	ldi	r26, 0x7A	; 122
     9d2:	b3 e0       	ldi	r27, 0x03	; 3
     9d4:	01 c0       	rjmp	.+2      	; 0x9d8 <.do_clear_bss_start>

000009d6 <.do_clear_bss_loop>:
     9d6:	1d 92       	st	X+, r1

000009d8 <.do_clear_bss_start>:
     9d8:	ab 32       	cpi	r26, 0x2B	; 43
     9da:	b1 07       	cpc	r27, r17
     9dc:	e1 f7       	brne	.-8      	; 0x9d6 <.do_clear_bss_loop>
     9de:	0e 94 44 07 	call	0xe88	; 0xe88 <main>
     9e2:	0c 94 b1 45 	jmp	0x8b62	; 0x8b62 <_exit>

000009e6 <__bad_interrupt>:
     9e6:	0c 94 6a 26 	jmp	0x4cd4	; 0x4cd4 <__vector_default>

000009ea <task_3_activity>:
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
TASK(2, 3, 0.5);
TASK(3, 5, 0.5);
     9ea:	6f 92       	push	r6
     9ec:	7f 92       	push	r7
     9ee:	8f 92       	push	r8
     9f0:	9f 92       	push	r9
     9f2:	af 92       	push	r10
     9f4:	bf 92       	push	r11
     9f6:	cf 92       	push	r12
     9f8:	df 92       	push	r13
     9fa:	ef 92       	push	r14
     9fc:	ff 92       	push	r15
     9fe:	0f 93       	push	r16
     a00:	1f 93       	push	r17
     a02:	cf 93       	push	r28
     a04:	df 93       	push	r29
     a06:	00 d0       	rcall	.+0      	; 0xa08 <task_3_activity+0x1e>
     a08:	00 d0       	rcall	.+0      	; 0xa0a <task_3_activity+0x20>
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	91 e0       	ldi	r25, 0x01	; 1
     a0e:	ad b7       	in	r26, 0x3d	; 61
     a10:	be b7       	in	r27, 0x3e	; 62
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	9c 93       	st	X, r25
     a16:	8e 93       	st	-X, r24
     a18:	11 97       	sbiw	r26, 0x01	; 1
     a1a:	14 96       	adiw	r26, 0x04	; 4
     a1c:	1c 92       	st	X, r1
     a1e:	1e 92       	st	-X, r1
     a20:	13 97       	sbiw	r26, 0x03	; 3
     a22:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     a26:	0f 90       	pop	r0
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0e 94 aa 20 	call	0x4154	; 0x4154 <nrk_get_pid>
     a32:	00 d0       	rcall	.+0      	; 0xa34 <task_3_activity+0x4a>
     a34:	00 d0       	rcall	.+0      	; 0xa36 <task_3_activity+0x4c>
     a36:	00 d0       	rcall	.+0      	; 0xa38 <task_3_activity+0x4e>
     a38:	ed b7       	in	r30, 0x3d	; 61
     a3a:	fe b7       	in	r31, 0x3e	; 62
     a3c:	31 96       	adiw	r30, 0x01	; 1
     a3e:	2a e1       	ldi	r18, 0x1A	; 26
     a40:	31 e0       	ldi	r19, 0x01	; 1
     a42:	ad b7       	in	r26, 0x3d	; 61
     a44:	be b7       	in	r27, 0x3e	; 62
     a46:	12 96       	adiw	r26, 0x02	; 2
     a48:	3c 93       	st	X, r19
     a4a:	2e 93       	st	-X, r18
     a4c:	11 97       	sbiw	r26, 0x01	; 1
     a4e:	23 e0       	ldi	r18, 0x03	; 3
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	33 83       	std	Z+3, r19	; 0x03
     a54:	22 83       	std	Z+2, r18	; 0x02
     a56:	84 83       	std	Z+4, r24	; 0x04
     a58:	15 82       	std	Z+5, r1	; 0x05
     a5a:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     a5e:	ed b7       	in	r30, 0x3d	; 61
     a60:	fe b7       	in	r31, 0x3e	; 62
     a62:	36 96       	adiw	r30, 0x06	; 6
     a64:	0f b6       	in	r0, 0x3f	; 63
     a66:	f8 94       	cli
     a68:	fe bf       	out	0x3e, r31	; 62
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	ed bf       	out	0x3d, r30	; 61
     a6e:	00 e0       	ldi	r16, 0x00	; 0
     a70:	10 e0       	ldi	r17, 0x00	; 0
     a72:	4a e2       	ldi	r20, 0x2A	; 42
     a74:	e4 2e       	mov	r14, r20
     a76:	41 e0       	ldi	r20, 0x01	; 1
     a78:	f4 2e       	mov	r15, r20
     a7a:	c3 e0       	ldi	r28, 0x03	; 3
     a7c:	d0 e0       	ldi	r29, 0x00	; 0
     a7e:	3e e4       	ldi	r19, 0x4E	; 78
     a80:	c3 2e       	mov	r12, r19
     a82:	31 e0       	ldi	r19, 0x01	; 1
     a84:	d3 2e       	mov	r13, r19
     a86:	27 e8       	ldi	r18, 0x87	; 135
     a88:	a2 2e       	mov	r10, r18
     a8a:	21 e0       	ldi	r18, 0x01	; 1
     a8c:	b2 2e       	mov	r11, r18
     a8e:	92 ea       	ldi	r25, 0xA2	; 162
     a90:	89 2e       	mov	r8, r25
     a92:	91 e0       	ldi	r25, 0x01	; 1
     a94:	99 2e       	mov	r9, r25
     a96:	83 eb       	ldi	r24, 0xB3	; 179
     a98:	68 2e       	mov	r6, r24
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	78 2e       	mov	r7, r24
     a9e:	00 d0       	rcall	.+0      	; 0xaa0 <task_3_activity+0xb6>
     aa0:	00 d0       	rcall	.+0      	; 0xaa2 <task_3_activity+0xb8>
     aa2:	00 d0       	rcall	.+0      	; 0xaa4 <task_3_activity+0xba>
     aa4:	ed b7       	in	r30, 0x3d	; 61
     aa6:	fe b7       	in	r31, 0x3e	; 62
     aa8:	31 96       	adiw	r30, 0x01	; 1
     aaa:	ad b7       	in	r26, 0x3d	; 61
     aac:	be b7       	in	r27, 0x3e	; 62
     aae:	12 96       	adiw	r26, 0x02	; 2
     ab0:	fc 92       	st	X, r15
     ab2:	ee 92       	st	-X, r14
     ab4:	11 97       	sbiw	r26, 0x01	; 1
     ab6:	d3 83       	std	Z+3, r29	; 0x03
     ab8:	c2 83       	std	Z+2, r28	; 0x02
     aba:	15 83       	std	Z+5, r17	; 0x05
     abc:	04 83       	std	Z+4, r16	; 0x04
     abe:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     ac2:	0f 90       	pop	r0
     ac4:	0f 90       	pop	r0
     ac6:	ed b7       	in	r30, 0x3d	; 61
     ac8:	fe b7       	in	r31, 0x3e	; 62
     aca:	d2 82       	std	Z+2, r13	; 0x02
     acc:	c1 82       	std	Z+1, r12	; 0x01
     ace:	d4 83       	std	Z+4, r29	; 0x04
     ad0:	c3 83       	std	Z+3, r28	; 0x03
     ad2:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     ad6:	0f 90       	pop	r0
     ad8:	0f 90       	pop	r0
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
     ade:	80 91 18 04 	lds	r24, 0x0418
     ae2:	90 91 19 04 	lds	r25, 0x0419
     ae6:	0e 94 9f 1c 	call	0x393e	; 0x393e <nrk_sem_pend>
     aea:	8f 3f       	cpi	r24, 0xFF	; 255
     aec:	21 f4       	brne	.+8      	; 0xaf6 <task_3_activity+0x10c>
     aee:	86 e7       	ldi	r24, 0x76	; 118
     af0:	91 e0       	ldi	r25, 0x01	; 1
     af2:	0e 94 78 43 	call	0x86f0	; 0x86f0 <puts>
     af6:	00 d0       	rcall	.+0      	; 0xaf8 <task_3_activity+0x10e>
     af8:	00 d0       	rcall	.+0      	; 0xafa <task_3_activity+0x110>
     afa:	ad b7       	in	r26, 0x3d	; 61
     afc:	be b7       	in	r27, 0x3e	; 62
     afe:	12 96       	adiw	r26, 0x02	; 2
     b00:	bc 92       	st	X, r11
     b02:	ae 92       	st	-X, r10
     b04:	11 97       	sbiw	r26, 0x01	; 1
     b06:	14 96       	adiw	r26, 0x04	; 4
     b08:	dc 93       	st	X, r29
     b0a:	ce 93       	st	-X, r28
     b0c:	13 97       	sbiw	r26, 0x03	; 3
     b0e:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     b12:	0f 90       	pop	r0
     b14:	0f 90       	pop	r0
     b16:	0f 90       	pop	r0
     b18:	0f 90       	pop	r0
     b1a:	80 91 18 04 	lds	r24, 0x0418
     b1e:	90 91 19 04 	lds	r25, 0x0419
     b22:	0e 94 21 1c 	call	0x3842	; 0x3842 <nrk_sem_post>
     b26:	8f 3f       	cpi	r24, 0xFF	; 255
     b28:	71 f4       	brne	.+28     	; 0xb46 <task_3_activity+0x15c>
     b2a:	00 d0       	rcall	.+0      	; 0xb2c <task_3_activity+0x142>
     b2c:	00 d0       	rcall	.+0      	; 0xb2e <task_3_activity+0x144>
     b2e:	ed b7       	in	r30, 0x3d	; 61
     b30:	fe b7       	in	r31, 0x3e	; 62
     b32:	92 82       	std	Z+2, r9	; 0x02
     b34:	81 82       	std	Z+1, r8	; 0x01
     b36:	d4 83       	std	Z+4, r29	; 0x04
     b38:	c3 83       	std	Z+3, r28	; 0x03
     b3a:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     b3e:	0f 90       	pop	r0
     b40:	0f 90       	pop	r0
     b42:	0f 90       	pop	r0
     b44:	0f 90       	pop	r0
     b46:	00 d0       	rcall	.+0      	; 0xb48 <task_3_activity+0x15e>
     b48:	00 d0       	rcall	.+0      	; 0xb4a <task_3_activity+0x160>
     b4a:	ad b7       	in	r26, 0x3d	; 61
     b4c:	be b7       	in	r27, 0x3e	; 62
     b4e:	12 96       	adiw	r26, 0x02	; 2
     b50:	7c 92       	st	X, r7
     b52:	6e 92       	st	-X, r6
     b54:	11 97       	sbiw	r26, 0x01	; 1
     b56:	14 96       	adiw	r26, 0x04	; 4
     b58:	dc 93       	st	X, r29
     b5a:	ce 93       	st	-X, r28
     b5c:	13 97       	sbiw	r26, 0x03	; 3
     b5e:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     b62:	0f 90       	pop	r0
     b64:	0f 90       	pop	r0
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0e 94 17 20 	call	0x402e	; 0x402e <nrk_wait_until_next_period>
     b6e:	0f 5f       	subi	r16, 0xFF	; 255
     b70:	1f 4f       	sbci	r17, 0xFF	; 255
     b72:	95 cf       	rjmp	.-214    	; 0xa9e <task_3_activity+0xb4>

00000b74 <task_2_activity>:
//Semaphore shared among resources.
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
TASK(2, 3, 0.5);
     b74:	6f 92       	push	r6
     b76:	7f 92       	push	r7
     b78:	8f 92       	push	r8
     b7a:	9f 92       	push	r9
     b7c:	af 92       	push	r10
     b7e:	bf 92       	push	r11
     b80:	cf 92       	push	r12
     b82:	df 92       	push	r13
     b84:	ef 92       	push	r14
     b86:	ff 92       	push	r15
     b88:	0f 93       	push	r16
     b8a:	1f 93       	push	r17
     b8c:	cf 93       	push	r28
     b8e:	df 93       	push	r29
     b90:	00 d0       	rcall	.+0      	; 0xb92 <task_2_activity+0x1e>
     b92:	00 d0       	rcall	.+0      	; 0xb94 <task_2_activity+0x20>
     b94:	80 e0       	ldi	r24, 0x00	; 0
     b96:	91 e0       	ldi	r25, 0x01	; 1
     b98:	ad b7       	in	r26, 0x3d	; 61
     b9a:	be b7       	in	r27, 0x3e	; 62
     b9c:	12 96       	adiw	r26, 0x02	; 2
     b9e:	9c 93       	st	X, r25
     ba0:	8e 93       	st	-X, r24
     ba2:	11 97       	sbiw	r26, 0x01	; 1
     ba4:	14 96       	adiw	r26, 0x04	; 4
     ba6:	1c 92       	st	X, r1
     ba8:	1e 92       	st	-X, r1
     baa:	13 97       	sbiw	r26, 0x03	; 3
     bac:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     bb0:	0f 90       	pop	r0
     bb2:	0f 90       	pop	r0
     bb4:	0f 90       	pop	r0
     bb6:	0f 90       	pop	r0
     bb8:	0e 94 aa 20 	call	0x4154	; 0x4154 <nrk_get_pid>
     bbc:	00 d0       	rcall	.+0      	; 0xbbe <task_2_activity+0x4a>
     bbe:	00 d0       	rcall	.+0      	; 0xbc0 <task_2_activity+0x4c>
     bc0:	00 d0       	rcall	.+0      	; 0xbc2 <task_2_activity+0x4e>
     bc2:	ed b7       	in	r30, 0x3d	; 61
     bc4:	fe b7       	in	r31, 0x3e	; 62
     bc6:	31 96       	adiw	r30, 0x01	; 1
     bc8:	2a e1       	ldi	r18, 0x1A	; 26
     bca:	31 e0       	ldi	r19, 0x01	; 1
     bcc:	ad b7       	in	r26, 0x3d	; 61
     bce:	be b7       	in	r27, 0x3e	; 62
     bd0:	12 96       	adiw	r26, 0x02	; 2
     bd2:	3c 93       	st	X, r19
     bd4:	2e 93       	st	-X, r18
     bd6:	11 97       	sbiw	r26, 0x01	; 1
     bd8:	22 e0       	ldi	r18, 0x02	; 2
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	33 83       	std	Z+3, r19	; 0x03
     bde:	22 83       	std	Z+2, r18	; 0x02
     be0:	84 83       	std	Z+4, r24	; 0x04
     be2:	15 82       	std	Z+5, r1	; 0x05
     be4:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     be8:	ed b7       	in	r30, 0x3d	; 61
     bea:	fe b7       	in	r31, 0x3e	; 62
     bec:	36 96       	adiw	r30, 0x06	; 6
     bee:	0f b6       	in	r0, 0x3f	; 63
     bf0:	f8 94       	cli
     bf2:	fe bf       	out	0x3e, r31	; 62
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	ed bf       	out	0x3d, r30	; 61
     bf8:	00 e0       	ldi	r16, 0x00	; 0
     bfa:	10 e0       	ldi	r17, 0x00	; 0
     bfc:	fa e2       	ldi	r31, 0x2A	; 42
     bfe:	ef 2e       	mov	r14, r31
     c00:	f1 e0       	ldi	r31, 0x01	; 1
     c02:	ff 2e       	mov	r15, r31
     c04:	c2 e0       	ldi	r28, 0x02	; 2
     c06:	d0 e0       	ldi	r29, 0x00	; 0
     c08:	ee e4       	ldi	r30, 0x4E	; 78
     c0a:	ce 2e       	mov	r12, r30
     c0c:	e1 e0       	ldi	r30, 0x01	; 1
     c0e:	de 2e       	mov	r13, r30
     c10:	77 e8       	ldi	r23, 0x87	; 135
     c12:	a7 2e       	mov	r10, r23
     c14:	71 e0       	ldi	r23, 0x01	; 1
     c16:	b7 2e       	mov	r11, r23
     c18:	62 ea       	ldi	r22, 0xA2	; 162
     c1a:	86 2e       	mov	r8, r22
     c1c:	61 e0       	ldi	r22, 0x01	; 1
     c1e:	96 2e       	mov	r9, r22
     c20:	53 eb       	ldi	r21, 0xB3	; 179
     c22:	65 2e       	mov	r6, r21
     c24:	51 e0       	ldi	r21, 0x01	; 1
     c26:	75 2e       	mov	r7, r21
     c28:	00 d0       	rcall	.+0      	; 0xc2a <task_2_activity+0xb6>
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <task_2_activity+0xb8>
     c2c:	00 d0       	rcall	.+0      	; 0xc2e <task_2_activity+0xba>
     c2e:	ed b7       	in	r30, 0x3d	; 61
     c30:	fe b7       	in	r31, 0x3e	; 62
     c32:	31 96       	adiw	r30, 0x01	; 1
     c34:	ad b7       	in	r26, 0x3d	; 61
     c36:	be b7       	in	r27, 0x3e	; 62
     c38:	12 96       	adiw	r26, 0x02	; 2
     c3a:	fc 92       	st	X, r15
     c3c:	ee 92       	st	-X, r14
     c3e:	11 97       	sbiw	r26, 0x01	; 1
     c40:	d3 83       	std	Z+3, r29	; 0x03
     c42:	c2 83       	std	Z+2, r28	; 0x02
     c44:	15 83       	std	Z+5, r17	; 0x05
     c46:	04 83       	std	Z+4, r16	; 0x04
     c48:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     c4c:	0f 90       	pop	r0
     c4e:	0f 90       	pop	r0
     c50:	ed b7       	in	r30, 0x3d	; 61
     c52:	fe b7       	in	r31, 0x3e	; 62
     c54:	d2 82       	std	Z+2, r13	; 0x02
     c56:	c1 82       	std	Z+1, r12	; 0x01
     c58:	d4 83       	std	Z+4, r29	; 0x04
     c5a:	c3 83       	std	Z+3, r28	; 0x03
     c5c:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     c60:	0f 90       	pop	r0
     c62:	0f 90       	pop	r0
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	80 91 18 04 	lds	r24, 0x0418
     c6c:	90 91 19 04 	lds	r25, 0x0419
     c70:	0e 94 9f 1c 	call	0x393e	; 0x393e <nrk_sem_pend>
     c74:	8f 3f       	cpi	r24, 0xFF	; 255
     c76:	21 f4       	brne	.+8      	; 0xc80 <task_2_activity+0x10c>
     c78:	86 e7       	ldi	r24, 0x76	; 118
     c7a:	91 e0       	ldi	r25, 0x01	; 1
     c7c:	0e 94 78 43 	call	0x86f0	; 0x86f0 <puts>
     c80:	00 d0       	rcall	.+0      	; 0xc82 <task_2_activity+0x10e>
     c82:	00 d0       	rcall	.+0      	; 0xc84 <task_2_activity+0x110>
     c84:	ad b7       	in	r26, 0x3d	; 61
     c86:	be b7       	in	r27, 0x3e	; 62
     c88:	12 96       	adiw	r26, 0x02	; 2
     c8a:	bc 92       	st	X, r11
     c8c:	ae 92       	st	-X, r10
     c8e:	11 97       	sbiw	r26, 0x01	; 1
     c90:	14 96       	adiw	r26, 0x04	; 4
     c92:	dc 93       	st	X, r29
     c94:	ce 93       	st	-X, r28
     c96:	13 97       	sbiw	r26, 0x03	; 3
     c98:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     c9c:	0f 90       	pop	r0
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	0f 90       	pop	r0
     ca4:	80 91 18 04 	lds	r24, 0x0418
     ca8:	90 91 19 04 	lds	r25, 0x0419
     cac:	0e 94 21 1c 	call	0x3842	; 0x3842 <nrk_sem_post>
     cb0:	8f 3f       	cpi	r24, 0xFF	; 255
     cb2:	71 f4       	brne	.+28     	; 0xcd0 <task_2_activity+0x15c>
     cb4:	00 d0       	rcall	.+0      	; 0xcb6 <task_2_activity+0x142>
     cb6:	00 d0       	rcall	.+0      	; 0xcb8 <task_2_activity+0x144>
     cb8:	ed b7       	in	r30, 0x3d	; 61
     cba:	fe b7       	in	r31, 0x3e	; 62
     cbc:	92 82       	std	Z+2, r9	; 0x02
     cbe:	81 82       	std	Z+1, r8	; 0x01
     cc0:	d4 83       	std	Z+4, r29	; 0x04
     cc2:	c3 83       	std	Z+3, r28	; 0x03
     cc4:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     cc8:	0f 90       	pop	r0
     cca:	0f 90       	pop	r0
     ccc:	0f 90       	pop	r0
     cce:	0f 90       	pop	r0
     cd0:	00 d0       	rcall	.+0      	; 0xcd2 <task_2_activity+0x15e>
     cd2:	00 d0       	rcall	.+0      	; 0xcd4 <task_2_activity+0x160>
     cd4:	ad b7       	in	r26, 0x3d	; 61
     cd6:	be b7       	in	r27, 0x3e	; 62
     cd8:	12 96       	adiw	r26, 0x02	; 2
     cda:	7c 92       	st	X, r7
     cdc:	6e 92       	st	-X, r6
     cde:	11 97       	sbiw	r26, 0x01	; 1
     ce0:	14 96       	adiw	r26, 0x04	; 4
     ce2:	dc 93       	st	X, r29
     ce4:	ce 93       	st	-X, r28
     ce6:	13 97       	sbiw	r26, 0x03	; 3
     ce8:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     cec:	0f 90       	pop	r0
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	0e 94 17 20 	call	0x402e	; 0x402e <nrk_wait_until_next_period>
     cf8:	0f 5f       	subi	r16, 0xFF	; 255
     cfa:	1f 4f       	sbci	r17, 0xFF	; 255
     cfc:	95 cf       	rjmp	.-214    	; 0xc28 <task_2_activity+0xb4>

00000cfe <task_1_activity>:

//Semaphore shared among resources.
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
     cfe:	6f 92       	push	r6
     d00:	7f 92       	push	r7
     d02:	8f 92       	push	r8
     d04:	9f 92       	push	r9
     d06:	af 92       	push	r10
     d08:	bf 92       	push	r11
     d0a:	cf 92       	push	r12
     d0c:	df 92       	push	r13
     d0e:	ef 92       	push	r14
     d10:	ff 92       	push	r15
     d12:	0f 93       	push	r16
     d14:	1f 93       	push	r17
     d16:	cf 93       	push	r28
     d18:	df 93       	push	r29
     d1a:	00 d0       	rcall	.+0      	; 0xd1c <task_1_activity+0x1e>
     d1c:	00 d0       	rcall	.+0      	; 0xd1e <task_1_activity+0x20>
     d1e:	80 e0       	ldi	r24, 0x00	; 0
     d20:	91 e0       	ldi	r25, 0x01	; 1
     d22:	ad b7       	in	r26, 0x3d	; 61
     d24:	be b7       	in	r27, 0x3e	; 62
     d26:	12 96       	adiw	r26, 0x02	; 2
     d28:	9c 93       	st	X, r25
     d2a:	8e 93       	st	-X, r24
     d2c:	11 97       	sbiw	r26, 0x01	; 1
     d2e:	14 96       	adiw	r26, 0x04	; 4
     d30:	1c 92       	st	X, r1
     d32:	1e 92       	st	-X, r1
     d34:	13 97       	sbiw	r26, 0x03	; 3
     d36:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     d3a:	0f 90       	pop	r0
     d3c:	0f 90       	pop	r0
     d3e:	0f 90       	pop	r0
     d40:	0f 90       	pop	r0
     d42:	0e 94 aa 20 	call	0x4154	; 0x4154 <nrk_get_pid>
     d46:	00 d0       	rcall	.+0      	; 0xd48 <task_1_activity+0x4a>
     d48:	00 d0       	rcall	.+0      	; 0xd4a <task_1_activity+0x4c>
     d4a:	00 d0       	rcall	.+0      	; 0xd4c <task_1_activity+0x4e>
     d4c:	ed b7       	in	r30, 0x3d	; 61
     d4e:	fe b7       	in	r31, 0x3e	; 62
     d50:	31 96       	adiw	r30, 0x01	; 1
     d52:	2a e1       	ldi	r18, 0x1A	; 26
     d54:	31 e0       	ldi	r19, 0x01	; 1
     d56:	ad b7       	in	r26, 0x3d	; 61
     d58:	be b7       	in	r27, 0x3e	; 62
     d5a:	12 96       	adiw	r26, 0x02	; 2
     d5c:	3c 93       	st	X, r19
     d5e:	2e 93       	st	-X, r18
     d60:	11 97       	sbiw	r26, 0x01	; 1
     d62:	21 e0       	ldi	r18, 0x01	; 1
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	33 83       	std	Z+3, r19	; 0x03
     d68:	22 83       	std	Z+2, r18	; 0x02
     d6a:	84 83       	std	Z+4, r24	; 0x04
     d6c:	15 82       	std	Z+5, r1	; 0x05
     d6e:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     d72:	ed b7       	in	r30, 0x3d	; 61
     d74:	fe b7       	in	r31, 0x3e	; 62
     d76:	36 96       	adiw	r30, 0x06	; 6
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	fe bf       	out	0x3e, r31	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	ed bf       	out	0x3d, r30	; 61
     d82:	00 e0       	ldi	r16, 0x00	; 0
     d84:	10 e0       	ldi	r17, 0x00	; 0
     d86:	2a e2       	ldi	r18, 0x2A	; 42
     d88:	e2 2e       	mov	r14, r18
     d8a:	21 e0       	ldi	r18, 0x01	; 1
     d8c:	f2 2e       	mov	r15, r18
     d8e:	c1 e0       	ldi	r28, 0x01	; 1
     d90:	d0 e0       	ldi	r29, 0x00	; 0
     d92:	9e e4       	ldi	r25, 0x4E	; 78
     d94:	c9 2e       	mov	r12, r25
     d96:	91 e0       	ldi	r25, 0x01	; 1
     d98:	d9 2e       	mov	r13, r25
     d9a:	87 e8       	ldi	r24, 0x87	; 135
     d9c:	a8 2e       	mov	r10, r24
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	b8 2e       	mov	r11, r24
     da2:	b2 ea       	ldi	r27, 0xA2	; 162
     da4:	8b 2e       	mov	r8, r27
     da6:	b1 e0       	ldi	r27, 0x01	; 1
     da8:	9b 2e       	mov	r9, r27
     daa:	a3 eb       	ldi	r26, 0xB3	; 179
     dac:	6a 2e       	mov	r6, r26
     dae:	a1 e0       	ldi	r26, 0x01	; 1
     db0:	7a 2e       	mov	r7, r26
     db2:	00 d0       	rcall	.+0      	; 0xdb4 <task_1_activity+0xb6>
     db4:	00 d0       	rcall	.+0      	; 0xdb6 <task_1_activity+0xb8>
     db6:	00 d0       	rcall	.+0      	; 0xdb8 <task_1_activity+0xba>
     db8:	ed b7       	in	r30, 0x3d	; 61
     dba:	fe b7       	in	r31, 0x3e	; 62
     dbc:	31 96       	adiw	r30, 0x01	; 1
     dbe:	ad b7       	in	r26, 0x3d	; 61
     dc0:	be b7       	in	r27, 0x3e	; 62
     dc2:	12 96       	adiw	r26, 0x02	; 2
     dc4:	fc 92       	st	X, r15
     dc6:	ee 92       	st	-X, r14
     dc8:	11 97       	sbiw	r26, 0x01	; 1
     dca:	d3 83       	std	Z+3, r29	; 0x03
     dcc:	c2 83       	std	Z+2, r28	; 0x02
     dce:	15 83       	std	Z+5, r17	; 0x05
     dd0:	04 83       	std	Z+4, r16	; 0x04
     dd2:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     dd6:	0f 90       	pop	r0
     dd8:	0f 90       	pop	r0
     dda:	ed b7       	in	r30, 0x3d	; 61
     ddc:	fe b7       	in	r31, 0x3e	; 62
     dde:	d2 82       	std	Z+2, r13	; 0x02
     de0:	c1 82       	std	Z+1, r12	; 0x01
     de2:	d4 83       	std	Z+4, r29	; 0x04
     de4:	c3 83       	std	Z+3, r28	; 0x03
     de6:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     dea:	0f 90       	pop	r0
     dec:	0f 90       	pop	r0
     dee:	0f 90       	pop	r0
     df0:	0f 90       	pop	r0
     df2:	80 91 18 04 	lds	r24, 0x0418
     df6:	90 91 19 04 	lds	r25, 0x0419
     dfa:	0e 94 9f 1c 	call	0x393e	; 0x393e <nrk_sem_pend>
     dfe:	8f 3f       	cpi	r24, 0xFF	; 255
     e00:	21 f4       	brne	.+8      	; 0xe0a <task_1_activity+0x10c>
     e02:	86 e7       	ldi	r24, 0x76	; 118
     e04:	91 e0       	ldi	r25, 0x01	; 1
     e06:	0e 94 78 43 	call	0x86f0	; 0x86f0 <puts>
     e0a:	00 d0       	rcall	.+0      	; 0xe0c <task_1_activity+0x10e>
     e0c:	00 d0       	rcall	.+0      	; 0xe0e <task_1_activity+0x110>
     e0e:	ad b7       	in	r26, 0x3d	; 61
     e10:	be b7       	in	r27, 0x3e	; 62
     e12:	12 96       	adiw	r26, 0x02	; 2
     e14:	bc 92       	st	X, r11
     e16:	ae 92       	st	-X, r10
     e18:	11 97       	sbiw	r26, 0x01	; 1
     e1a:	14 96       	adiw	r26, 0x04	; 4
     e1c:	dc 93       	st	X, r29
     e1e:	ce 93       	st	-X, r28
     e20:	13 97       	sbiw	r26, 0x03	; 3
     e22:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	80 91 18 04 	lds	r24, 0x0418
     e32:	90 91 19 04 	lds	r25, 0x0419
     e36:	0e 94 21 1c 	call	0x3842	; 0x3842 <nrk_sem_post>
     e3a:	8f 3f       	cpi	r24, 0xFF	; 255
     e3c:	71 f4       	brne	.+28     	; 0xe5a <task_1_activity+0x15c>
     e3e:	00 d0       	rcall	.+0      	; 0xe40 <task_1_activity+0x142>
     e40:	00 d0       	rcall	.+0      	; 0xe42 <task_1_activity+0x144>
     e42:	ed b7       	in	r30, 0x3d	; 61
     e44:	fe b7       	in	r31, 0x3e	; 62
     e46:	92 82       	std	Z+2, r9	; 0x02
     e48:	81 82       	std	Z+1, r8	; 0x01
     e4a:	d4 83       	std	Z+4, r29	; 0x04
     e4c:	c3 83       	std	Z+3, r28	; 0x03
     e4e:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     e52:	0f 90       	pop	r0
     e54:	0f 90       	pop	r0
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	00 d0       	rcall	.+0      	; 0xe5c <task_1_activity+0x15e>
     e5c:	00 d0       	rcall	.+0      	; 0xe5e <task_1_activity+0x160>
     e5e:	ad b7       	in	r26, 0x3d	; 61
     e60:	be b7       	in	r27, 0x3e	; 62
     e62:	12 96       	adiw	r26, 0x02	; 2
     e64:	7c 92       	st	X, r7
     e66:	6e 92       	st	-X, r6
     e68:	11 97       	sbiw	r26, 0x01	; 1
     e6a:	14 96       	adiw	r26, 0x04	; 4
     e6c:	dc 93       	st	X, r29
     e6e:	ce 93       	st	-X, r28
     e70:	13 97       	sbiw	r26, 0x03	; 3
     e72:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
     e76:	0f 90       	pop	r0
     e78:	0f 90       	pop	r0
     e7a:	0f 90       	pop	r0
     e7c:	0f 90       	pop	r0
     e7e:	0e 94 17 20 	call	0x402e	; 0x402e <nrk_wait_until_next_period>
     e82:	0f 5f       	subi	r16, 0xFF	; 255
     e84:	1f 4f       	sbci	r17, 0xFF	; 255
     e86:	95 cf       	rjmp	.-214    	; 0xdb2 <task_1_activity+0xb4>

00000e88 <main>:
TASK(2, 3, 0.5);
TASK(3, 5, 0.5);

int main ()
{
     e88:	1f 93       	push	r17
    nrk_setup_ports();
     e8a:	0e 94 57 13 	call	0x26ae	; 0x26ae <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     e8e:	87 e0       	ldi	r24, 0x07	; 7
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	0e 94 a6 13 	call	0x274c	; 0x274c <nrk_setup_uart>

    printf( "Starting up...\r\n" );
     e96:	8f ec       	ldi	r24, 0xCF	; 207
     e98:	91 e0       	ldi	r25, 0x01	; 1
     e9a:	0e 94 78 43 	call	0x86f0	; 0x86f0 <puts>

    nrk_init();
     e9e:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_init>

    nrk_time_set(0,0);
     ea2:	60 e0       	ldi	r22, 0x00	; 0
     ea4:	70 e0       	ldi	r23, 0x00	; 0
     ea6:	cb 01       	movw	r24, r22
     ea8:	20 e0       	ldi	r18, 0x00	; 0
     eaa:	30 e0       	ldi	r19, 0x00	; 0
     eac:	a9 01       	movw	r20, r18
     eae:	0e 94 1b 22 	call	0x4436	; 0x4436 <nrk_time_set>

    //Initialize tasks 
    INITIALIZE_TASK(1, 3);
     eb2:	11 e0       	ldi	r17, 0x01	; 1
     eb4:	10 93 71 05 	sts	0x0571, r17
     eb8:	87 e1       	ldi	r24, 0x17	; 23
     eba:	94 e0       	ldi	r25, 0x04	; 4
     ebc:	90 93 6c 05 	sts	0x056C, r25
     ec0:	80 93 6b 05 	sts	0x056B, r24
     ec4:	87 e9       	ldi	r24, 0x97	; 151
     ec6:	93 e0       	ldi	r25, 0x03	; 3
     ec8:	90 93 6e 05 	sts	0x056E, r25
     ecc:	80 93 6d 05 	sts	0x056D, r24
     ed0:	10 93 73 05 	sts	0x0573, r17
     ed4:	8f e7       	ldi	r24, 0x7F	; 127
     ed6:	96 e0       	ldi	r25, 0x06	; 6
     ed8:	90 93 70 05 	sts	0x0570, r25
     edc:	80 93 6f 05 	sts	0x056F, r24
     ee0:	82 e0       	ldi	r24, 0x02	; 2
     ee2:	80 93 72 05 	sts	0x0572, r24
     ee6:	10 93 74 05 	sts	0x0574, r17
     eea:	80 91 df 01 	lds	r24, 0x01DF
     eee:	90 91 e0 01 	lds	r25, 0x01E0
     ef2:	a0 91 e1 01 	lds	r26, 0x01E1
     ef6:	b0 91 e2 01 	lds	r27, 0x01E2
     efa:	80 93 75 05 	sts	0x0575, r24
     efe:	90 93 76 05 	sts	0x0576, r25
     f02:	a0 93 77 05 	sts	0x0577, r26
     f06:	b0 93 78 05 	sts	0x0578, r27
     f0a:	10 92 79 05 	sts	0x0579, r1
     f0e:	10 92 7a 05 	sts	0x057A, r1
     f12:	10 92 7b 05 	sts	0x057B, r1
     f16:	10 92 7c 05 	sts	0x057C, r1
     f1a:	80 91 7a 03 	lds	r24, 0x037A
     f1e:	90 91 7b 03 	lds	r25, 0x037B
     f22:	a0 91 7c 03 	lds	r26, 0x037C
     f26:	b0 91 7d 03 	lds	r27, 0x037D
     f2a:	80 93 7d 05 	sts	0x057D, r24
     f2e:	90 93 7e 05 	sts	0x057E, r25
     f32:	a0 93 7f 05 	sts	0x057F, r26
     f36:	b0 93 80 05 	sts	0x0580, r27
     f3a:	10 92 81 05 	sts	0x0581, r1
     f3e:	10 92 82 05 	sts	0x0582, r1
     f42:	10 92 83 05 	sts	0x0583, r1
     f46:	10 92 84 05 	sts	0x0584, r1
     f4a:	10 92 85 05 	sts	0x0585, r1
     f4e:	10 92 86 05 	sts	0x0586, r1
     f52:	10 92 87 05 	sts	0x0587, r1
     f56:	10 92 88 05 	sts	0x0588, r1
     f5a:	10 92 89 05 	sts	0x0589, r1
     f5e:	10 92 8a 05 	sts	0x058A, r1
     f62:	10 92 8b 05 	sts	0x058B, r1
     f66:	10 92 8c 05 	sts	0x058C, r1
     f6a:	8a e6       	ldi	r24, 0x6A	; 106
     f6c:	95 e0       	ldi	r25, 0x05	; 5
     f6e:	0e 94 63 1e 	call	0x3cc6	; 0x3cc6 <nrk_activate_task>
    INITIALIZE_TASK(2, 3);
     f72:	10 93 a2 04 	sts	0x04A2, r17
     f76:	82 e4       	ldi	r24, 0x42	; 66
     f78:	95 e0       	ldi	r25, 0x05	; 5
     f7a:	90 93 9d 04 	sts	0x049D, r25
     f7e:	80 93 9c 04 	sts	0x049C, r24
     f82:	82 ec       	ldi	r24, 0xC2	; 194
     f84:	94 e0       	ldi	r25, 0x04	; 4
     f86:	90 93 9f 04 	sts	0x049F, r25
     f8a:	80 93 9e 04 	sts	0x049E, r24
     f8e:	10 93 a4 04 	sts	0x04A4, r17
     f92:	8a eb       	ldi	r24, 0xBA	; 186
     f94:	95 e0       	ldi	r25, 0x05	; 5
     f96:	90 93 a1 04 	sts	0x04A1, r25
     f9a:	80 93 a0 04 	sts	0x04A0, r24
     f9e:	10 93 a3 04 	sts	0x04A3, r17
     fa2:	10 93 a5 04 	sts	0x04A5, r17
     fa6:	80 91 e3 01 	lds	r24, 0x01E3
     faa:	90 91 e4 01 	lds	r25, 0x01E4
     fae:	a0 91 e5 01 	lds	r26, 0x01E5
     fb2:	b0 91 e6 01 	lds	r27, 0x01E6
     fb6:	80 93 a6 04 	sts	0x04A6, r24
     fba:	90 93 a7 04 	sts	0x04A7, r25
     fbe:	a0 93 a8 04 	sts	0x04A8, r26
     fc2:	b0 93 a9 04 	sts	0x04A9, r27
     fc6:	10 92 aa 04 	sts	0x04AA, r1
     fca:	10 92 ab 04 	sts	0x04AB, r1
     fce:	10 92 ac 04 	sts	0x04AC, r1
     fd2:	10 92 ad 04 	sts	0x04AD, r1
     fd6:	80 91 7e 03 	lds	r24, 0x037E
     fda:	90 91 7f 03 	lds	r25, 0x037F
     fde:	a0 91 80 03 	lds	r26, 0x0380
     fe2:	b0 91 81 03 	lds	r27, 0x0381
     fe6:	80 93 ae 04 	sts	0x04AE, r24
     fea:	90 93 af 04 	sts	0x04AF, r25
     fee:	a0 93 b0 04 	sts	0x04B0, r26
     ff2:	b0 93 b1 04 	sts	0x04B1, r27
     ff6:	10 92 b2 04 	sts	0x04B2, r1
     ffa:	10 92 b3 04 	sts	0x04B3, r1
     ffe:	10 92 b4 04 	sts	0x04B4, r1
    1002:	10 92 b5 04 	sts	0x04B5, r1
    1006:	10 92 b6 04 	sts	0x04B6, r1
    100a:	10 92 b7 04 	sts	0x04B7, r1
    100e:	10 92 b8 04 	sts	0x04B8, r1
    1012:	10 92 b9 04 	sts	0x04B9, r1
    1016:	10 92 ba 04 	sts	0x04BA, r1
    101a:	10 92 bb 04 	sts	0x04BB, r1
    101e:	10 92 bc 04 	sts	0x04BC, r1
    1022:	10 92 bd 04 	sts	0x04BD, r1
    1026:	8b e9       	ldi	r24, 0x9B	; 155
    1028:	94 e0       	ldi	r25, 0x04	; 4
    102a:	0e 94 63 1e 	call	0x3cc6	; 0x3cc6 <nrk_activate_task>
    INITIALIZE_TASK(3, 3);
    102e:	10 93 4b 05 	sts	0x054B, r17
    1032:	8a e9       	ldi	r24, 0x9A	; 154
    1034:	94 e0       	ldi	r25, 0x04	; 4
    1036:	90 93 46 05 	sts	0x0546, r25
    103a:	80 93 45 05 	sts	0x0545, r24
    103e:	8a e1       	ldi	r24, 0x1A	; 26
    1040:	94 e0       	ldi	r25, 0x04	; 4
    1042:	90 93 48 05 	sts	0x0548, r25
    1046:	80 93 47 05 	sts	0x0547, r24
    104a:	10 93 4d 05 	sts	0x054D, r17
    104e:	85 ef       	ldi	r24, 0xF5	; 245
    1050:	94 e0       	ldi	r25, 0x04	; 4
    1052:	90 93 4a 05 	sts	0x054A, r25
    1056:	80 93 49 05 	sts	0x0549, r24
    105a:	10 92 4c 05 	sts	0x054C, r1
    105e:	10 93 4e 05 	sts	0x054E, r17
    1062:	80 91 e7 01 	lds	r24, 0x01E7
    1066:	90 91 e8 01 	lds	r25, 0x01E8
    106a:	a0 91 e9 01 	lds	r26, 0x01E9
    106e:	b0 91 ea 01 	lds	r27, 0x01EA
    1072:	80 93 4f 05 	sts	0x054F, r24
    1076:	90 93 50 05 	sts	0x0550, r25
    107a:	a0 93 51 05 	sts	0x0551, r26
    107e:	b0 93 52 05 	sts	0x0552, r27
    1082:	10 92 53 05 	sts	0x0553, r1
    1086:	10 92 54 05 	sts	0x0554, r1
    108a:	10 92 55 05 	sts	0x0555, r1
    108e:	10 92 56 05 	sts	0x0556, r1
    1092:	80 91 82 03 	lds	r24, 0x0382
    1096:	90 91 83 03 	lds	r25, 0x0383
    109a:	a0 91 84 03 	lds	r26, 0x0384
    109e:	b0 91 85 03 	lds	r27, 0x0385
    10a2:	80 93 57 05 	sts	0x0557, r24
    10a6:	90 93 58 05 	sts	0x0558, r25
    10aa:	a0 93 59 05 	sts	0x0559, r26
    10ae:	b0 93 5a 05 	sts	0x055A, r27
    10b2:	10 92 5b 05 	sts	0x055B, r1
    10b6:	10 92 5c 05 	sts	0x055C, r1
    10ba:	10 92 5d 05 	sts	0x055D, r1
    10be:	10 92 5e 05 	sts	0x055E, r1
    10c2:	10 92 5f 05 	sts	0x055F, r1
    10c6:	10 92 60 05 	sts	0x0560, r1
    10ca:	10 92 61 05 	sts	0x0561, r1
    10ce:	10 92 62 05 	sts	0x0562, r1
    10d2:	10 92 63 05 	sts	0x0563, r1
    10d6:	10 92 64 05 	sts	0x0564, r1
    10da:	10 92 65 05 	sts	0x0565, r1
    10de:	10 92 66 05 	sts	0x0566, r1
    10e2:	84 e4       	ldi	r24, 0x44	; 68
    10e4:	95 e0       	ldi	r25, 0x05	; 5
    10e6:	0e 94 63 1e 	call	0x3cc6	; 0x3cc6 <nrk_activate_task>
    	
    //instead of passing the ceiling priority, the task with the shortest period that accesses the semaphore is given
    //in this case, task1 which has a period 350*NANOS_PER_MS
    my_semaphore = nrk_sem_create(1, 2);
    10ea:	81 e0       	ldi	r24, 0x01	; 1
    10ec:	62 e0       	ldi	r22, 0x02	; 2
    10ee:	0e 94 c8 1b 	call	0x3790	; 0x3790 <nrk_sem_create>
    10f2:	90 93 19 04 	sts	0x0419, r25
    10f6:	80 93 18 04 	sts	0x0418, r24
    if(my_semaphore==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
    10fa:	00 97       	sbiw	r24, 0x00	; 0
    10fc:	21 f4       	brne	.+8      	; 0x1106 <__stack+0x7>
    10fe:	8a e3       	ldi	r24, 0x3A	; 58
    1100:	91 e0       	ldi	r25, 0x01	; 1
    1102:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
    nrk_start();
    1106:	0e 94 5b 15 	call	0x2ab6	; 0x2ab6 <nrk_start>

    return 0;
}
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	1f 91       	pop	r17
    1110:	08 95       	ret

00001112 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	9c 01       	movw	r18, r24
    1116:	2b 50       	subi	r18, 0x0B	; 11
    1118:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    111a:	22 0f       	add	r18, r18
    111c:	33 1f       	adc	r19, r19
    111e:	22 0f       	add	r18, r18
    1120:	33 1f       	adc	r19, r19
    1122:	86 5a       	subi	r24, 0xA6	; 166
    1124:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    1126:	82 0f       	add	r24, r18
    1128:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    112a:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    112c:	c0 98       	cbi	0x18, 0	; 24
    112e:	28 e1       	ldi	r18, 0x18	; 24
    1130:	2f b9       	out	0x0f, r18	; 15
    1132:	77 9b       	sbis	0x0e, 7	; 14
    1134:	fe cf       	rjmp	.-4      	; 0x1132 <halRfSetChannel+0x20>
    1136:	9f b9       	out	0x0f, r25	; 15
    1138:	77 9b       	sbis	0x0e, 7	; 14
    113a:	fe cf       	rjmp	.-4      	; 0x1138 <halRfSetChannel+0x26>
    113c:	8f b9       	out	0x0f, r24	; 15
    113e:	77 9b       	sbis	0x0e, 7	; 14
    1140:	fe cf       	rjmp	.-4      	; 0x113e <halRfSetChannel+0x2c>
    1142:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1144:	78 94       	sei

} // rfSetChannel
    1146:	08 95       	ret

00001148 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1148:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    114a:	c0 98       	cbi	0x18, 0	; 24
    114c:	1f b8       	out	0x0f, r1	; 15
    114e:	77 9b       	sbis	0x0e, 7	; 14
    1150:	fe cf       	rjmp	.-4      	; 0x114e <halRfWaitForCrystalOscillator+0x6>
    1152:	8f b1       	in	r24, 0x0f	; 15
    1154:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    1156:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1158:	86 ff       	sbrs	r24, 6
    115a:	f6 cf       	rjmp	.-20     	; 0x1148 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    115c:	08 95       	ret

0000115e <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    115e:	80 91 05 02 	lds	r24, 0x0205
    1162:	0e 94 89 11 	call	0x2312	; 0x2312 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    1166:	80 91 04 02 	lds	r24, 0x0204
    116a:	0e 94 cf 11 	call	0x239e	; 0x239e <nrk_gpio_clr>
}
    116e:	08 95       	ret

00001170 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1170:	80 91 05 02 	lds	r24, 0x0205
    1174:	0e 94 89 11 	call	0x2312	; 0x2312 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1178:	80 91 04 02 	lds	r24, 0x0204
    117c:	0e 94 89 11 	call	0x2312	; 0x2312 <nrk_gpio_set>
}
    1180:	08 95       	ret

00001182 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    1182:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    1184:	c0 98       	cbi	0x18, 0	; 24
    1186:	87 e0       	ldi	r24, 0x07	; 7
    1188:	8f b9       	out	0x0f, r24	; 15
    118a:	77 9b       	sbis	0x0e, 7	; 14
    118c:	fe cf       	rjmp	.-4      	; 0x118a <rf_power_down+0x8>
    118e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1190:	c0 98       	cbi	0x18, 0	; 24
    1192:	86 e0       	ldi	r24, 0x06	; 6
    1194:	8f b9       	out	0x0f, r24	; 15
    1196:	77 9b       	sbis	0x0e, 7	; 14
    1198:	fe cf       	rjmp	.-4      	; 0x1196 <rf_power_down+0x14>
    119a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    119c:	78 94       	sei
}
    119e:	08 95       	ret

000011a0 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    11a0:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    11a2:	c0 98       	cbi	0x18, 0	; 24
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	8f b9       	out	0x0f, r24	; 15
    11a8:	77 9b       	sbis	0x0e, 7	; 14
    11aa:	fe cf       	rjmp	.-4      	; 0x11a8 <rf_power_up+0x8>
    11ac:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    11ae:	88 ee       	ldi	r24, 0xE8	; 232
    11b0:	93 e0       	ldi	r25, 0x03	; 3
    11b2:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    11b6:	78 94       	sei

}
    11b8:	08 95       	ret

000011ba <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    11ba:	80 91 22 06 	lds	r24, 0x0622
    11be:	08 95       	ret

000011c0 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    11c0:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    11c2:	c0 98       	cbi	0x18, 0	; 24
    11c4:	89 ec       	ldi	r24, 0xC9	; 201
    11c6:	8f b9       	out	0x0f, r24	; 15
    11c8:	77 9b       	sbis	0x0e, 7	; 14
    11ca:	fe cf       	rjmp	.-4      	; 0x11c8 <rf_security_set_ctr_counter+0x8>
    11cc:	80 e8       	ldi	r24, 0x80	; 128
    11ce:	8f b9       	out	0x0f, r24	; 15
    11d0:	77 9b       	sbis	0x0e, 7	; 14
    11d2:	fe cf       	rjmp	.-4      	; 0x11d0 <rf_security_set_ctr_counter+0x10>
    11d4:	82 e0       	ldi	r24, 0x02	; 2
    11d6:	81 50       	subi	r24, 0x01	; 1
    11d8:	df 01       	movw	r26, r30
    11da:	a8 0f       	add	r26, r24
    11dc:	b1 1d       	adc	r27, r1
    11de:	9c 91       	ld	r25, X
    11e0:	9f b9       	out	0x0f, r25	; 15
    11e2:	77 9b       	sbis	0x0e, 7	; 14
    11e4:	fe cf       	rjmp	.-4      	; 0x11e2 <rf_security_set_ctr_counter+0x22>
    11e6:	88 23       	and	r24, r24
    11e8:	b1 f7       	brne	.-20     	; 0x11d6 <rf_security_set_ctr_counter+0x16>
    11ea:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    11ec:	c0 98       	cbi	0x18, 0	; 24
    11ee:	8b ec       	ldi	r24, 0xCB	; 203
    11f0:	8f b9       	out	0x0f, r24	; 15
    11f2:	77 9b       	sbis	0x0e, 7	; 14
    11f4:	fe cf       	rjmp	.-4      	; 0x11f2 <rf_security_set_ctr_counter+0x32>
    11f6:	80 e8       	ldi	r24, 0x80	; 128
    11f8:	8f b9       	out	0x0f, r24	; 15
    11fa:	77 9b       	sbis	0x0e, 7	; 14
    11fc:	fe cf       	rjmp	.-4      	; 0x11fa <rf_security_set_ctr_counter+0x3a>
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	81 50       	subi	r24, 0x01	; 1
    1202:	df 01       	movw	r26, r30
    1204:	a8 0f       	add	r26, r24
    1206:	b1 1d       	adc	r27, r1
    1208:	12 96       	adiw	r26, 0x02	; 2
    120a:	9c 91       	ld	r25, X
    120c:	12 97       	sbiw	r26, 0x02	; 2
    120e:	9f b9       	out	0x0f, r25	; 15
    1210:	77 9b       	sbis	0x0e, 7	; 14
    1212:	fe cf       	rjmp	.-4      	; 0x1210 <rf_security_set_ctr_counter+0x50>
    1214:	88 23       	and	r24, r24
    1216:	a1 f7       	brne	.-24     	; 0x1200 <rf_security_set_ctr_counter+0x40>
    1218:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    121a:	80 81       	ld	r24, Z
    121c:	80 93 23 06 	sts	0x0623, r24
    tx_ctr[1]=counter[1];
    1220:	81 81       	ldd	r24, Z+1	; 0x01
    1222:	80 93 24 06 	sts	0x0624, r24
    tx_ctr[2]=counter[2];
    1226:	82 81       	ldd	r24, Z+2	; 0x02
    1228:	80 93 25 06 	sts	0x0625, r24
    tx_ctr[3]=counter[3];
    122c:	83 81       	ldd	r24, Z+3	; 0x03
    122e:	80 93 26 06 	sts	0x0626, r24
}
    1232:	08 95       	ret

00001234 <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    1234:	8f 92       	push	r8
    1236:	9f 92       	push	r9
    1238:	af 92       	push	r10
    123a:	bf 92       	push	r11
    123c:	cf 92       	push	r12
    123e:	df 92       	push	r13
    1240:	ef 92       	push	r14
    1242:	ff 92       	push	r15
    1244:	0f 93       	push	r16
    1246:	1f 93       	push	r17
    1248:	df 93       	push	r29
    124a:	cf 93       	push	r28
    124c:	00 d0       	rcall	.+0      	; 0x124e <rf_security_set_key+0x1a>
    124e:	00 d0       	rcall	.+0      	; 0x1250 <rf_security_set_key+0x1c>
    1250:	cd b7       	in	r28, 0x3d	; 61
    1252:	de b7       	in	r29, 0x3e	; 62
    1254:	e8 2e       	mov	r14, r24
    1256:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1258:	84 e6       	ldi	r24, 0x64	; 100
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    1260:	f0 2e       	mov	r15, r16
    1262:	20 e0       	ldi	r18, 0x00	; 0
    1264:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1266:	8e 01       	movw	r16, r28
    1268:	0f 5f       	subi	r16, 0xFF	; 255
    126a:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    126c:	f3 e0       	ldi	r31, 0x03	; 3
    126e:	cf 2e       	mov	r12, r31
    1270:	d1 2c       	mov	r13, r1
    1272:	cc 0e       	add	r12, r28
    1274:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1276:	f7 01       	movw	r30, r14
    1278:	91 90       	ld	r9, Z+
    127a:	7f 01       	movw	r14, r30
    127c:	88 24       	eor	r8, r8
    127e:	80 81       	ld	r24, Z
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	88 29       	or	r24, r8
    1284:	99 29       	or	r25, r9
    1286:	9a 83       	std	Y+2, r25	; 0x02
    1288:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    128a:	84 e6       	ldi	r24, 0x64	; 100
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	2b 83       	std	Y+3, r18	; 0x03
    1290:	3c 83       	std	Y+4, r19	; 0x04
    1292:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1296:	c0 98       	cbi	0x18, 0	; 24
    1298:	2b 81       	ldd	r18, Y+3	; 0x03
    129a:	3c 81       	ldd	r19, Y+4	; 0x04
    129c:	82 2f       	mov	r24, r18
    129e:	80 68       	ori	r24, 0x80	; 128
    12a0:	8f b9       	out	0x0f, r24	; 15
    12a2:	77 9b       	sbis	0x0e, 7	; 14
    12a4:	fe cf       	rjmp	.-4      	; 0x12a2 <rf_security_set_key+0x6e>
    12a6:	c9 01       	movw	r24, r18
    12a8:	95 95       	asr	r25
    12aa:	87 95       	ror	r24
    12ac:	80 7c       	andi	r24, 0xC0	; 192
    12ae:	8f b9       	out	0x0f, r24	; 15
    12b0:	77 9b       	sbis	0x0e, 7	; 14
    12b2:	fe cf       	rjmp	.-4      	; 0x12b0 <rf_security_set_key+0x7c>
    12b4:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    12b6:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    12b8:	81 91       	ld	r24, Z+
    12ba:	8f b9       	out	0x0f, r24	; 15
    12bc:	77 9b       	sbis	0x0e, 7	; 14
    12be:	fe cf       	rjmp	.-4      	; 0x12bc <rf_security_set_key+0x88>
    12c0:	ec 15       	cp	r30, r12
    12c2:	fd 05       	cpc	r31, r13
    12c4:	c9 f7       	brne	.-14     	; 0x12b8 <rf_security_set_key+0x84>
    12c6:	c0 9a       	sbi	0x18, 0	; 24
    12c8:	2e 5f       	subi	r18, 0xFE	; 254
    12ca:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    12cc:	f1 e0       	ldi	r31, 0x01	; 1
    12ce:	20 31       	cpi	r18, 0x10	; 16
    12d0:	3f 07       	cpc	r19, r31
    12d2:	89 f6       	brne	.-94     	; 0x1276 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    12d4:	84 e6       	ldi	r24, 0x64	; 100
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    12dc:	20 e4       	ldi	r18, 0x40	; 64
    12de:	31 e0       	ldi	r19, 0x01	; 1
    12e0:	80 e1       	ldi	r24, 0x10	; 16
    12e2:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    12e4:	1a 82       	std	Y+2, r1	; 0x02
    12e6:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    12e8:	c0 98       	cbi	0x18, 0	; 24
    12ea:	42 2f       	mov	r20, r18
    12ec:	40 68       	ori	r20, 0x80	; 128
    12ee:	4f b9       	out	0x0f, r20	; 15
    12f0:	77 9b       	sbis	0x0e, 7	; 14
    12f2:	fe cf       	rjmp	.-4      	; 0x12f0 <rf_security_set_key+0xbc>
    12f4:	a9 01       	movw	r20, r18
    12f6:	55 95       	asr	r21
    12f8:	47 95       	ror	r20
    12fa:	40 7c       	andi	r20, 0xC0	; 192
    12fc:	4f b9       	out	0x0f, r20	; 15
    12fe:	77 9b       	sbis	0x0e, 7	; 14
    1300:	fe cf       	rjmp	.-4      	; 0x12fe <rf_security_set_key+0xca>
    1302:	f8 01       	movw	r30, r16
    1304:	41 91       	ld	r20, Z+
    1306:	4f b9       	out	0x0f, r20	; 15
    1308:	77 9b       	sbis	0x0e, 7	; 14
    130a:	fe cf       	rjmp	.-4      	; 0x1308 <rf_security_set_key+0xd4>
    130c:	ec 15       	cp	r30, r12
    130e:	fd 05       	cpc	r31, r13
    1310:	c9 f7       	brne	.-14     	; 0x1304 <rf_security_set_key+0xd0>
    1312:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    1314:	c0 98       	cbi	0x18, 0	; 24
    1316:	48 2f       	mov	r20, r24
    1318:	40 68       	ori	r20, 0x80	; 128
    131a:	4f b9       	out	0x0f, r20	; 15
    131c:	77 9b       	sbis	0x0e, 7	; 14
    131e:	fe cf       	rjmp	.-4      	; 0x131c <rf_security_set_key+0xe8>
    1320:	ac 01       	movw	r20, r24
    1322:	55 95       	asr	r21
    1324:	47 95       	ror	r20
    1326:	40 7c       	andi	r20, 0xC0	; 192
    1328:	4f b9       	out	0x0f, r20	; 15
    132a:	77 9b       	sbis	0x0e, 7	; 14
    132c:	fe cf       	rjmp	.-4      	; 0x132a <rf_security_set_key+0xf6>
    132e:	f8 01       	movw	r30, r16
    1330:	41 91       	ld	r20, Z+
    1332:	4f b9       	out	0x0f, r20	; 15
    1334:	77 9b       	sbis	0x0e, 7	; 14
    1336:	fe cf       	rjmp	.-4      	; 0x1334 <rf_security_set_key+0x100>
    1338:	ec 15       	cp	r30, r12
    133a:	fd 05       	cpc	r31, r13
    133c:	c9 f7       	brne	.-14     	; 0x1330 <rf_security_set_key+0xfc>
    133e:	c0 9a       	sbi	0x18, 0	; 24
    1340:	02 96       	adiw	r24, 0x02	; 2
    1342:	2e 5f       	subi	r18, 0xFE	; 254
    1344:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    1346:	41 e0       	ldi	r20, 0x01	; 1
    1348:	8e 31       	cpi	r24, 0x1E	; 30
    134a:	94 07       	cpc	r25, r20
    134c:	59 f6       	brne	.-106    	; 0x12e4 <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	9a 83       	std	Y+2, r25	; 0x02
    1354:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1356:	c0 98       	cbi	0x18, 0	; 24
    1358:	8e ec       	ldi	r24, 0xCE	; 206
    135a:	8f b9       	out	0x0f, r24	; 15
    135c:	77 9b       	sbis	0x0e, 7	; 14
    135e:	fe cf       	rjmp	.-4      	; 0x135c <rf_security_set_key+0x128>
    1360:	80 e8       	ldi	r24, 0x80	; 128
    1362:	8f b9       	out	0x0f, r24	; 15
    1364:	77 9b       	sbis	0x0e, 7	; 14
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1368:	c8 01       	movw	r24, r16
    136a:	02 96       	adiw	r24, 0x02	; 2
    136c:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    136e:	21 91       	ld	r18, Z+
    1370:	2f b9       	out	0x0f, r18	; 15
    1372:	77 9b       	sbis	0x0e, 7	; 14
    1374:	fe cf       	rjmp	.-4      	; 0x1372 <rf_security_set_key+0x13e>
    1376:	e8 17       	cp	r30, r24
    1378:	f9 07       	cpc	r31, r25
    137a:	c9 f7       	brne	.-14     	; 0x136e <rf_security_set_key+0x13a>
    137c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    137e:	c0 98       	cbi	0x18, 0	; 24
    1380:	8e e9       	ldi	r24, 0x9E	; 158
    1382:	8f b9       	out	0x0f, r24	; 15
    1384:	77 9b       	sbis	0x0e, 7	; 14
    1386:	fe cf       	rjmp	.-4      	; 0x1384 <rf_security_set_key+0x150>
    1388:	80 e8       	ldi	r24, 0x80	; 128
    138a:	8f b9       	out	0x0f, r24	; 15
    138c:	77 9b       	sbis	0x0e, 7	; 14
    138e:	fe cf       	rjmp	.-4      	; 0x138c <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1390:	0e 5f       	subi	r16, 0xFE	; 254
    1392:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1394:	f5 01       	movw	r30, r10
    1396:	81 91       	ld	r24, Z+
    1398:	5f 01       	movw	r10, r30
    139a:	8f b9       	out	0x0f, r24	; 15
    139c:	77 9b       	sbis	0x0e, 7	; 14
    139e:	fe cf       	rjmp	.-4      	; 0x139c <rf_security_set_key+0x168>
    13a0:	a0 16       	cp	r10, r16
    13a2:	b1 06       	cpc	r11, r17
    13a4:	b9 f7       	brne	.-18     	; 0x1394 <rf_security_set_key+0x160>
    13a6:	c0 9a       	sbi	0x18, 0	; 24
}
    13a8:	0f 90       	pop	r0
    13aa:	0f 90       	pop	r0
    13ac:	0f 90       	pop	r0
    13ae:	0f 90       	pop	r0
    13b0:	cf 91       	pop	r28
    13b2:	df 91       	pop	r29
    13b4:	1f 91       	pop	r17
    13b6:	0f 91       	pop	r16
    13b8:	ff 90       	pop	r15
    13ba:	ef 90       	pop	r14
    13bc:	df 90       	pop	r13
    13be:	cf 90       	pop	r12
    13c0:	bf 90       	pop	r11
    13c2:	af 90       	pop	r10
    13c4:	9f 90       	pop	r9
    13c6:	8f 90       	pop	r8
    13c8:	08 95       	ret

000013ca <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    13ca:	c0 98       	cbi	0x18, 0	; 24
    13cc:	89 e1       	ldi	r24, 0x19	; 25
    13ce:	8f b9       	out	0x0f, r24	; 15
    13d0:	77 9b       	sbis	0x0e, 7	; 14
    13d2:	fe cf       	rjmp	.-4      	; 0x13d0 <rf_security_enable+0x6>
    13d4:	83 e0       	ldi	r24, 0x03	; 3
    13d6:	8f b9       	out	0x0f, r24	; 15
    13d8:	77 9b       	sbis	0x0e, 7	; 14
    13da:	fe cf       	rjmp	.-4      	; 0x13d8 <rf_security_enable+0xe>
    13dc:	86 e0       	ldi	r24, 0x06	; 6
    13de:	8f b9       	out	0x0f, r24	; 15
    13e0:	77 9b       	sbis	0x0e, 7	; 14
    13e2:	fe cf       	rjmp	.-4      	; 0x13e0 <rf_security_enable+0x16>
    13e4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    13e6:	c0 98       	cbi	0x18, 0	; 24
    13e8:	8a e1       	ldi	r24, 0x1A	; 26
    13ea:	8f b9       	out	0x0f, r24	; 15
    13ec:	77 9b       	sbis	0x0e, 7	; 14
    13ee:	fe cf       	rjmp	.-4      	; 0x13ec <rf_security_enable+0x22>
    13f0:	8e e0       	ldi	r24, 0x0E	; 14
    13f2:	8f b9       	out	0x0f, r24	; 15
    13f4:	77 9b       	sbis	0x0e, 7	; 14
    13f6:	fe cf       	rjmp	.-4      	; 0x13f4 <rf_security_enable+0x2a>
    13f8:	8e e0       	ldi	r24, 0x0E	; 14
    13fa:	8f b9       	out	0x0f, r24	; 15
    13fc:	77 9b       	sbis	0x0e, 7	; 14
    13fe:	fe cf       	rjmp	.-4      	; 0x13fc <rf_security_enable+0x32>
    1400:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	80 93 13 06 	sts	0x0613, r24
}
    1408:	08 95       	ret

0000140a <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    140a:	c0 98       	cbi	0x18, 0	; 24
    140c:	89 e1       	ldi	r24, 0x19	; 25
    140e:	8f b9       	out	0x0f, r24	; 15
    1410:	77 9b       	sbis	0x0e, 7	; 14
    1412:	fe cf       	rjmp	.-4      	; 0x1410 <rf_security_disable+0x6>
    1414:	81 e0       	ldi	r24, 0x01	; 1
    1416:	8f b9       	out	0x0f, r24	; 15
    1418:	77 9b       	sbis	0x0e, 7	; 14
    141a:	fe cf       	rjmp	.-4      	; 0x1418 <rf_security_disable+0xe>
    141c:	84 ec       	ldi	r24, 0xC4	; 196
    141e:	8f b9       	out	0x0f, r24	; 15
    1420:	77 9b       	sbis	0x0e, 7	; 14
    1422:	fe cf       	rjmp	.-4      	; 0x1420 <rf_security_disable+0x16>
    1424:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1426:	10 92 13 06 	sts	0x0613, r1
}
    142a:	08 95       	ret

0000142c <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    142c:	80 91 11 06 	lds	r24, 0x0611
    1430:	90 91 12 06 	lds	r25, 0x0612
    1434:	08 95       	ret

00001436 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	8f 71       	andi	r24, 0x1F	; 31
    143a:	90 70       	andi	r25, 0x00	; 0
    143c:	80 6e       	ori	r24, 0xE0	; 224
    143e:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    1440:	c0 98       	cbi	0x18, 0	; 24
    1442:	25 e1       	ldi	r18, 0x15	; 21
    1444:	2f b9       	out	0x0f, r18	; 15
    1446:	77 9b       	sbis	0x0e, 7	; 14
    1448:	fe cf       	rjmp	.-4      	; 0x1446 <rf_tx_power+0x10>
    144a:	9f b9       	out	0x0f, r25	; 15
    144c:	77 9b       	sbis	0x0e, 7	; 14
    144e:	fe cf       	rjmp	.-4      	; 0x144c <rf_tx_power+0x16>
    1450:	8f b9       	out	0x0f, r24	; 15
    1452:	77 9b       	sbis	0x0e, 7	; 14
    1454:	fe cf       	rjmp	.-4      	; 0x1452 <rf_tx_power+0x1c>
    1456:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1458:	08 95       	ret

0000145a <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    145a:	0e 94 89 08 	call	0x1112	; 0x1112 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    145e:	08 95       	ret

00001460 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    1460:	80 91 14 06 	lds	r24, 0x0614
    1464:	90 91 15 06 	lds	r25, 0x0615
    1468:	98 60       	ori	r25, 0x08	; 8
    146a:	90 93 15 06 	sts	0x0615, r25
    146e:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1472:	c0 98       	cbi	0x18, 0	; 24
    1474:	81 e1       	ldi	r24, 0x11	; 17
    1476:	8f b9       	out	0x0f, r24	; 15
    1478:	77 9b       	sbis	0x0e, 7	; 14
    147a:	fe cf       	rjmp	.-4      	; 0x1478 <rf_addr_decode_enable+0x18>
    147c:	80 91 15 06 	lds	r24, 0x0615
    1480:	8f b9       	out	0x0f, r24	; 15
    1482:	77 9b       	sbis	0x0e, 7	; 14
    1484:	fe cf       	rjmp	.-4      	; 0x1482 <rf_addr_decode_enable+0x22>
    1486:	80 91 14 06 	lds	r24, 0x0614
    148a:	8f b9       	out	0x0f, r24	; 15
    148c:	77 9b       	sbis	0x0e, 7	; 14
    148e:	fe cf       	rjmp	.-4      	; 0x148c <rf_addr_decode_enable+0x2c>
    1490:	c0 9a       	sbi	0x18, 0	; 24
}
    1492:	08 95       	ret

00001494 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    1494:	80 91 14 06 	lds	r24, 0x0614
    1498:	90 91 15 06 	lds	r25, 0x0615
    149c:	97 7f       	andi	r25, 0xF7	; 247
    149e:	90 93 15 06 	sts	0x0615, r25
    14a2:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14a6:	c0 98       	cbi	0x18, 0	; 24
    14a8:	81 e1       	ldi	r24, 0x11	; 17
    14aa:	8f b9       	out	0x0f, r24	; 15
    14ac:	77 9b       	sbis	0x0e, 7	; 14
    14ae:	fe cf       	rjmp	.-4      	; 0x14ac <rf_addr_decode_disable+0x18>
    14b0:	80 91 15 06 	lds	r24, 0x0615
    14b4:	8f b9       	out	0x0f, r24	; 15
    14b6:	77 9b       	sbis	0x0e, 7	; 14
    14b8:	fe cf       	rjmp	.-4      	; 0x14b6 <rf_addr_decode_disable+0x22>
    14ba:	80 91 14 06 	lds	r24, 0x0614
    14be:	8f b9       	out	0x0f, r24	; 15
    14c0:	77 9b       	sbis	0x0e, 7	; 14
    14c2:	fe cf       	rjmp	.-4      	; 0x14c0 <rf_addr_decode_disable+0x2c>
    14c4:	c0 9a       	sbi	0x18, 0	; 24
}
    14c6:	08 95       	ret

000014c8 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    14c8:	81 e0       	ldi	r24, 0x01	; 1
    14ca:	80 93 21 06 	sts	0x0621, r24
    mdmctrl0 |= 0x0010;
    14ce:	80 91 14 06 	lds	r24, 0x0614
    14d2:	90 91 15 06 	lds	r25, 0x0615
    14d6:	80 61       	ori	r24, 0x10	; 16
    14d8:	90 93 15 06 	sts	0x0615, r25
    14dc:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14e0:	c0 98       	cbi	0x18, 0	; 24
    14e2:	81 e1       	ldi	r24, 0x11	; 17
    14e4:	8f b9       	out	0x0f, r24	; 15
    14e6:	77 9b       	sbis	0x0e, 7	; 14
    14e8:	fe cf       	rjmp	.-4      	; 0x14e6 <rf_auto_ack_enable+0x1e>
    14ea:	80 91 15 06 	lds	r24, 0x0615
    14ee:	8f b9       	out	0x0f, r24	; 15
    14f0:	77 9b       	sbis	0x0e, 7	; 14
    14f2:	fe cf       	rjmp	.-4      	; 0x14f0 <rf_auto_ack_enable+0x28>
    14f4:	80 91 14 06 	lds	r24, 0x0614
    14f8:	8f b9       	out	0x0f, r24	; 15
    14fa:	77 9b       	sbis	0x0e, 7	; 14
    14fc:	fe cf       	rjmp	.-4      	; 0x14fa <rf_auto_ack_enable+0x32>
    14fe:	c0 9a       	sbi	0x18, 0	; 24
}
    1500:	08 95       	ret

00001502 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    1502:	10 92 21 06 	sts	0x0621, r1
    mdmctrl0 &= (~0x0010);
    1506:	80 91 14 06 	lds	r24, 0x0614
    150a:	90 91 15 06 	lds	r25, 0x0615
    150e:	8f 7e       	andi	r24, 0xEF	; 239
    1510:	90 93 15 06 	sts	0x0615, r25
    1514:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1518:	c0 98       	cbi	0x18, 0	; 24
    151a:	81 e1       	ldi	r24, 0x11	; 17
    151c:	8f b9       	out	0x0f, r24	; 15
    151e:	77 9b       	sbis	0x0e, 7	; 14
    1520:	fe cf       	rjmp	.-4      	; 0x151e <rf_auto_ack_disable+0x1c>
    1522:	80 91 15 06 	lds	r24, 0x0615
    1526:	8f b9       	out	0x0f, r24	; 15
    1528:	77 9b       	sbis	0x0e, 7	; 14
    152a:	fe cf       	rjmp	.-4      	; 0x1528 <rf_auto_ack_disable+0x26>
    152c:	80 91 14 06 	lds	r24, 0x0614
    1530:	8f b9       	out	0x0f, r24	; 15
    1532:	77 9b       	sbis	0x0e, 7	; 14
    1534:	fe cf       	rjmp	.-4      	; 0x1532 <rf_auto_ack_disable+0x30>
    1536:	c0 9a       	sbi	0x18, 0	; 24
}
    1538:	08 95       	ret

0000153a <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    153a:	df 93       	push	r29
    153c:	cf 93       	push	r28
    153e:	00 d0       	rcall	.+0      	; 0x1540 <rf_addr_decode_set_my_mac+0x6>
    1540:	cd b7       	in	r28, 0x3d	; 61
    1542:	de b7       	in	r29, 0x3e	; 62
    1544:	9a 83       	std	Y+2, r25	; 0x02
    1546:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1548:	90 93 1d 06 	sts	0x061D, r25
    154c:	80 93 1c 06 	sts	0x061C, r24
    nrk_spin_wait_us(500);
    1550:	84 ef       	ldi	r24, 0xF4	; 244
    1552:	91 e0       	ldi	r25, 0x01	; 1
    1554:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1558:	c0 98       	cbi	0x18, 0	; 24
    155a:	8a ee       	ldi	r24, 0xEA	; 234
    155c:	8f b9       	out	0x0f, r24	; 15
    155e:	77 9b       	sbis	0x0e, 7	; 14
    1560:	fe cf       	rjmp	.-4      	; 0x155e <rf_addr_decode_set_my_mac+0x24>
    1562:	80 e8       	ldi	r24, 0x80	; 128
    1564:	8f b9       	out	0x0f, r24	; 15
    1566:	77 9b       	sbis	0x0e, 7	; 14
    1568:	fe cf       	rjmp	.-4      	; 0x1566 <rf_addr_decode_set_my_mac+0x2c>
    156a:	fe 01       	movw	r30, r28
    156c:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    156e:	ce 01       	movw	r24, r28
    1570:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1572:	21 91       	ld	r18, Z+
    1574:	2f b9       	out	0x0f, r18	; 15
    1576:	77 9b       	sbis	0x0e, 7	; 14
    1578:	fe cf       	rjmp	.-4      	; 0x1576 <rf_addr_decode_set_my_mac+0x3c>
    157a:	e8 17       	cp	r30, r24
    157c:	f9 07       	cpc	r31, r25
    157e:	c9 f7       	brne	.-14     	; 0x1572 <rf_addr_decode_set_my_mac+0x38>
    1580:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1582:	84 ef       	ldi	r24, 0xF4	; 244
    1584:	91 e0       	ldi	r25, 0x01	; 1
    1586:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
}
    158a:	0f 90       	pop	r0
    158c:	0f 90       	pop	r0
    158e:	cf 91       	pop	r28
    1590:	df 91       	pop	r29
    1592:	08 95       	ret

00001594 <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1594:	cf 93       	push	r28
    1596:	df 93       	push	r29
    1598:	ec 01       	movw	r28, r24
    159a:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    159c:	c0 98       	cbi	0x18, 0	; 24
    159e:	98 e0       	ldi	r25, 0x08	; 8
    15a0:	9f b9       	out	0x0f, r25	; 15
    15a2:	77 9b       	sbis	0x0e, 7	; 14
    15a4:	fe cf       	rjmp	.-4      	; 0x15a2 <rf_set_rx+0xe>
    15a6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15a8:	c0 98       	cbi	0x18, 0	; 24
    15aa:	98 e0       	ldi	r25, 0x08	; 8
    15ac:	9f b9       	out	0x0f, r25	; 15
    15ae:	77 9b       	sbis	0x0e, 7	; 14
    15b0:	fe cf       	rjmp	.-4      	; 0x15ae <rf_set_rx+0x1a>
    15b2:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    15b4:	0e 94 89 08 	call	0x1112	; 0x1112 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    15b8:	d0 93 17 06 	sts	0x0617, r29
    15bc:	c0 93 16 06 	sts	0x0616, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    15c0:	df 91       	pop	r29
    15c2:	cf 91       	pop	r28
    15c4:	08 95       	ret

000015c6 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    15c6:	df 92       	push	r13
    15c8:	ef 92       	push	r14
    15ca:	ff 92       	push	r15
    15cc:	0f 93       	push	r16
    15ce:	1f 93       	push	r17
    15d0:	df 93       	push	r29
    15d2:	cf 93       	push	r28
    15d4:	00 d0       	rcall	.+0      	; 0x15d6 <rf_init+0x10>
    15d6:	cd b7       	in	r28, 0x3d	; 61
    15d8:	de b7       	in	r29, 0x3e	; 62
    15da:	8c 01       	movw	r16, r24
    15dc:	d6 2e       	mov	r13, r22
    15de:	5a 83       	std	Y+2, r21	; 0x02
    15e0:	49 83       	std	Y+1, r20	; 0x01
    15e2:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    15e4:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    15e6:	88 ee       	ldi	r24, 0xE8	; 232
    15e8:	93 e0       	ldi	r25, 0x03	; 3
    15ea:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>
    SET_RESET_ACTIVE();
    15ee:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    15f0:	81 e0       	ldi	r24, 0x01	; 1
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>
    SET_RESET_INACTIVE();
    15f8:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    15fa:	84 e6       	ldi	r24, 0x64	; 100
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    1602:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    1604:	c0 98       	cbi	0x18, 0	; 24
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	8f b9       	out	0x0f, r24	; 15
    160a:	77 9b       	sbis	0x0e, 7	; 14
    160c:	fe cf       	rjmp	.-4      	; 0x160a <rf_init+0x44>
    160e:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1610:	82 ee       	ldi	r24, 0xE2	; 226
    1612:	92 e0       	ldi	r25, 0x02	; 2
    1614:	90 93 15 06 	sts	0x0615, r25
    1618:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    161c:	c0 98       	cbi	0x18, 0	; 24
    161e:	81 e1       	ldi	r24, 0x11	; 17
    1620:	8f b9       	out	0x0f, r24	; 15
    1622:	77 9b       	sbis	0x0e, 7	; 14
    1624:	fe cf       	rjmp	.-4      	; 0x1622 <rf_init+0x5c>
    1626:	80 91 15 06 	lds	r24, 0x0615
    162a:	8f b9       	out	0x0f, r24	; 15
    162c:	77 9b       	sbis	0x0e, 7	; 14
    162e:	fe cf       	rjmp	.-4      	; 0x162c <rf_init+0x66>
    1630:	80 91 14 06 	lds	r24, 0x0614
    1634:	8f b9       	out	0x0f, r24	; 15
    1636:	77 9b       	sbis	0x0e, 7	; 14
    1638:	fe cf       	rjmp	.-4      	; 0x1636 <rf_init+0x70>
    163a:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    163c:	c0 98       	cbi	0x18, 0	; 24
    163e:	82 e1       	ldi	r24, 0x12	; 18
    1640:	8f b9       	out	0x0f, r24	; 15
    1642:	77 9b       	sbis	0x0e, 7	; 14
    1644:	fe cf       	rjmp	.-4      	; 0x1642 <rf_init+0x7c>
    1646:	85 e0       	ldi	r24, 0x05	; 5
    1648:	8f b9       	out	0x0f, r24	; 15
    164a:	77 9b       	sbis	0x0e, 7	; 14
    164c:	fe cf       	rjmp	.-4      	; 0x164a <rf_init+0x84>
    164e:	1f b8       	out	0x0f, r1	; 15
    1650:	77 9b       	sbis	0x0e, 7	; 14
    1652:	fe cf       	rjmp	.-4      	; 0x1650 <rf_init+0x8a>
    1654:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1656:	c0 98       	cbi	0x18, 0	; 24
    1658:	8c e1       	ldi	r24, 0x1C	; 28
    165a:	8f b9       	out	0x0f, r24	; 15
    165c:	77 9b       	sbis	0x0e, 7	; 14
    165e:	fe cf       	rjmp	.-4      	; 0x165c <rf_init+0x96>
    1660:	1f b8       	out	0x0f, r1	; 15
    1662:	77 9b       	sbis	0x0e, 7	; 14
    1664:	fe cf       	rjmp	.-4      	; 0x1662 <rf_init+0x9c>
    1666:	8f e7       	ldi	r24, 0x7F	; 127
    1668:	8f b9       	out	0x0f, r24	; 15
    166a:	77 9b       	sbis	0x0e, 7	; 14
    166c:	fe cf       	rjmp	.-4      	; 0x166a <rf_init+0xa4>
    166e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    1670:	c0 98       	cbi	0x18, 0	; 24
    1672:	89 e1       	ldi	r24, 0x19	; 25
    1674:	8f b9       	out	0x0f, r24	; 15
    1676:	77 9b       	sbis	0x0e, 7	; 14
    1678:	fe cf       	rjmp	.-4      	; 0x1676 <rf_init+0xb0>
    167a:	81 e0       	ldi	r24, 0x01	; 1
    167c:	8f b9       	out	0x0f, r24	; 15
    167e:	77 9b       	sbis	0x0e, 7	; 14
    1680:	fe cf       	rjmp	.-4      	; 0x167e <rf_init+0xb8>
    1682:	84 ec       	ldi	r24, 0xC4	; 196
    1684:	8f b9       	out	0x0f, r24	; 15
    1686:	77 9b       	sbis	0x0e, 7	; 14
    1688:	fe cf       	rjmp	.-4      	; 0x1686 <rf_init+0xc0>
    168a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    168c:	c0 98       	cbi	0x18, 0	; 24
    168e:	87 e1       	ldi	r24, 0x17	; 23
    1690:	8f b9       	out	0x0f, r24	; 15
    1692:	77 9b       	sbis	0x0e, 7	; 14
    1694:	fe cf       	rjmp	.-4      	; 0x1692 <rf_init+0xcc>
    1696:	8a e1       	ldi	r24, 0x1A	; 26
    1698:	8f b9       	out	0x0f, r24	; 15
    169a:	77 9b       	sbis	0x0e, 7	; 14
    169c:	fe cf       	rjmp	.-4      	; 0x169a <rf_init+0xd4>
    169e:	86 e5       	ldi	r24, 0x56	; 86
    16a0:	8f b9       	out	0x0f, r24	; 15
    16a2:	77 9b       	sbis	0x0e, 7	; 14
    16a4:	fe cf       	rjmp	.-4      	; 0x16a2 <rf_init+0xdc>
    16a6:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    16a8:	84 ef       	ldi	r24, 0xF4	; 244
    16aa:	91 e0       	ldi	r25, 0x01	; 1
    16ac:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    16b0:	c0 98       	cbi	0x18, 0	; 24
    16b2:	88 ee       	ldi	r24, 0xE8	; 232
    16b4:	8f b9       	out	0x0f, r24	; 15
    16b6:	77 9b       	sbis	0x0e, 7	; 14
    16b8:	fe cf       	rjmp	.-4      	; 0x16b6 <rf_init+0xf0>
    16ba:	80 e8       	ldi	r24, 0x80	; 128
    16bc:	8f b9       	out	0x0f, r24	; 15
    16be:	77 9b       	sbis	0x0e, 7	; 14
    16c0:	fe cf       	rjmp	.-4      	; 0x16be <rf_init+0xf8>
    16c2:	fe 01       	movw	r30, r28
    16c4:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    16c6:	ce 01       	movw	r24, r28
    16c8:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    16ca:	21 91       	ld	r18, Z+
    16cc:	2f b9       	out	0x0f, r18	; 15
    16ce:	77 9b       	sbis	0x0e, 7	; 14
    16d0:	fe cf       	rjmp	.-4      	; 0x16ce <rf_init+0x108>
    16d2:	e8 17       	cp	r30, r24
    16d4:	f9 07       	cpc	r31, r25
    16d6:	c9 f7       	brne	.-14     	; 0x16ca <rf_init+0x104>
    16d8:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    16da:	84 ef       	ldi	r24, 0xF4	; 244
    16dc:	91 e0       	ldi	r25, 0x01	; 1
    16de:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    16e2:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    16e4:	8d 2d       	mov	r24, r13
    16e6:	0e 94 89 08 	call	0x1112	; 0x1112 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    16ea:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    16ec:	10 93 17 06 	sts	0x0617, r17
    16f0:	00 93 16 06 	sts	0x0616, r16
    rfSettings.panId = panId;
    16f4:	89 81       	ldd	r24, Y+1	; 0x01
    16f6:	9a 81       	ldd	r25, Y+2	; 0x02
    16f8:	90 93 1b 06 	sts	0x061B, r25
    16fc:	80 93 1a 06 	sts	0x061A, r24
    rfSettings.myAddr = myAddr;
    1700:	f0 92 1d 06 	sts	0x061D, r15
    1704:	e0 92 1c 06 	sts	0x061C, r14
    rfSettings.txSeqNumber = 0;
    1708:	10 92 18 06 	sts	0x0618, r1
    rfSettings.receiveOn = FALSE;
    170c:	10 92 1e 06 	sts	0x061E, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1710:	0e 94 a4 08 	call	0x1148	; 0x1148 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1714:	10 92 21 06 	sts	0x0621, r1
    security_enable=0;
    1718:	10 92 13 06 	sts	0x0613, r1
    last_pkt_encrypted=0;
    171c:	10 92 22 06 	sts	0x0622, r1
} // rf_init()
    1720:	0f 90       	pop	r0
    1722:	0f 90       	pop	r0
    1724:	cf 91       	pop	r28
    1726:	df 91       	pop	r29
    1728:	1f 91       	pop	r17
    172a:	0f 91       	pop	r16
    172c:	ff 90       	pop	r15
    172e:	ef 90       	pop	r14
    1730:	df 90       	pop	r13
    1732:	08 95       	ret

00001734 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1734:	81 e0       	ldi	r24, 0x01	; 1
    1736:	80 93 1e 06 	sts	0x061E, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    173a:	c0 98       	cbi	0x18, 0	; 24
    173c:	83 e0       	ldi	r24, 0x03	; 3
    173e:	8f b9       	out	0x0f, r24	; 15
    1740:	77 9b       	sbis	0x0e, 7	; 14
    1742:	fe cf       	rjmp	.-4      	; 0x1740 <rf_rx_on+0xc>
    1744:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1746:	c0 98       	cbi	0x18, 0	; 24
    1748:	88 e0       	ldi	r24, 0x08	; 8
    174a:	8f b9       	out	0x0f, r24	; 15
    174c:	77 9b       	sbis	0x0e, 7	; 14
    174e:	fe cf       	rjmp	.-4      	; 0x174c <rf_rx_on+0x18>
    1750:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1752:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1756:	08 95       	ret

00001758 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1758:	81 e0       	ldi	r24, 0x01	; 1
    175a:	80 93 1e 06 	sts	0x061E, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    175e:	c0 98       	cbi	0x18, 0	; 24
    1760:	83 e0       	ldi	r24, 0x03	; 3
    1762:	8f b9       	out	0x0f, r24	; 15
    1764:	77 9b       	sbis	0x0e, 7	; 14
    1766:	fe cf       	rjmp	.-4      	; 0x1764 <rf_polling_rx_on+0xc>
    1768:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    176a:	c0 98       	cbi	0x18, 0	; 24
    176c:	88 e0       	ldi	r24, 0x08	; 8
    176e:	8f b9       	out	0x0f, r24	; 15
    1770:	77 9b       	sbis	0x0e, 7	; 14
    1772:	fe cf       	rjmp	.-4      	; 0x1770 <rf_polling_rx_on+0x18>
    1774:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1776:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    177a:	08 95       	ret

0000177c <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    177c:	10 92 1e 06 	sts	0x061E, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1780:	c0 98       	cbi	0x18, 0	; 24
    1782:	86 e0       	ldi	r24, 0x06	; 6
    1784:	8f b9       	out	0x0f, r24	; 15
    1786:	77 9b       	sbis	0x0e, 7	; 14
    1788:	fe cf       	rjmp	.-4      	; 0x1786 <rf_rx_off+0xa>
    178a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    178c:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1790:	08 95       	ret

00001792 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1792:	bf 92       	push	r11
    1794:	cf 92       	push	r12
    1796:	df 92       	push	r13
    1798:	ef 92       	push	r14
    179a:	ff 92       	push	r15
    179c:	0f 93       	push	r16
    179e:	1f 93       	push	r17
    17a0:	df 93       	push	r29
    17a2:	cf 93       	push	r28
    17a4:	00 d0       	rcall	.+0      	; 0x17a6 <rf_tx_tdma_packet+0x14>
    17a6:	0f 92       	push	r0
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
    17ac:	8c 01       	movw	r16, r24
    17ae:	6b 01       	movw	r12, r22
    17b0:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    17b2:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17b6:	c0 98       	cbi	0x18, 0	; 24
    17b8:	88 e0       	ldi	r24, 0x08	; 8
    17ba:	8f b9       	out	0x0f, r24	; 15
    17bc:	77 9b       	sbis	0x0e, 7	; 14
    17be:	fe cf       	rjmp	.-4      	; 0x17bc <rf_tx_tdma_packet+0x2a>
    17c0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17c2:	c0 98       	cbi	0x18, 0	; 24
    17c4:	88 e0       	ldi	r24, 0x08	; 8
    17c6:	8f b9       	out	0x0f, r24	; 15
    17c8:	77 9b       	sbis	0x0e, 7	; 14
    17ca:	fe cf       	rjmp	.-4      	; 0x17c8 <rf_tx_tdma_packet+0x36>
    17cc:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    17ce:	0e 99       	sbic	0x01, 6	; 1
    17d0:	fe cf       	rjmp	.-4      	; 0x17ce <rf_tx_tdma_packet+0x3c>
    17d2:	84 99       	sbic	0x10, 4	; 16
    17d4:	fc cf       	rjmp	.-8      	; 0x17ce <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    17d6:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17d8:	c0 98       	cbi	0x18, 0	; 24
    17da:	89 e0       	ldi	r24, 0x09	; 9
    17dc:	8f b9       	out	0x0f, r24	; 15
    17de:	77 9b       	sbis	0x0e, 7	; 14
    17e0:	fe cf       	rjmp	.-4      	; 0x17de <rf_tx_tdma_packet+0x4c>
    17e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17e4:	c0 98       	cbi	0x18, 0	; 24
    17e6:	89 e0       	ldi	r24, 0x09	; 9
    17e8:	8f b9       	out	0x0f, r24	; 15
    17ea:	77 9b       	sbis	0x0e, 7	; 14
    17ec:	fe cf       	rjmp	.-4      	; 0x17ea <rf_tx_tdma_packet+0x58>
    17ee:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17f0:	d8 01       	movw	r26, r16
    17f2:	12 96       	adiw	r26, 0x02	; 2
    17f4:	5c 91       	ld	r21, X
    17f6:	12 97       	sbiw	r26, 0x02	; 2
    17f8:	25 2f       	mov	r18, r21
    17fa:	33 27       	eor	r19, r19
    17fc:	27 fd       	sbrc	r18, 7
    17fe:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1800:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    1802:	40 e0       	ldi	r20, 0x00	; 0
    1804:	0a c0       	rjmp	.+20     	; 0x181a <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1806:	d8 01       	movw	r26, r16
    1808:	13 96       	adiw	r26, 0x03	; 3
    180a:	ed 91       	ld	r30, X+
    180c:	fc 91       	ld	r31, X
    180e:	14 97       	sbiw	r26, 0x04	; 4
    1810:	e8 0f       	add	r30, r24
    1812:	f9 1f       	adc	r31, r25
    1814:	80 81       	ld	r24, Z
    1816:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1818:	4f 5f       	subi	r20, 0xFF	; 255
    181a:	84 2f       	mov	r24, r20
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	82 17       	cp	r24, r18
    1820:	93 07       	cpc	r25, r19
    1822:	8c f3       	brlt	.-30     	; 0x1806 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1824:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1826:	c0 98       	cbi	0x18, 0	; 24
    1828:	8e e3       	ldi	r24, 0x3E	; 62
    182a:	8f b9       	out	0x0f, r24	; 15
    182c:	77 9b       	sbis	0x0e, 7	; 14
    182e:	fe cf       	rjmp	.-4      	; 0x182c <rf_tx_tdma_packet+0x9a>
    1830:	5f b9       	out	0x0f, r21	; 15
    1832:	77 9b       	sbis	0x0e, 7	; 14
    1834:	fe cf       	rjmp	.-4      	; 0x1832 <rf_tx_tdma_packet+0xa0>
    1836:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1838:	f8 01       	movw	r30, r16
    183a:	86 81       	ldd	r24, Z+6	; 0x06
    183c:	88 23       	and	r24, r24
    183e:	19 f0       	breq	.+6      	; 0x1846 <rf_tx_tdma_packet+0xb4>
    1840:	81 e6       	ldi	r24, 0x61	; 97
    1842:	98 e8       	ldi	r25, 0x88	; 136
    1844:	02 c0       	rjmp	.+4      	; 0x184a <rf_tx_tdma_packet+0xb8>
    1846:	81 e4       	ldi	r24, 0x41	; 65
    1848:	98 e8       	ldi	r25, 0x88	; 136
    184a:	9a 83       	std	Y+2, r25	; 0x02
    184c:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    184e:	c0 98       	cbi	0x18, 0	; 24
    1850:	8e e3       	ldi	r24, 0x3E	; 62
    1852:	8f b9       	out	0x0f, r24	; 15
    1854:	77 9b       	sbis	0x0e, 7	; 14
    1856:	fe cf       	rjmp	.-4      	; 0x1854 <rf_tx_tdma_packet+0xc2>
    1858:	fe 01       	movw	r30, r28
    185a:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    185c:	ce 01       	movw	r24, r28
    185e:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1860:	21 91       	ld	r18, Z+
    1862:	2f b9       	out	0x0f, r18	; 15
    1864:	77 9b       	sbis	0x0e, 7	; 14
    1866:	fe cf       	rjmp	.-4      	; 0x1864 <rf_tx_tdma_packet+0xd2>
    1868:	e8 17       	cp	r30, r24
    186a:	f9 07       	cpc	r31, r25
    186c:	c9 f7       	brne	.-14     	; 0x1860 <rf_tx_tdma_packet+0xce>
    186e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1870:	c0 98       	cbi	0x18, 0	; 24
    1872:	8e e3       	ldi	r24, 0x3E	; 62
    1874:	8f b9       	out	0x0f, r24	; 15
    1876:	77 9b       	sbis	0x0e, 7	; 14
    1878:	fe cf       	rjmp	.-4      	; 0x1876 <rf_tx_tdma_packet+0xe4>
    187a:	80 91 18 06 	lds	r24, 0x0618
    187e:	8f b9       	out	0x0f, r24	; 15
    1880:	77 9b       	sbis	0x0e, 7	; 14
    1882:	fe cf       	rjmp	.-4      	; 0x1880 <rf_tx_tdma_packet+0xee>
    1884:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1886:	c0 98       	cbi	0x18, 0	; 24
    1888:	8e e3       	ldi	r24, 0x3E	; 62
    188a:	8f b9       	out	0x0f, r24	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_tx_tdma_packet+0xfa>
    1890:	80 e0       	ldi	r24, 0x00	; 0
    1892:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1894:	fc 01       	movw	r30, r24
    1896:	ea 5e       	subi	r30, 0xEA	; 234
    1898:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    189a:	24 81       	ldd	r18, Z+4	; 0x04
    189c:	2f b9       	out	0x0f, r18	; 15
    189e:	77 9b       	sbis	0x0e, 7	; 14
    18a0:	fe cf       	rjmp	.-4      	; 0x189e <rf_tx_tdma_packet+0x10c>
    18a2:	01 96       	adiw	r24, 0x01	; 1
    18a4:	82 30       	cpi	r24, 0x02	; 2
    18a6:	91 05       	cpc	r25, r1
    18a8:	a9 f7       	brne	.-22     	; 0x1894 <rf_tx_tdma_packet+0x102>
    18aa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    18ac:	c0 98       	cbi	0x18, 0	; 24
    18ae:	8e e3       	ldi	r24, 0x3E	; 62
    18b0:	8f b9       	out	0x0f, r24	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_tx_tdma_packet+0x120>
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	f8 01       	movw	r30, r16
    18bc:	e8 0f       	add	r30, r24
    18be:	f9 1f       	adc	r31, r25
    18c0:	20 81       	ld	r18, Z
    18c2:	2f b9       	out	0x0f, r18	; 15
    18c4:	77 9b       	sbis	0x0e, 7	; 14
    18c6:	fe cf       	rjmp	.-4      	; 0x18c4 <rf_tx_tdma_packet+0x132>
    18c8:	01 96       	adiw	r24, 0x01	; 1
    18ca:	82 30       	cpi	r24, 0x02	; 2
    18cc:	91 05       	cpc	r25, r1
    18ce:	a9 f7       	brne	.-22     	; 0x18ba <rf_tx_tdma_packet+0x128>
    18d0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18d2:	c0 98       	cbi	0x18, 0	; 24
    18d4:	8e e3       	ldi	r24, 0x3E	; 62
    18d6:	8f b9       	out	0x0f, r24	; 15
    18d8:	77 9b       	sbis	0x0e, 7	; 14
    18da:	fe cf       	rjmp	.-4      	; 0x18d8 <rf_tx_tdma_packet+0x146>
    18dc:	80 e0       	ldi	r24, 0x00	; 0
    18de:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    18e0:	fc 01       	movw	r30, r24
    18e2:	ea 5e       	subi	r30, 0xEA	; 234
    18e4:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18e6:	26 81       	ldd	r18, Z+6	; 0x06
    18e8:	2f b9       	out	0x0f, r18	; 15
    18ea:	77 9b       	sbis	0x0e, 7	; 14
    18ec:	fe cf       	rjmp	.-4      	; 0x18ea <rf_tx_tdma_packet+0x158>
    18ee:	01 96       	adiw	r24, 0x01	; 1
    18f0:	82 30       	cpi	r24, 0x02	; 2
    18f2:	91 05       	cpc	r25, r1
    18f4:	a9 f7       	brne	.-22     	; 0x18e0 <rf_tx_tdma_packet+0x14e>
    18f6:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    18f8:	c6 01       	movw	r24, r12
    18fa:	b7 01       	movw	r22, r14
    18fc:	0e 94 f4 25 	call	0x4be8	; 0x4be8 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1900:	d8 01       	movw	r26, r16
    1902:	15 96       	adiw	r26, 0x05	; 5
    1904:	8c 91       	ld	r24, X
    1906:	15 97       	sbiw	r26, 0x05	; 5
    1908:	88 23       	and	r24, r24
    190a:	a9 f1       	breq	.+106    	; 0x1976 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    190c:	80 91 1e 06 	lds	r24, 0x061E
    1910:	88 23       	and	r24, r24
    1912:	31 f4       	brne	.+12     	; 0x1920 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1914:	c0 98       	cbi	0x18, 0	; 24
    1916:	83 e0       	ldi	r24, 0x03	; 3
    1918:	8f b9       	out	0x0f, r24	; 15
    191a:	77 9b       	sbis	0x0e, 7	; 14
    191c:	fe cf       	rjmp	.-4      	; 0x191a <rf_tx_tdma_packet+0x188>
    191e:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1920:	c0 98       	cbi	0x18, 0	; 24
    1922:	1f b8       	out	0x0f, r1	; 15
    1924:	77 9b       	sbis	0x0e, 7	; 14
    1926:	fe cf       	rjmp	.-4      	; 0x1924 <rf_tx_tdma_packet+0x192>
    1928:	8f b1       	in	r24, 0x0f	; 15
    192a:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    192c:	81 ff       	sbrs	r24, 1
    192e:	f8 cf       	rjmp	.-16     	; 0x1920 <rf_tx_tdma_packet+0x18e>
    1930:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1932:	a5 e0       	ldi	r26, 0x05	; 5
    1934:	ea 2e       	mov	r14, r26
    1936:	c0 98       	cbi	0x18, 0	; 24
    1938:	ef b8       	out	0x0f, r14	; 15
    193a:	77 9b       	sbis	0x0e, 7	; 14
    193c:	fe cf       	rjmp	.-4      	; 0x193a <rf_tx_tdma_packet+0x1a8>
    193e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1940:	c0 98       	cbi	0x18, 0	; 24
    1942:	1f b8       	out	0x0f, r1	; 15
    1944:	77 9b       	sbis	0x0e, 7	; 14
    1946:	fe cf       	rjmp	.-4      	; 0x1944 <rf_tx_tdma_packet+0x1b2>
    1948:	cf b0       	in	r12, 0x0f	; 15
    194a:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    194c:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    194e:	25 36       	cpi	r18, 0x65	; 101
    1950:	49 f4       	brne	.+18     	; 0x1964 <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    1952:	78 94       	sei
                nrk_sem_post(radio_sem);
    1954:	80 91 11 06 	lds	r24, 0x0611
    1958:	90 91 12 06 	lds	r25, 0x0612
    195c:	0e 94 21 1c 	call	0x3842	; 0x3842 <nrk_sem_post>
                return FALSE;
    1960:	80 e0       	ldi	r24, 0x00	; 0
    1962:	60 c0       	rjmp	.+192    	; 0x1a24 <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    1964:	84 e6       	ldi	r24, 0x64	; 100
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	2b 83       	std	Y+3, r18	; 0x03
    196a:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    196e:	2b 81       	ldd	r18, Y+3	; 0x03
    1970:	c3 fe       	sbrs	r12, 3
    1972:	e1 cf       	rjmp	.-62     	; 0x1936 <rf_tx_tdma_packet+0x1a4>
    1974:	06 c0       	rjmp	.+12     	; 0x1982 <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1976:	c0 98       	cbi	0x18, 0	; 24
    1978:	84 e0       	ldi	r24, 0x04	; 4
    197a:	8f b9       	out	0x0f, r24	; 15
    197c:	77 9b       	sbis	0x0e, 7	; 14
    197e:	fe cf       	rjmp	.-4      	; 0x197c <rf_tx_tdma_packet+0x1ea>
    1980:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1982:	c0 98       	cbi	0x18, 0	; 24
    1984:	8e e3       	ldi	r24, 0x3E	; 62
    1986:	8f b9       	out	0x0f, r24	; 15
    1988:	77 9b       	sbis	0x0e, 7	; 14
    198a:	fe cf       	rjmp	.-4      	; 0x1988 <rf_tx_tdma_packet+0x1f6>
    198c:	40 e0       	ldi	r20, 0x00	; 0
    198e:	0c c0       	rjmp	.+24     	; 0x19a8 <rf_tx_tdma_packet+0x216>
    1990:	d8 01       	movw	r26, r16
    1992:	13 96       	adiw	r26, 0x03	; 3
    1994:	ed 91       	ld	r30, X+
    1996:	fc 91       	ld	r31, X
    1998:	14 97       	sbiw	r26, 0x04	; 4
    199a:	e8 0f       	add	r30, r24
    199c:	f9 1f       	adc	r31, r25
    199e:	80 81       	ld	r24, Z
    19a0:	8f b9       	out	0x0f, r24	; 15
    19a2:	77 9b       	sbis	0x0e, 7	; 14
    19a4:	fe cf       	rjmp	.-4      	; 0x19a2 <rf_tx_tdma_packet+0x210>
    19a6:	4f 5f       	subi	r20, 0xFF	; 255
    19a8:	84 2f       	mov	r24, r20
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	f8 01       	movw	r30, r16
    19ae:	22 81       	ldd	r18, Z+2	; 0x02
    19b0:	33 27       	eor	r19, r19
    19b2:	27 fd       	sbrc	r18, 7
    19b4:	30 95       	com	r19
    19b6:	82 17       	cp	r24, r18
    19b8:	93 07       	cpc	r25, r19
    19ba:	54 f3       	brlt	.-44     	; 0x1990 <rf_tx_tdma_packet+0x1fe>
    19bc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    19be:	c0 98       	cbi	0x18, 0	; 24
    19c0:	8e e3       	ldi	r24, 0x3E	; 62
    19c2:	8f b9       	out	0x0f, r24	; 15
    19c4:	77 9b       	sbis	0x0e, 7	; 14
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_tx_tdma_packet+0x232>
    19c8:	bf b8       	out	0x0f, r11	; 15
    19ca:	77 9b       	sbis	0x0e, 7	; 14
    19cc:	fe cf       	rjmp	.-4      	; 0x19ca <rf_tx_tdma_packet+0x238>
    19ce:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    19d0:	84 9b       	sbis	0x10, 4	; 16
    19d2:	fe cf       	rjmp	.-4      	; 0x19d0 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    19d4:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    19d6:	84 99       	sbic	0x10, 4	; 16
    19d8:	fe cf       	rjmp	.-4      	; 0x19d6 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19da:	c0 98       	cbi	0x18, 0	; 24
    19dc:	88 e0       	ldi	r24, 0x08	; 8
    19de:	8f b9       	out	0x0f, r24	; 15
    19e0:	77 9b       	sbis	0x0e, 7	; 14
    19e2:	fe cf       	rjmp	.-4      	; 0x19e0 <rf_tx_tdma_packet+0x24e>
    19e4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19e6:	c0 98       	cbi	0x18, 0	; 24
    19e8:	88 e0       	ldi	r24, 0x08	; 8
    19ea:	8f b9       	out	0x0f, r24	; 15
    19ec:	77 9b       	sbis	0x0e, 7	; 14
    19ee:	fe cf       	rjmp	.-4      	; 0x19ec <rf_tx_tdma_packet+0x25a>
    19f0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19f2:	c0 98       	cbi	0x18, 0	; 24
    19f4:	89 e0       	ldi	r24, 0x09	; 9
    19f6:	8f b9       	out	0x0f, r24	; 15
    19f8:	77 9b       	sbis	0x0e, 7	; 14
    19fa:	fe cf       	rjmp	.-4      	; 0x19f8 <rf_tx_tdma_packet+0x266>
    19fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19fe:	c0 98       	cbi	0x18, 0	; 24
    1a00:	89 e0       	ldi	r24, 0x09	; 9
    1a02:	8f b9       	out	0x0f, r24	; 15
    1a04:	77 9b       	sbis	0x0e, 7	; 14
    1a06:	fe cf       	rjmp	.-4      	; 0x1a04 <rf_tx_tdma_packet+0x272>
    1a08:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1a0a:	c0 98       	cbi	0x18, 0	; 24
    1a0c:	86 e0       	ldi	r24, 0x06	; 6
    1a0e:	8f b9       	out	0x0f, r24	; 15
    1a10:	77 9b       	sbis	0x0e, 7	; 14
    1a12:	fe cf       	rjmp	.-4      	; 0x1a10 <rf_tx_tdma_packet+0x27e>
    1a14:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1a16:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1a18:	80 91 18 06 	lds	r24, 0x0618
    1a1c:	8f 5f       	subi	r24, 0xFF	; 255
    1a1e:	80 93 18 06 	sts	0x0618, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1a22:	81 e0       	ldi	r24, 0x01	; 1

}
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	cf 91       	pop	r28
    1a2c:	df 91       	pop	r29
    1a2e:	1f 91       	pop	r17
    1a30:	0f 91       	pop	r16
    1a32:	ff 90       	pop	r15
    1a34:	ef 90       	pop	r14
    1a36:	df 90       	pop	r13
    1a38:	cf 90       	pop	r12
    1a3a:	bf 90       	pop	r11
    1a3c:	08 95       	ret

00001a3e <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1a3e:	ff 92       	push	r15
    1a40:	0f 93       	push	r16
    1a42:	1f 93       	push	r17
    1a44:	df 93       	push	r29
    1a46:	cf 93       	push	r28
    1a48:	00 d0       	rcall	.+0      	; 0x1a4a <rf_tx_packet+0xc>
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62
    1a4e:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1a50:	80 91 13 06 	lds	r24, 0x0613
    1a54:	88 23       	and	r24, r24
    1a56:	31 f0       	breq	.+12     	; 0x1a64 <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1a58:	c0 98       	cbi	0x18, 0	; 24
    1a5a:	8d e0       	ldi	r24, 0x0D	; 13
    1a5c:	8f b9       	out	0x0f, r24	; 15
    1a5e:	77 9b       	sbis	0x0e, 7	; 14
    1a60:	fe cf       	rjmp	.-4      	; 0x1a5e <rf_tx_packet+0x20>
    1a62:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a64:	32 81       	ldd	r19, Z+2	; 0x02
    1a66:	43 2f       	mov	r20, r19
    1a68:	55 27       	eor	r21, r21
    1a6a:	47 fd       	sbrc	r20, 7
    1a6c:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1a6e:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1a70:	60 e0       	ldi	r22, 0x00	; 0
    1a72:	07 c0       	rjmp	.+14     	; 0x1a82 <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1a74:	a3 81       	ldd	r26, Z+3	; 0x03
    1a76:	b4 81       	ldd	r27, Z+4	; 0x04
    1a78:	a8 0f       	add	r26, r24
    1a7a:	b9 1f       	adc	r27, r25
    1a7c:	8c 91       	ld	r24, X
    1a7e:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a80:	6f 5f       	subi	r22, 0xFF	; 255
    1a82:	86 2f       	mov	r24, r22
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	84 17       	cp	r24, r20
    1a88:	95 07       	cpc	r25, r21
    1a8a:	a4 f3       	brlt	.-24     	; 0x1a74 <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1a8c:	83 2f       	mov	r24, r19
    1a8e:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1a90:	90 91 13 06 	lds	r25, 0x0613
    1a94:	91 11       	cpse	r25, r1
    1a96:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a98:	c0 98       	cbi	0x18, 0	; 24
    1a9a:	98 e0       	ldi	r25, 0x08	; 8
    1a9c:	9f b9       	out	0x0f, r25	; 15
    1a9e:	77 9b       	sbis	0x0e, 7	; 14
    1aa0:	fe cf       	rjmp	.-4      	; 0x1a9e <rf_tx_packet+0x60>
    1aa2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aa4:	c0 98       	cbi	0x18, 0	; 24
    1aa6:	98 e0       	ldi	r25, 0x08	; 8
    1aa8:	9f b9       	out	0x0f, r25	; 15
    1aaa:	77 9b       	sbis	0x0e, 7	; 14
    1aac:	fe cf       	rjmp	.-4      	; 0x1aaa <rf_tx_packet+0x6c>
    1aae:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1ab0:	0e 99       	sbic	0x01, 6	; 1
    1ab2:	fe cf       	rjmp	.-4      	; 0x1ab0 <rf_tx_packet+0x72>
    1ab4:	84 99       	sbic	0x10, 4	; 16
    1ab6:	fc cf       	rjmp	.-8      	; 0x1ab0 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1ab8:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1aba:	c0 98       	cbi	0x18, 0	; 24
    1abc:	99 e0       	ldi	r25, 0x09	; 9
    1abe:	9f b9       	out	0x0f, r25	; 15
    1ac0:	77 9b       	sbis	0x0e, 7	; 14
    1ac2:	fe cf       	rjmp	.-4      	; 0x1ac0 <rf_tx_packet+0x82>
    1ac4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1ac6:	c0 98       	cbi	0x18, 0	; 24
    1ac8:	99 e0       	ldi	r25, 0x09	; 9
    1aca:	9f b9       	out	0x0f, r25	; 15
    1acc:	77 9b       	sbis	0x0e, 7	; 14
    1ace:	fe cf       	rjmp	.-4      	; 0x1acc <rf_tx_packet+0x8e>
    1ad0:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1ad2:	c0 98       	cbi	0x18, 0	; 24
    1ad4:	9e e3       	ldi	r25, 0x3E	; 62
    1ad6:	9f b9       	out	0x0f, r25	; 15
    1ad8:	77 9b       	sbis	0x0e, 7	; 14
    1ada:	fe cf       	rjmp	.-4      	; 0x1ad8 <rf_tx_packet+0x9a>
    1adc:	8f b9       	out	0x0f, r24	; 15
    1ade:	77 9b       	sbis	0x0e, 7	; 14
    1ae0:	fe cf       	rjmp	.-4      	; 0x1ade <rf_tx_packet+0xa0>
    1ae2:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1ae4:	81 e4       	ldi	r24, 0x41	; 65
    1ae6:	98 e8       	ldi	r25, 0x88	; 136
    1ae8:	9a 83       	std	Y+2, r25	; 0x02
    1aea:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1aec:	80 91 21 06 	lds	r24, 0x0621
    1af0:	88 23       	and	r24, r24
    1af2:	21 f0       	breq	.+8      	; 0x1afc <rf_tx_packet+0xbe>
    1af4:	81 e6       	ldi	r24, 0x61	; 97
    1af6:	98 e8       	ldi	r25, 0x88	; 136
    1af8:	9a 83       	std	Y+2, r25	; 0x02
    1afa:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1afc:	80 91 13 06 	lds	r24, 0x0613
    1b00:	88 23       	and	r24, r24
    1b02:	29 f0       	breq	.+10     	; 0x1b0e <rf_tx_packet+0xd0>
    1b04:	89 81       	ldd	r24, Y+1	; 0x01
    1b06:	9a 81       	ldd	r25, Y+2	; 0x02
    1b08:	88 60       	ori	r24, 0x08	; 8
    1b0a:	9a 83       	std	Y+2, r25	; 0x02
    1b0c:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1b0e:	c0 98       	cbi	0x18, 0	; 24
    1b10:	8e e3       	ldi	r24, 0x3E	; 62
    1b12:	8f b9       	out	0x0f, r24	; 15
    1b14:	77 9b       	sbis	0x0e, 7	; 14
    1b16:	fe cf       	rjmp	.-4      	; 0x1b14 <rf_tx_packet+0xd6>
    1b18:	de 01       	movw	r26, r28
    1b1a:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b1c:	ce 01       	movw	r24, r28
    1b1e:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1b20:	3d 91       	ld	r19, X+
    1b22:	3f b9       	out	0x0f, r19	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_tx_packet+0xe6>
    1b28:	a8 17       	cp	r26, r24
    1b2a:	b9 07       	cpc	r27, r25
    1b2c:	c9 f7       	brne	.-14     	; 0x1b20 <rf_tx_packet+0xe2>
    1b2e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1b30:	c0 98       	cbi	0x18, 0	; 24
    1b32:	8e e3       	ldi	r24, 0x3E	; 62
    1b34:	8f b9       	out	0x0f, r24	; 15
    1b36:	77 9b       	sbis	0x0e, 7	; 14
    1b38:	fe cf       	rjmp	.-4      	; 0x1b36 <rf_tx_packet+0xf8>
    1b3a:	80 91 18 06 	lds	r24, 0x0618
    1b3e:	8f b9       	out	0x0f, r24	; 15
    1b40:	77 9b       	sbis	0x0e, 7	; 14
    1b42:	fe cf       	rjmp	.-4      	; 0x1b40 <rf_tx_packet+0x102>
    1b44:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b46:	c0 98       	cbi	0x18, 0	; 24
    1b48:	8e e3       	ldi	r24, 0x3E	; 62
    1b4a:	8f b9       	out	0x0f, r24	; 15
    1b4c:	77 9b       	sbis	0x0e, 7	; 14
    1b4e:	fe cf       	rjmp	.-4      	; 0x1b4c <rf_tx_packet+0x10e>
    1b50:	80 e0       	ldi	r24, 0x00	; 0
    1b52:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b54:	dc 01       	movw	r26, r24
    1b56:	aa 5e       	subi	r26, 0xEA	; 234
    1b58:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b5a:	14 96       	adiw	r26, 0x04	; 4
    1b5c:	3c 91       	ld	r19, X
    1b5e:	14 97       	sbiw	r26, 0x04	; 4
    1b60:	3f b9       	out	0x0f, r19	; 15
    1b62:	77 9b       	sbis	0x0e, 7	; 14
    1b64:	fe cf       	rjmp	.-4      	; 0x1b62 <rf_tx_packet+0x124>
    1b66:	01 96       	adiw	r24, 0x01	; 1
    1b68:	82 30       	cpi	r24, 0x02	; 2
    1b6a:	91 05       	cpc	r25, r1
    1b6c:	99 f7       	brne	.-26     	; 0x1b54 <rf_tx_packet+0x116>
    1b6e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1b70:	c0 98       	cbi	0x18, 0	; 24
    1b72:	8e e3       	ldi	r24, 0x3E	; 62
    1b74:	8f b9       	out	0x0f, r24	; 15
    1b76:	77 9b       	sbis	0x0e, 7	; 14
    1b78:	fe cf       	rjmp	.-4      	; 0x1b76 <rf_tx_packet+0x138>
    1b7a:	80 e0       	ldi	r24, 0x00	; 0
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	df 01       	movw	r26, r30
    1b80:	a8 0f       	add	r26, r24
    1b82:	b9 1f       	adc	r27, r25
    1b84:	3c 91       	ld	r19, X
    1b86:	3f b9       	out	0x0f, r19	; 15
    1b88:	77 9b       	sbis	0x0e, 7	; 14
    1b8a:	fe cf       	rjmp	.-4      	; 0x1b88 <rf_tx_packet+0x14a>
    1b8c:	01 96       	adiw	r24, 0x01	; 1
    1b8e:	82 30       	cpi	r24, 0x02	; 2
    1b90:	91 05       	cpc	r25, r1
    1b92:	a9 f7       	brne	.-22     	; 0x1b7e <rf_tx_packet+0x140>
    1b94:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b96:	c0 98       	cbi	0x18, 0	; 24
    1b98:	8e e3       	ldi	r24, 0x3E	; 62
    1b9a:	8f b9       	out	0x0f, r24	; 15
    1b9c:	77 9b       	sbis	0x0e, 7	; 14
    1b9e:	fe cf       	rjmp	.-4      	; 0x1b9c <rf_tx_packet+0x15e>
    1ba0:	80 e0       	ldi	r24, 0x00	; 0
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1ba4:	dc 01       	movw	r26, r24
    1ba6:	aa 5e       	subi	r26, 0xEA	; 234
    1ba8:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1baa:	16 96       	adiw	r26, 0x06	; 6
    1bac:	3c 91       	ld	r19, X
    1bae:	16 97       	sbiw	r26, 0x06	; 6
    1bb0:	3f b9       	out	0x0f, r19	; 15
    1bb2:	77 9b       	sbis	0x0e, 7	; 14
    1bb4:	fe cf       	rjmp	.-4      	; 0x1bb2 <rf_tx_packet+0x174>
    1bb6:	01 96       	adiw	r24, 0x01	; 1
    1bb8:	82 30       	cpi	r24, 0x02	; 2
    1bba:	91 05       	cpc	r25, r1
    1bbc:	99 f7       	brne	.-26     	; 0x1ba4 <rf_tx_packet+0x166>
    1bbe:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1bc0:	80 91 13 06 	lds	r24, 0x0613
    1bc4:	88 23       	and	r24, r24
    1bc6:	81 f0       	breq	.+32     	; 0x1be8 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1bc8:	c0 98       	cbi	0x18, 0	; 24
    1bca:	8e e3       	ldi	r24, 0x3E	; 62
    1bcc:	8f b9       	out	0x0f, r24	; 15
    1bce:	77 9b       	sbis	0x0e, 7	; 14
    1bd0:	fe cf       	rjmp	.-4      	; 0x1bce <rf_tx_packet+0x190>
    1bd2:	a3 e2       	ldi	r26, 0x23	; 35
    1bd4:	b6 e0       	ldi	r27, 0x06	; 6
    1bd6:	8d 91       	ld	r24, X+
    1bd8:	8f b9       	out	0x0f, r24	; 15
    1bda:	77 9b       	sbis	0x0e, 7	; 14
    1bdc:	fe cf       	rjmp	.-4      	; 0x1bda <rf_tx_packet+0x19c>
    1bde:	86 e0       	ldi	r24, 0x06	; 6
    1be0:	a7 32       	cpi	r26, 0x27	; 39
    1be2:	b8 07       	cpc	r27, r24
    1be4:	c1 f7       	brne	.-16     	; 0x1bd6 <rf_tx_packet+0x198>
    1be6:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1be8:	c0 98       	cbi	0x18, 0	; 24
    1bea:	8e e3       	ldi	r24, 0x3E	; 62
    1bec:	8f b9       	out	0x0f, r24	; 15
    1bee:	77 9b       	sbis	0x0e, 7	; 14
    1bf0:	fe cf       	rjmp	.-4      	; 0x1bee <rf_tx_packet+0x1b0>
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	09 c0       	rjmp	.+18     	; 0x1c08 <rf_tx_packet+0x1ca>
    1bf6:	a3 81       	ldd	r26, Z+3	; 0x03
    1bf8:	b4 81       	ldd	r27, Z+4	; 0x04
    1bfa:	a8 0f       	add	r26, r24
    1bfc:	b9 1f       	adc	r27, r25
    1bfe:	8c 91       	ld	r24, X
    1c00:	8f b9       	out	0x0f, r24	; 15
    1c02:	77 9b       	sbis	0x0e, 7	; 14
    1c04:	fe cf       	rjmp	.-4      	; 0x1c02 <rf_tx_packet+0x1c4>
    1c06:	3f 5f       	subi	r19, 0xFF	; 255
    1c08:	83 2f       	mov	r24, r19
    1c0a:	90 e0       	ldi	r25, 0x00	; 0
    1c0c:	42 81       	ldd	r20, Z+2	; 0x02
    1c0e:	55 27       	eor	r21, r21
    1c10:	47 fd       	sbrc	r20, 7
    1c12:	50 95       	com	r21
    1c14:	84 17       	cp	r24, r20
    1c16:	95 07       	cpc	r25, r21
    1c18:	74 f3       	brlt	.-36     	; 0x1bf6 <rf_tx_packet+0x1b8>
    1c1a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1c1c:	c0 98       	cbi	0x18, 0	; 24
    1c1e:	8e e3       	ldi	r24, 0x3E	; 62
    1c20:	8f b9       	out	0x0f, r24	; 15
    1c22:	77 9b       	sbis	0x0e, 7	; 14
    1c24:	fe cf       	rjmp	.-4      	; 0x1c22 <rf_tx_packet+0x1e4>
    1c26:	2f b9       	out	0x0f, r18	; 15
    1c28:	77 9b       	sbis	0x0e, 7	; 14
    1c2a:	fe cf       	rjmp	.-4      	; 0x1c28 <rf_tx_packet+0x1ea>
    1c2c:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1c2e:	85 81       	ldd	r24, Z+5	; 0x05
    1c30:	88 23       	and	r24, r24
    1c32:	91 f1       	breq	.+100    	; 0x1c98 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1c34:	80 91 1e 06 	lds	r24, 0x061E
    1c38:	88 23       	and	r24, r24
    1c3a:	31 f4       	brne	.+12     	; 0x1c48 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1c3c:	c0 98       	cbi	0x18, 0	; 24
    1c3e:	83 e0       	ldi	r24, 0x03	; 3
    1c40:	8f b9       	out	0x0f, r24	; 15
    1c42:	77 9b       	sbis	0x0e, 7	; 14
    1c44:	fe cf       	rjmp	.-4      	; 0x1c42 <rf_tx_packet+0x204>
    1c46:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c48:	c0 98       	cbi	0x18, 0	; 24
    1c4a:	1f b8       	out	0x0f, r1	; 15
    1c4c:	77 9b       	sbis	0x0e, 7	; 14
    1c4e:	fe cf       	rjmp	.-4      	; 0x1c4c <rf_tx_packet+0x20e>
    1c50:	8f b1       	in	r24, 0x0f	; 15
    1c52:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1c54:	81 ff       	sbrs	r24, 1
    1c56:	f8 cf       	rjmp	.-16     	; 0x1c48 <rf_tx_packet+0x20a>
    1c58:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1c5a:	05 e0       	ldi	r16, 0x05	; 5
    1c5c:	c0 98       	cbi	0x18, 0	; 24
    1c5e:	0f b9       	out	0x0f, r16	; 15
    1c60:	77 9b       	sbis	0x0e, 7	; 14
    1c62:	fe cf       	rjmp	.-4      	; 0x1c60 <rf_tx_packet+0x222>
    1c64:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c66:	c0 98       	cbi	0x18, 0	; 24
    1c68:	1f b8       	out	0x0f, r1	; 15
    1c6a:	77 9b       	sbis	0x0e, 7	; 14
    1c6c:	fe cf       	rjmp	.-4      	; 0x1c6a <rf_tx_packet+0x22c>
    1c6e:	ff b0       	in	r15, 0x0f	; 15
    1c70:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1c72:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1c74:	15 36       	cpi	r17, 0x65	; 101
    1c76:	49 f4       	brne	.+18     	; 0x1c8a <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1c78:	78 94       	sei
                nrk_sem_post(radio_sem);
    1c7a:	80 91 11 06 	lds	r24, 0x0611
    1c7e:	90 91 12 06 	lds	r25, 0x0612
    1c82:	0e 94 21 1c 	call	0x3842	; 0x3842 <nrk_sem_post>
                return FALSE;
    1c86:	80 e0       	ldi	r24, 0x00	; 0
    1c88:	43 c0       	rjmp	.+134    	; 0x1d10 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1c8a:	84 e6       	ldi	r24, 0x64	; 100
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c92:	f3 fe       	sbrs	r15, 3
    1c94:	e3 cf       	rjmp	.-58     	; 0x1c5c <rf_tx_packet+0x21e>
    1c96:	06 c0       	rjmp	.+12     	; 0x1ca4 <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1c98:	c0 98       	cbi	0x18, 0	; 24
    1c9a:	84 e0       	ldi	r24, 0x04	; 4
    1c9c:	8f b9       	out	0x0f, r24	; 15
    1c9e:	77 9b       	sbis	0x0e, 7	; 14
    1ca0:	fe cf       	rjmp	.-4      	; 0x1c9e <rf_tx_packet+0x260>
    1ca2:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1ca4:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1ca6:	84 9b       	sbis	0x10, 4	; 16
    1ca8:	fe cf       	rjmp	.-4      	; 0x1ca6 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1caa:	84 99       	sbic	0x10, 4	; 16
    1cac:	fe cf       	rjmp	.-4      	; 0x1caa <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1cae:	80 91 21 06 	lds	r24, 0x0621
    1cb2:	88 23       	and	r24, r24
    1cb4:	f9 f0       	breq	.+62     	; 0x1cf4 <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1cb6:	84 ea       	ldi	r24, 0xA4	; 164
    1cb8:	92 e0       	ldi	r25, 0x02	; 2
    1cba:	0e 94 e6 13 	call	0x27cc	; 0x27cc <halWait>

        if(FIFO_IS_1)
    1cbe:	b7 9b       	sbis	0x16, 7	; 22
    1cc0:	0b c0       	rjmp	.+22     	; 0x1cd8 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1cc2:	c0 98       	cbi	0x18, 0	; 24
    1cc4:	8f e7       	ldi	r24, 0x7F	; 127
    1cc6:	8f b9       	out	0x0f, r24	; 15
    1cc8:	77 9b       	sbis	0x0e, 7	; 14
    1cca:	fe cf       	rjmp	.-4      	; 0x1cc8 <rf_tx_packet+0x28a>
    1ccc:	1f b8       	out	0x0f, r1	; 15
    1cce:	77 9b       	sbis	0x0e, 7	; 14
    1cd0:	fe cf       	rjmp	.-4      	; 0x1cce <rf_tx_packet+0x290>
    1cd2:	8f b1       	in	r24, 0x0f	; 15
    1cd4:	c0 9a       	sbi	0x18, 0	; 24
    1cd6:	0e c0       	rjmp	.+28     	; 0x1cf4 <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cd8:	c0 98       	cbi	0x18, 0	; 24
    1cda:	88 e0       	ldi	r24, 0x08	; 8
    1cdc:	8f b9       	out	0x0f, r24	; 15
    1cde:	77 9b       	sbis	0x0e, 7	; 14
    1ce0:	fe cf       	rjmp	.-4      	; 0x1cde <rf_tx_packet+0x2a0>
    1ce2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ce4:	c0 98       	cbi	0x18, 0	; 24
    1ce6:	88 e0       	ldi	r24, 0x08	; 8
    1ce8:	8f b9       	out	0x0f, r24	; 15
    1cea:	77 9b       	sbis	0x0e, 7	; 14
    1cec:	fe cf       	rjmp	.-4      	; 0x1cea <rf_tx_packet+0x2ac>
    1cee:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1cf0:	80 e0       	ldi	r24, 0x00	; 0
    1cf2:	01 c0       	rjmp	.+2      	; 0x1cf6 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1cf6:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1cf8:	c0 98       	cbi	0x18, 0	; 24
    1cfa:	96 e0       	ldi	r25, 0x06	; 6
    1cfc:	9f b9       	out	0x0f, r25	; 15
    1cfe:	77 9b       	sbis	0x0e, 7	; 14
    1d00:	fe cf       	rjmp	.-4      	; 0x1cfe <rf_tx_packet+0x2c0>
    1d02:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1d04:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1d06:	90 91 18 06 	lds	r25, 0x0618
    1d0a:	9f 5f       	subi	r25, 0xFF	; 255
    1d0c:	90 93 18 06 	sts	0x0618, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1d10:	0f 90       	pop	r0
    1d12:	0f 90       	pop	r0
    1d14:	cf 91       	pop	r28
    1d16:	df 91       	pop	r29
    1d18:	1f 91       	pop	r17
    1d1a:	0f 91       	pop	r16
    1d1c:	ff 90       	pop	r15
    1d1e:	08 95       	ret

00001d20 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	84 9b       	sbis	0x10, 4	; 16
    1d24:	80 e0       	ldi	r24, 0x00	; 0
}
    1d26:	08 95       	ret

00001d28 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1d28:	81 e0       	ldi	r24, 0x01	; 1
    1d2a:	0e 9b       	sbis	0x01, 6	; 1
    1d2c:	80 e0       	ldi	r24, 0x00	; 0
}
    1d2e:	08 95       	ret

00001d30 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1d30:	81 e0       	ldi	r24, 0x01	; 1
    1d32:	84 9b       	sbis	0x10, 4	; 16
    1d34:	80 e0       	ldi	r24, 0x00	; 0
}
    1d36:	08 95       	ret

00001d38 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1d38:	df 93       	push	r29
    1d3a:	cf 93       	push	r28
    1d3c:	00 d0       	rcall	.+0      	; 0x1d3e <rf_polling_rx_packet+0x6>
    1d3e:	00 d0       	rcall	.+0      	; 0x1d40 <rf_polling_rx_packet+0x8>
    1d40:	cd b7       	in	r28, 0x3d	; 61
    1d42:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1d44:	0e 9b       	sbis	0x01, 6	; 1
    1d46:	c7 c1       	rjmp	.+910    	; 0x20d6 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1d48:	10 92 22 06 	sts	0x0622, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1d4c:	0e 9b       	sbis	0x01, 6	; 1
    1d4e:	1a c0       	rjmp	.+52     	; 0x1d84 <rf_polling_rx_packet+0x4c>
    1d50:	b7 99       	sbic	0x16, 7	; 22
    1d52:	18 c0       	rjmp	.+48     	; 0x1d84 <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d54:	c0 98       	cbi	0x18, 0	; 24
    1d56:	8f e7       	ldi	r24, 0x7F	; 127
    1d58:	8f b9       	out	0x0f, r24	; 15
    1d5a:	77 9b       	sbis	0x0e, 7	; 14
    1d5c:	fe cf       	rjmp	.-4      	; 0x1d5a <rf_polling_rx_packet+0x22>
    1d5e:	1f b8       	out	0x0f, r1	; 15
    1d60:	77 9b       	sbis	0x0e, 7	; 14
    1d62:	fe cf       	rjmp	.-4      	; 0x1d60 <rf_polling_rx_packet+0x28>
    1d64:	8f b1       	in	r24, 0x0f	; 15
    1d66:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d68:	c0 98       	cbi	0x18, 0	; 24
    1d6a:	88 e0       	ldi	r24, 0x08	; 8
    1d6c:	8f b9       	out	0x0f, r24	; 15
    1d6e:	77 9b       	sbis	0x0e, 7	; 14
    1d70:	fe cf       	rjmp	.-4      	; 0x1d6e <rf_polling_rx_packet+0x36>
    1d72:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d74:	c0 98       	cbi	0x18, 0	; 24
    1d76:	88 e0       	ldi	r24, 0x08	; 8
    1d78:	8f b9       	out	0x0f, r24	; 15
    1d7a:	77 9b       	sbis	0x0e, 7	; 14
    1d7c:	fe cf       	rjmp	.-4      	; 0x1d7a <rf_polling_rx_packet+0x42>
    1d7e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1d80:	8f ef       	ldi	r24, 0xFF	; 255
    1d82:	aa c1       	rjmp	.+852    	; 0x20d8 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1d84:	c0 98       	cbi	0x18, 0	; 24
    1d86:	8f e7       	ldi	r24, 0x7F	; 127
    1d88:	8f b9       	out	0x0f, r24	; 15
    1d8a:	77 9b       	sbis	0x0e, 7	; 14
    1d8c:	fe cf       	rjmp	.-4      	; 0x1d8a <rf_polling_rx_packet+0x52>
    1d8e:	1f b8       	out	0x0f, r1	; 15
    1d90:	77 9b       	sbis	0x0e, 7	; 14
    1d92:	fe cf       	rjmp	.-4      	; 0x1d90 <rf_polling_rx_packet+0x58>
    1d94:	4f b1       	in	r20, 0x0f	; 15
    1d96:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1d98:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1d9a:	c1 f4       	brne	.+48     	; 0x1dcc <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d9c:	c0 98       	cbi	0x18, 0	; 24
    1d9e:	8f e7       	ldi	r24, 0x7F	; 127
    1da0:	8f b9       	out	0x0f, r24	; 15
    1da2:	77 9b       	sbis	0x0e, 7	; 14
    1da4:	fe cf       	rjmp	.-4      	; 0x1da2 <rf_polling_rx_packet+0x6a>
    1da6:	1f b8       	out	0x0f, r1	; 15
    1da8:	77 9b       	sbis	0x0e, 7	; 14
    1daa:	fe cf       	rjmp	.-4      	; 0x1da8 <rf_polling_rx_packet+0x70>
    1dac:	8f b1       	in	r24, 0x0f	; 15
    1dae:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1db0:	c0 98       	cbi	0x18, 0	; 24
    1db2:	88 e0       	ldi	r24, 0x08	; 8
    1db4:	8f b9       	out	0x0f, r24	; 15
    1db6:	77 9b       	sbis	0x0e, 7	; 14
    1db8:	fe cf       	rjmp	.-4      	; 0x1db6 <rf_polling_rx_packet+0x7e>
    1dba:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dbc:	c0 98       	cbi	0x18, 0	; 24
    1dbe:	88 e0       	ldi	r24, 0x08	; 8
    1dc0:	8f b9       	out	0x0f, r24	; 15
    1dc2:	77 9b       	sbis	0x0e, 7	; 14
    1dc4:	fe cf       	rjmp	.-4      	; 0x1dc2 <rf_polling_rx_packet+0x8a>
    1dc6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1dc8:	8e ef       	ldi	r24, 0xFE	; 254
    1dca:	86 c1       	rjmp	.+780    	; 0x20d8 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1dcc:	4c 30       	cpi	r20, 0x0C	; 12
    1dce:	84 f0       	brlt	.+32     	; 0x1df0 <rf_polling_rx_packet+0xb8>
    1dd0:	e0 91 16 06 	lds	r30, 0x0616
    1dd4:	f0 91 17 06 	lds	r31, 0x0617
    1dd8:	84 2f       	mov	r24, r20
    1dda:	99 27       	eor	r25, r25
    1ddc:	87 fd       	sbrc	r24, 7
    1dde:	90 95       	com	r25
    1de0:	0b 97       	sbiw	r24, 0x0b	; 11
    1de2:	24 81       	ldd	r18, Z+4	; 0x04
    1de4:	33 27       	eor	r19, r19
    1de6:	27 fd       	sbrc	r18, 7
    1de8:	30 95       	com	r19
    1dea:	28 17       	cp	r18, r24
    1dec:	39 07       	cpc	r19, r25
    1dee:	7c f5       	brge	.+94     	; 0x1e4e <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1df0:	c0 98       	cbi	0x18, 0	; 24
    1df2:	8f e7       	ldi	r24, 0x7F	; 127
    1df4:	8f b9       	out	0x0f, r24	; 15
    1df6:	77 9b       	sbis	0x0e, 7	; 14
    1df8:	fe cf       	rjmp	.-4      	; 0x1df6 <rf_polling_rx_packet+0xbe>
    1dfa:	50 e0       	ldi	r21, 0x00	; 0
    1dfc:	84 2f       	mov	r24, r20
    1dfe:	99 27       	eor	r25, r25
    1e00:	87 fd       	sbrc	r24, 7
    1e02:	90 95       	com	r25
    1e04:	04 c0       	rjmp	.+8      	; 0x1e0e <rf_polling_rx_packet+0xd6>
    1e06:	1f b8       	out	0x0f, r1	; 15
    1e08:	77 9b       	sbis	0x0e, 7	; 14
    1e0a:	fe cf       	rjmp	.-4      	; 0x1e08 <rf_polling_rx_packet+0xd0>
    1e0c:	5f 5f       	subi	r21, 0xFF	; 255
    1e0e:	25 2f       	mov	r18, r21
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	28 17       	cp	r18, r24
    1e14:	39 07       	cpc	r19, r25
    1e16:	14 f4       	brge	.+4      	; 0x1e1c <rf_polling_rx_packet+0xe4>
    1e18:	b7 99       	sbic	0x16, 7	; 22
    1e1a:	f5 cf       	rjmp	.-22     	; 0x1e06 <rf_polling_rx_packet+0xce>
    1e1c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1e1e:	c0 98       	cbi	0x18, 0	; 24
    1e20:	8f e7       	ldi	r24, 0x7F	; 127
    1e22:	8f b9       	out	0x0f, r24	; 15
    1e24:	77 9b       	sbis	0x0e, 7	; 14
    1e26:	fe cf       	rjmp	.-4      	; 0x1e24 <rf_polling_rx_packet+0xec>
    1e28:	1f b8       	out	0x0f, r1	; 15
    1e2a:	77 9b       	sbis	0x0e, 7	; 14
    1e2c:	fe cf       	rjmp	.-4      	; 0x1e2a <rf_polling_rx_packet+0xf2>
    1e2e:	8f b1       	in	r24, 0x0f	; 15
    1e30:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e32:	c0 98       	cbi	0x18, 0	; 24
    1e34:	88 e0       	ldi	r24, 0x08	; 8
    1e36:	8f b9       	out	0x0f, r24	; 15
    1e38:	77 9b       	sbis	0x0e, 7	; 14
    1e3a:	fe cf       	rjmp	.-4      	; 0x1e38 <rf_polling_rx_packet+0x100>
    1e3c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e3e:	c0 98       	cbi	0x18, 0	; 24
    1e40:	88 e0       	ldi	r24, 0x08	; 8
    1e42:	8f b9       	out	0x0f, r24	; 15
    1e44:	77 9b       	sbis	0x0e, 7	; 14
    1e46:	fe cf       	rjmp	.-4      	; 0x1e44 <rf_polling_rx_packet+0x10c>
    1e48:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1e4a:	8d ef       	ldi	r24, 0xFD	; 253
    1e4c:	45 c1       	rjmp	.+650    	; 0x20d8 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1e4e:	e0 91 16 06 	lds	r30, 0x0616
    1e52:	f0 91 17 06 	lds	r31, 0x0617
    1e56:	4c 50       	subi	r20, 0x0C	; 12
    1e58:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e5a:	c0 98       	cbi	0x18, 0	; 24
    1e5c:	8f e7       	ldi	r24, 0x7F	; 127
    1e5e:	8f b9       	out	0x0f, r24	; 15
    1e60:	77 9b       	sbis	0x0e, 7	; 14
    1e62:	fe cf       	rjmp	.-4      	; 0x1e60 <rf_polling_rx_packet+0x128>
    1e64:	fe 01       	movw	r30, r28
    1e66:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1e68:	ce 01       	movw	r24, r28
    1e6a:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e6c:	1f b8       	out	0x0f, r1	; 15
    1e6e:	77 9b       	sbis	0x0e, 7	; 14
    1e70:	fe cf       	rjmp	.-4      	; 0x1e6e <rf_polling_rx_packet+0x136>
    1e72:	2f b1       	in	r18, 0x0f	; 15
    1e74:	21 93       	st	Z+, r18
    1e76:	e8 17       	cp	r30, r24
    1e78:	f9 07       	cpc	r31, r25
    1e7a:	c1 f7       	brne	.-16     	; 0x1e6c <rf_polling_rx_packet+0x134>
    1e7c:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1e7e:	e0 91 16 06 	lds	r30, 0x0616
    1e82:	f0 91 17 06 	lds	r31, 0x0617
    1e86:	99 81       	ldd	r25, Y+1	; 0x01
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	95 ff       	sbrs	r25, 5
    1e8c:	80 e0       	ldi	r24, 0x00	; 0
    1e8e:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1e90:	c0 98       	cbi	0x18, 0	; 24
    1e92:	8f e7       	ldi	r24, 0x7F	; 127
    1e94:	8f b9       	out	0x0f, r24	; 15
    1e96:	77 9b       	sbis	0x0e, 7	; 14
    1e98:	fe cf       	rjmp	.-4      	; 0x1e96 <rf_polling_rx_packet+0x15e>
    1e9a:	1f b8       	out	0x0f, r1	; 15
    1e9c:	77 9b       	sbis	0x0e, 7	; 14
    1e9e:	fe cf       	rjmp	.-4      	; 0x1e9c <rf_polling_rx_packet+0x164>
    1ea0:	e0 91 16 06 	lds	r30, 0x0616
    1ea4:	f0 91 17 06 	lds	r31, 0x0617
    1ea8:	8f b1       	in	r24, 0x0f	; 15
    1eaa:	80 83       	st	Z, r24
    1eac:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1eae:	c0 98       	cbi	0x18, 0	; 24
    1eb0:	8f e7       	ldi	r24, 0x7F	; 127
    1eb2:	8f b9       	out	0x0f, r24	; 15
    1eb4:	77 9b       	sbis	0x0e, 7	; 14
    1eb6:	fe cf       	rjmp	.-4      	; 0x1eb4 <rf_polling_rx_packet+0x17c>
    1eb8:	84 e0       	ldi	r24, 0x04	; 4
    1eba:	05 c0       	rjmp	.+10     	; 0x1ec6 <rf_polling_rx_packet+0x18e>
    1ebc:	1f b8       	out	0x0f, r1	; 15
    1ebe:	77 9b       	sbis	0x0e, 7	; 14
    1ec0:	fe cf       	rjmp	.-4      	; 0x1ebe <rf_polling_rx_packet+0x186>
    1ec2:	81 50       	subi	r24, 0x01	; 1
    1ec4:	11 f0       	breq	.+4      	; 0x1eca <rf_polling_rx_packet+0x192>
    1ec6:	b7 99       	sbic	0x16, 7	; 22
    1ec8:	f9 cf       	rjmp	.-14     	; 0x1ebc <rf_polling_rx_packet+0x184>
    1eca:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1ecc:	c0 98       	cbi	0x18, 0	; 24
    1ece:	8f e7       	ldi	r24, 0x7F	; 127
    1ed0:	8f b9       	out	0x0f, r24	; 15
    1ed2:	77 9b       	sbis	0x0e, 7	; 14
    1ed4:	fe cf       	rjmp	.-4      	; 0x1ed2 <rf_polling_rx_packet+0x19a>
    1ed6:	80 e0       	ldi	r24, 0x00	; 0
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	1f b8       	out	0x0f, r1	; 15
    1edc:	77 9b       	sbis	0x0e, 7	; 14
    1ede:	fe cf       	rjmp	.-4      	; 0x1edc <rf_polling_rx_packet+0x1a4>
    1ee0:	e0 91 16 06 	lds	r30, 0x0616
    1ee4:	f0 91 17 06 	lds	r31, 0x0617
    1ee8:	2f b1       	in	r18, 0x0f	; 15
    1eea:	e8 0f       	add	r30, r24
    1eec:	f9 1f       	adc	r31, r25
    1eee:	21 83       	std	Z+1, r18	; 0x01
    1ef0:	01 96       	adiw	r24, 0x01	; 1
    1ef2:	82 30       	cpi	r24, 0x02	; 2
    1ef4:	91 05       	cpc	r25, r1
    1ef6:	89 f7       	brne	.-30     	; 0x1eda <rf_polling_rx_packet+0x1a2>
    1ef8:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1efa:	89 81       	ldd	r24, Y+1	; 0x01
    1efc:	83 ff       	sbrs	r24, 3
    1efe:	4d c0       	rjmp	.+154    	; 0x1f9a <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1f00:	c0 98       	cbi	0x18, 0	; 24
    1f02:	8f e7       	ldi	r24, 0x7F	; 127
    1f04:	8f b9       	out	0x0f, r24	; 15
    1f06:	77 9b       	sbis	0x0e, 7	; 14
    1f08:	fe cf       	rjmp	.-4      	; 0x1f06 <rf_polling_rx_packet+0x1ce>
    1f0a:	ed e0       	ldi	r30, 0x0D	; 13
    1f0c:	f6 e0       	ldi	r31, 0x06	; 6
    1f0e:	1f b8       	out	0x0f, r1	; 15
    1f10:	77 9b       	sbis	0x0e, 7	; 14
    1f12:	fe cf       	rjmp	.-4      	; 0x1f10 <rf_polling_rx_packet+0x1d8>
    1f14:	8f b1       	in	r24, 0x0f	; 15
    1f16:	81 93       	st	Z+, r24
    1f18:	86 e0       	ldi	r24, 0x06	; 6
    1f1a:	e1 31       	cpi	r30, 0x11	; 17
    1f1c:	f8 07       	cpc	r31, r24
    1f1e:	b9 f7       	brne	.-18     	; 0x1f0e <rf_polling_rx_packet+0x1d6>
    1f20:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1f22:	c0 98       	cbi	0x18, 0	; 24
    1f24:	89 e9       	ldi	r24, 0x99	; 153
    1f26:	8f b9       	out	0x0f, r24	; 15
    1f28:	77 9b       	sbis	0x0e, 7	; 14
    1f2a:	fe cf       	rjmp	.-4      	; 0x1f28 <rf_polling_rx_packet+0x1f0>
    1f2c:	80 e8       	ldi	r24, 0x80	; 128
    1f2e:	8f b9       	out	0x0f, r24	; 15
    1f30:	77 9b       	sbis	0x0e, 7	; 14
    1f32:	fe cf       	rjmp	.-4      	; 0x1f30 <rf_polling_rx_packet+0x1f8>
    1f34:	82 e0       	ldi	r24, 0x02	; 2
    1f36:	81 50       	subi	r24, 0x01	; 1
    1f38:	e8 2f       	mov	r30, r24
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	e3 5f       	subi	r30, 0xF3	; 243
    1f3e:	f9 4f       	sbci	r31, 0xF9	; 249
    1f40:	90 81       	ld	r25, Z
    1f42:	9f b9       	out	0x0f, r25	; 15
    1f44:	77 9b       	sbis	0x0e, 7	; 14
    1f46:	fe cf       	rjmp	.-4      	; 0x1f44 <rf_polling_rx_packet+0x20c>
    1f48:	88 23       	and	r24, r24
    1f4a:	a9 f7       	brne	.-22     	; 0x1f36 <rf_polling_rx_packet+0x1fe>
    1f4c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1f4e:	c0 98       	cbi	0x18, 0	; 24
    1f50:	8b e9       	ldi	r24, 0x9B	; 155
    1f52:	8f b9       	out	0x0f, r24	; 15
    1f54:	77 9b       	sbis	0x0e, 7	; 14
    1f56:	fe cf       	rjmp	.-4      	; 0x1f54 <rf_polling_rx_packet+0x21c>
    1f58:	80 e8       	ldi	r24, 0x80	; 128
    1f5a:	8f b9       	out	0x0f, r24	; 15
    1f5c:	77 9b       	sbis	0x0e, 7	; 14
    1f5e:	fe cf       	rjmp	.-4      	; 0x1f5c <rf_polling_rx_packet+0x224>
    1f60:	82 e0       	ldi	r24, 0x02	; 2
    1f62:	81 50       	subi	r24, 0x01	; 1
    1f64:	e8 2f       	mov	r30, r24
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	e1 5f       	subi	r30, 0xF1	; 241
    1f6a:	f9 4f       	sbci	r31, 0xF9	; 249
    1f6c:	90 81       	ld	r25, Z
    1f6e:	9f b9       	out	0x0f, r25	; 15
    1f70:	77 9b       	sbis	0x0e, 7	; 14
    1f72:	fe cf       	rjmp	.-4      	; 0x1f70 <rf_polling_rx_packet+0x238>
    1f74:	88 23       	and	r24, r24
    1f76:	a9 f7       	brne	.-22     	; 0x1f62 <rf_polling_rx_packet+0x22a>
    1f78:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1f7a:	c0 98       	cbi	0x18, 0	; 24
    1f7c:	8c e0       	ldi	r24, 0x0C	; 12
    1f7e:	8f b9       	out	0x0f, r24	; 15
    1f80:	77 9b       	sbis	0x0e, 7	; 14
    1f82:	fe cf       	rjmp	.-4      	; 0x1f80 <rf_polling_rx_packet+0x248>
    1f84:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1f86:	81 e0       	ldi	r24, 0x01	; 1
    1f88:	80 93 22 06 	sts	0x0622, r24
                rfSettings.pRxInfo->length -= 4;
    1f8c:	e0 91 16 06 	lds	r30, 0x0616
    1f90:	f0 91 17 06 	lds	r31, 0x0617
    1f94:	83 81       	ldd	r24, Z+3	; 0x03
    1f96:	84 50       	subi	r24, 0x04	; 4
    1f98:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1f9a:	c0 98       	cbi	0x18, 0	; 24
    1f9c:	8f e7       	ldi	r24, 0x7F	; 127
    1f9e:	8f b9       	out	0x0f, r24	; 15
    1fa0:	77 9b       	sbis	0x0e, 7	; 14
    1fa2:	fe cf       	rjmp	.-4      	; 0x1fa0 <rf_polling_rx_packet+0x268>
    1fa4:	40 e0       	ldi	r20, 0x00	; 0
    1fa6:	0f c0       	rjmp	.+30     	; 0x1fc6 <rf_polling_rx_packet+0x28e>
    1fa8:	1f b8       	out	0x0f, r1	; 15
    1faa:	77 9b       	sbis	0x0e, 7	; 14
    1fac:	fe cf       	rjmp	.-4      	; 0x1faa <rf_polling_rx_packet+0x272>
    1fae:	e0 91 16 06 	lds	r30, 0x0616
    1fb2:	f0 91 17 06 	lds	r31, 0x0617
    1fb6:	8f b1       	in	r24, 0x0f	; 15
    1fb8:	05 80       	ldd	r0, Z+5	; 0x05
    1fba:	f6 81       	ldd	r31, Z+6	; 0x06
    1fbc:	e0 2d       	mov	r30, r0
    1fbe:	e4 0f       	add	r30, r20
    1fc0:	f1 1d       	adc	r31, r1
    1fc2:	80 83       	st	Z, r24
    1fc4:	4f 5f       	subi	r20, 0xFF	; 255
    1fc6:	e0 91 16 06 	lds	r30, 0x0616
    1fca:	f0 91 17 06 	lds	r31, 0x0617
    1fce:	24 2f       	mov	r18, r20
    1fd0:	30 e0       	ldi	r19, 0x00	; 0
    1fd2:	83 81       	ldd	r24, Z+3	; 0x03
    1fd4:	99 27       	eor	r25, r25
    1fd6:	87 fd       	sbrc	r24, 7
    1fd8:	90 95       	com	r25
    1fda:	28 17       	cp	r18, r24
    1fdc:	39 07       	cpc	r19, r25
    1fde:	24 f3       	brlt	.-56     	; 0x1fa8 <rf_polling_rx_packet+0x270>
    1fe0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1fe2:	c0 98       	cbi	0x18, 0	; 24
    1fe4:	8f e7       	ldi	r24, 0x7F	; 127
    1fe6:	8f b9       	out	0x0f, r24	; 15
    1fe8:	77 9b       	sbis	0x0e, 7	; 14
    1fea:	fe cf       	rjmp	.-4      	; 0x1fe8 <rf_polling_rx_packet+0x2b0>
    1fec:	1f b8       	out	0x0f, r1	; 15
    1fee:	77 9b       	sbis	0x0e, 7	; 14
    1ff0:	fe cf       	rjmp	.-4      	; 0x1fee <rf_polling_rx_packet+0x2b6>
    1ff2:	6f b1       	in	r22, 0x0f	; 15
    1ff4:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1ff6:	c0 98       	cbi	0x18, 0	; 24
    1ff8:	8f e7       	ldi	r24, 0x7F	; 127
    1ffa:	8f b9       	out	0x0f, r24	; 15
    1ffc:	77 9b       	sbis	0x0e, 7	; 14
    1ffe:	fe cf       	rjmp	.-4      	; 0x1ffc <rf_polling_rx_packet+0x2c4>
    2000:	fe 01       	movw	r30, r28
    2002:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    2004:	ce 01       	movw	r24, r28
    2006:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    2008:	1f b8       	out	0x0f, r1	; 15
    200a:	77 9b       	sbis	0x0e, 7	; 14
    200c:	fe cf       	rjmp	.-4      	; 0x200a <rf_polling_rx_packet+0x2d2>
    200e:	2f b1       	in	r18, 0x0f	; 15
    2010:	21 93       	st	Z+, r18
    2012:	e8 17       	cp	r30, r24
    2014:	f9 07       	cpc	r31, r25
    2016:	c1 f7       	brne	.-16     	; 0x2008 <rf_polling_rx_packet+0x2d0>
    2018:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    201a:	e0 91 16 06 	lds	r30, 0x0616
    201e:	f0 91 17 06 	lds	r31, 0x0617
    2022:	8b 81       	ldd	r24, Y+3	; 0x03
    2024:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2026:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    2028:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    202a:	0c c0       	rjmp	.+24     	; 0x2044 <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    202c:	e0 91 16 06 	lds	r30, 0x0616
    2030:	f0 91 17 06 	lds	r31, 0x0617
    2034:	05 80       	ldd	r0, Z+5	; 0x05
    2036:	f6 81       	ldd	r31, Z+6	; 0x06
    2038:	e0 2d       	mov	r30, r0
    203a:	e8 0f       	add	r30, r24
    203c:	f9 1f       	adc	r31, r25
    203e:	80 81       	ld	r24, Z
    2040:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2042:	5f 5f       	subi	r21, 0xFF	; 255
    2044:	e0 91 16 06 	lds	r30, 0x0616
    2048:	f0 91 17 06 	lds	r31, 0x0617
    204c:	85 2f       	mov	r24, r21
    204e:	90 e0       	ldi	r25, 0x00	; 0
    2050:	23 81       	ldd	r18, Z+3	; 0x03
    2052:	33 27       	eor	r19, r19
    2054:	27 fd       	sbrc	r18, 7
    2056:	30 95       	com	r19
    2058:	82 17       	cp	r24, r18
    205a:	93 07       	cpc	r25, r19
    205c:	3c f3       	brlt	.-50     	; 0x202c <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    205e:	46 17       	cp	r20, r22
    2060:	c1 f0       	breq	.+48     	; 0x2092 <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    2062:	c0 98       	cbi	0x18, 0	; 24
    2064:	8f e7       	ldi	r24, 0x7F	; 127
    2066:	8f b9       	out	0x0f, r24	; 15
    2068:	77 9b       	sbis	0x0e, 7	; 14
    206a:	fe cf       	rjmp	.-4      	; 0x2068 <rf_polling_rx_packet+0x330>
    206c:	1f b8       	out	0x0f, r1	; 15
    206e:	77 9b       	sbis	0x0e, 7	; 14
    2070:	fe cf       	rjmp	.-4      	; 0x206e <rf_polling_rx_packet+0x336>
    2072:	8f b1       	in	r24, 0x0f	; 15
    2074:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2076:	c0 98       	cbi	0x18, 0	; 24
    2078:	88 e0       	ldi	r24, 0x08	; 8
    207a:	8f b9       	out	0x0f, r24	; 15
    207c:	77 9b       	sbis	0x0e, 7	; 14
    207e:	fe cf       	rjmp	.-4      	; 0x207c <rf_polling_rx_packet+0x344>
    2080:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2082:	c0 98       	cbi	0x18, 0	; 24
    2084:	88 e0       	ldi	r24, 0x08	; 8
    2086:	8f b9       	out	0x0f, r24	; 15
    2088:	77 9b       	sbis	0x0e, 7	; 14
    208a:	fe cf       	rjmp	.-4      	; 0x2088 <rf_polling_rx_packet+0x350>
    208c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    208e:	8c ef       	ldi	r24, 0xFC	; 252
    2090:	23 c0       	rjmp	.+70     	; 0x20d8 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    2092:	8c 81       	ldd	r24, Y+4	; 0x04
    2094:	87 ff       	sbrs	r24, 7
    2096:	07 c0       	rjmp	.+14     	; 0x20a6 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    2098:	80 91 27 06 	lds	r24, 0x0627
    209c:	8f 5f       	subi	r24, 0xFF	; 255
    209e:	80 93 27 06 	sts	0x0627, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	19 c0       	rjmp	.+50     	; 0x20d8 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    20a6:	c0 98       	cbi	0x18, 0	; 24
    20a8:	8f e7       	ldi	r24, 0x7F	; 127
    20aa:	8f b9       	out	0x0f, r24	; 15
    20ac:	77 9b       	sbis	0x0e, 7	; 14
    20ae:	fe cf       	rjmp	.-4      	; 0x20ac <rf_polling_rx_packet+0x374>
    20b0:	1f b8       	out	0x0f, r1	; 15
    20b2:	77 9b       	sbis	0x0e, 7	; 14
    20b4:	fe cf       	rjmp	.-4      	; 0x20b2 <rf_polling_rx_packet+0x37a>
    20b6:	8f b1       	in	r24, 0x0f	; 15
    20b8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20ba:	c0 98       	cbi	0x18, 0	; 24
    20bc:	88 e0       	ldi	r24, 0x08	; 8
    20be:	8f b9       	out	0x0f, r24	; 15
    20c0:	77 9b       	sbis	0x0e, 7	; 14
    20c2:	fe cf       	rjmp	.-4      	; 0x20c0 <rf_polling_rx_packet+0x388>
    20c4:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20c6:	c0 98       	cbi	0x18, 0	; 24
    20c8:	88 e0       	ldi	r24, 0x08	; 8
    20ca:	8f b9       	out	0x0f, r24	; 15
    20cc:	77 9b       	sbis	0x0e, 7	; 14
    20ce:	fe cf       	rjmp	.-4      	; 0x20cc <rf_polling_rx_packet+0x394>
    20d0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    20d2:	8b ef       	ldi	r24, 0xFB	; 251
    20d4:	01 c0       	rjmp	.+2      	; 0x20d8 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    20d6:	80 e0       	ldi	r24, 0x00	; 0
}
    20d8:	0f 90       	pop	r0
    20da:	0f 90       	pop	r0
    20dc:	0f 90       	pop	r0
    20de:	0f 90       	pop	r0
    20e0:	cf 91       	pop	r28
    20e2:	df 91       	pop	r29
    20e4:	08 95       	ret

000020e6 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    20e6:	80 91 27 06 	lds	r24, 0x0627
    20ea:	88 23       	and	r24, r24
    20ec:	29 f0       	breq	.+10     	; 0x20f8 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    20ee:	80 91 27 06 	lds	r24, 0x0627
        rx_ready=0;
    20f2:	10 92 27 06 	sts	0x0627, r1
        return tmp;
    20f6:	08 95       	ret
    }
    return 0;
    20f8:	80 e0       	ldi	r24, 0x00	; 0
}
    20fa:	08 95       	ret

000020fc <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20fc:	c0 98       	cbi	0x18, 0	; 24
    20fe:	88 e0       	ldi	r24, 0x08	; 8
    2100:	8f b9       	out	0x0f, r24	; 15
    2102:	77 9b       	sbis	0x0e, 7	; 14
    2104:	fe cf       	rjmp	.-4      	; 0x2102 <rf_flush_rx_fifo+0x6>
    2106:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    2108:	c0 98       	cbi	0x18, 0	; 24
    210a:	88 e0       	ldi	r24, 0x08	; 8
    210c:	8f b9       	out	0x0f, r24	; 15
    210e:	77 9b       	sbis	0x0e, 7	; 14
    2110:	fe cf       	rjmp	.-4      	; 0x210e <rf_flush_rx_fifo+0x12>
    2112:	c0 9a       	sbi	0x18, 0	; 24
}
    2114:	08 95       	ret

00002116 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    2116:	99 27       	eor	r25, r25
    2118:	87 fd       	sbrc	r24, 7
    211a:	90 95       	com	r25
    211c:	98 2f       	mov	r25, r24
    211e:	88 27       	eor	r24, r24
    2120:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    2122:	c0 98       	cbi	0x18, 0	; 24
    2124:	23 e1       	ldi	r18, 0x13	; 19
    2126:	2f b9       	out	0x0f, r18	; 15
    2128:	77 9b       	sbis	0x0e, 7	; 14
    212a:	fe cf       	rjmp	.-4      	; 0x2128 <rf_set_cca_thresh+0x12>
    212c:	9f b9       	out	0x0f, r25	; 15
    212e:	77 9b       	sbis	0x0e, 7	; 14
    2130:	fe cf       	rjmp	.-4      	; 0x212e <rf_set_cca_thresh+0x18>
    2132:	8f b9       	out	0x0f, r24	; 15
    2134:	77 9b       	sbis	0x0e, 7	; 14
    2136:	fe cf       	rjmp	.-4      	; 0x2134 <rf_set_cca_thresh+0x1e>
    2138:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    213a:	08 95       	ret

0000213c <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    213c:	c0 98       	cbi	0x18, 0	; 24
    213e:	86 e0       	ldi	r24, 0x06	; 6
    2140:	8f b9       	out	0x0f, r24	; 15
    2142:	77 9b       	sbis	0x0e, 7	; 14
    2144:	fe cf       	rjmp	.-4      	; 0x2142 <rf_test_mode+0x6>
    2146:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    2148:	c0 98       	cbi	0x18, 0	; 24
    214a:	82 e1       	ldi	r24, 0x12	; 18
    214c:	8f b9       	out	0x0f, r24	; 15
    214e:	77 9b       	sbis	0x0e, 7	; 14
    2150:	fe cf       	rjmp	.-4      	; 0x214e <rf_test_mode+0x12>
    2152:	85 e0       	ldi	r24, 0x05	; 5
    2154:	8f b9       	out	0x0f, r24	; 15
    2156:	77 9b       	sbis	0x0e, 7	; 14
    2158:	fe cf       	rjmp	.-4      	; 0x2156 <rf_test_mode+0x1a>
    215a:	88 e0       	ldi	r24, 0x08	; 8
    215c:	8f b9       	out	0x0f, r24	; 15
    215e:	77 9b       	sbis	0x0e, 7	; 14
    2160:	fe cf       	rjmp	.-4      	; 0x215e <rf_test_mode+0x22>
    2162:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    2164:	c0 98       	cbi	0x18, 0	; 24
    2166:	8e e2       	ldi	r24, 0x2E	; 46
    2168:	8f b9       	out	0x0f, r24	; 15
    216a:	77 9b       	sbis	0x0e, 7	; 14
    216c:	fe cf       	rjmp	.-4      	; 0x216a <rf_test_mode+0x2e>
    216e:	88 e1       	ldi	r24, 0x18	; 24
    2170:	8f b9       	out	0x0f, r24	; 15
    2172:	77 9b       	sbis	0x0e, 7	; 14
    2174:	fe cf       	rjmp	.-4      	; 0x2172 <rf_test_mode+0x36>
    2176:	1f b8       	out	0x0f, r1	; 15
    2178:	77 9b       	sbis	0x0e, 7	; 14
    217a:	fe cf       	rjmp	.-4      	; 0x2178 <rf_test_mode+0x3c>
    217c:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    217e:	0e 94 7e 10 	call	0x20fc	; 0x20fc <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2182:	08 95       	ret

00002184 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    2184:	c0 98       	cbi	0x18, 0	; 24
    2186:	86 e0       	ldi	r24, 0x06	; 6
    2188:	8f b9       	out	0x0f, r24	; 15
    218a:	77 9b       	sbis	0x0e, 7	; 14
    218c:	fe cf       	rjmp	.-4      	; 0x218a <rf_data_mode+0x6>
    218e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    2190:	c0 98       	cbi	0x18, 0	; 24
    2192:	82 e1       	ldi	r24, 0x12	; 18
    2194:	8f b9       	out	0x0f, r24	; 15
    2196:	77 9b       	sbis	0x0e, 7	; 14
    2198:	fe cf       	rjmp	.-4      	; 0x2196 <rf_data_mode+0x12>
    219a:	85 e0       	ldi	r24, 0x05	; 5
    219c:	8f b9       	out	0x0f, r24	; 15
    219e:	77 9b       	sbis	0x0e, 7	; 14
    21a0:	fe cf       	rjmp	.-4      	; 0x219e <rf_data_mode+0x1a>
    21a2:	1f b8       	out	0x0f, r1	; 15
    21a4:	77 9b       	sbis	0x0e, 7	; 14
    21a6:	fe cf       	rjmp	.-4      	; 0x21a4 <rf_data_mode+0x20>
    21a8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    21aa:	c0 98       	cbi	0x18, 0	; 24
    21ac:	8e e2       	ldi	r24, 0x2E	; 46
    21ae:	8f b9       	out	0x0f, r24	; 15
    21b0:	77 9b       	sbis	0x0e, 7	; 14
    21b2:	fe cf       	rjmp	.-4      	; 0x21b0 <rf_data_mode+0x2c>
    21b4:	1f b8       	out	0x0f, r1	; 15
    21b6:	77 9b       	sbis	0x0e, 7	; 14
    21b8:	fe cf       	rjmp	.-4      	; 0x21b6 <rf_data_mode+0x32>
    21ba:	1f b8       	out	0x0f, r1	; 15
    21bc:	77 9b       	sbis	0x0e, 7	; 14
    21be:	fe cf       	rjmp	.-4      	; 0x21bc <rf_data_mode+0x38>
    21c0:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21c2:	0e 94 7e 10 	call	0x20fc	; 0x20fc <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    21c6:	08 95       	ret

000021c8 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    21c8:	c0 98       	cbi	0x18, 0	; 24
    21ca:	86 e0       	ldi	r24, 0x06	; 6
    21cc:	8f b9       	out	0x0f, r24	; 15
    21ce:	77 9b       	sbis	0x0e, 7	; 14
    21d0:	fe cf       	rjmp	.-4      	; 0x21ce <rf_rx_set_serial+0x6>
    21d2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    21d4:	c0 98       	cbi	0x18, 0	; 24
    21d6:	82 e1       	ldi	r24, 0x12	; 18
    21d8:	8f b9       	out	0x0f, r24	; 15
    21da:	77 9b       	sbis	0x0e, 7	; 14
    21dc:	fe cf       	rjmp	.-4      	; 0x21da <rf_rx_set_serial+0x12>
    21de:	85 e0       	ldi	r24, 0x05	; 5
    21e0:	8f b9       	out	0x0f, r24	; 15
    21e2:	77 9b       	sbis	0x0e, 7	; 14
    21e4:	fe cf       	rjmp	.-4      	; 0x21e2 <rf_rx_set_serial+0x1a>
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	8f b9       	out	0x0f, r24	; 15
    21ea:	77 9b       	sbis	0x0e, 7	; 14
    21ec:	fe cf       	rjmp	.-4      	; 0x21ea <rf_rx_set_serial+0x22>
    21ee:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21f0:	0e 94 7e 10 	call	0x20fc	; 0x20fc <rf_flush_rx_fifo>
}
    21f4:	08 95       	ret

000021f6 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    21f6:	c0 98       	cbi	0x18, 0	; 24
    21f8:	82 e1       	ldi	r24, 0x12	; 18
    21fa:	8f b9       	out	0x0f, r24	; 15
    21fc:	77 9b       	sbis	0x0e, 7	; 14
    21fe:	fe cf       	rjmp	.-4      	; 0x21fc <rf_tx_set_serial+0x6>
    2200:	85 e0       	ldi	r24, 0x05	; 5
    2202:	8f b9       	out	0x0f, r24	; 15
    2204:	77 9b       	sbis	0x0e, 7	; 14
    2206:	fe cf       	rjmp	.-4      	; 0x2204 <rf_tx_set_serial+0xe>
    2208:	84 e0       	ldi	r24, 0x04	; 4
    220a:	8f b9       	out	0x0f, r24	; 15
    220c:	77 9b       	sbis	0x0e, 7	; 14
    220e:	fe cf       	rjmp	.-4      	; 0x220c <rf_tx_set_serial+0x16>
    2210:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2212:	0e 94 7e 10 	call	0x20fc	; 0x20fc <rf_flush_rx_fifo>
}
    2216:	08 95       	ret

00002218 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	8f 70       	andi	r24, 0x0F	; 15
    221c:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    221e:	20 91 14 06 	lds	r18, 0x0614
    2222:	30 91 15 06 	lds	r19, 0x0615
    2226:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    2228:	82 2b       	or	r24, r18
    222a:	93 2b       	or	r25, r19
    222c:	90 93 15 06 	sts	0x0615, r25
    2230:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2234:	c0 98       	cbi	0x18, 0	; 24
    2236:	81 e1       	ldi	r24, 0x11	; 17
    2238:	8f b9       	out	0x0f, r24	; 15
    223a:	77 9b       	sbis	0x0e, 7	; 14
    223c:	fe cf       	rjmp	.-4      	; 0x223a <rf_set_preamble_length+0x22>
    223e:	80 91 15 06 	lds	r24, 0x0615
    2242:	8f b9       	out	0x0f, r24	; 15
    2244:	77 9b       	sbis	0x0e, 7	; 14
    2246:	fe cf       	rjmp	.-4      	; 0x2244 <rf_set_preamble_length+0x2c>
    2248:	80 91 14 06 	lds	r24, 0x0614
    224c:	8f b9       	out	0x0f, r24	; 15
    224e:	77 9b       	sbis	0x0e, 7	; 14
    2250:	fe cf       	rjmp	.-4      	; 0x224e <rf_set_preamble_length+0x36>
    2252:	c0 9a       	sbi	0x18, 0	; 24
}
    2254:	08 95       	ret

00002256 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	26 e0       	ldi	r18, 0x06	; 6
    225a:	88 0f       	add	r24, r24
    225c:	99 1f       	adc	r25, r25
    225e:	2a 95       	dec	r18
    2260:	e1 f7       	brne	.-8      	; 0x225a <rf_set_cca_mode+0x4>
    2262:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    2264:	20 91 14 06 	lds	r18, 0x0614
    2268:	30 91 15 06 	lds	r19, 0x0615
    226c:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    226e:	82 2b       	or	r24, r18
    2270:	93 2b       	or	r25, r19
    2272:	90 93 15 06 	sts	0x0615, r25
    2276:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    227a:	c0 98       	cbi	0x18, 0	; 24
    227c:	81 e1       	ldi	r24, 0x11	; 17
    227e:	8f b9       	out	0x0f, r24	; 15
    2280:	77 9b       	sbis	0x0e, 7	; 14
    2282:	fe cf       	rjmp	.-4      	; 0x2280 <rf_set_cca_mode+0x2a>
    2284:	80 91 15 06 	lds	r24, 0x0615
    2288:	8f b9       	out	0x0f, r24	; 15
    228a:	77 9b       	sbis	0x0e, 7	; 14
    228c:	fe cf       	rjmp	.-4      	; 0x228a <rf_set_cca_mode+0x34>
    228e:	80 91 14 06 	lds	r24, 0x0614
    2292:	8f b9       	out	0x0f, r24	; 15
    2294:	77 9b       	sbis	0x0e, 7	; 14
    2296:	fe cf       	rjmp	.-4      	; 0x2294 <rf_set_cca_mode+0x3e>
    2298:	c0 9a       	sbi	0x18, 0	; 24
}
    229a:	08 95       	ret

0000229c <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    229c:	c0 98       	cbi	0x18, 0	; 24
    229e:	84 e0       	ldi	r24, 0x04	; 4
    22a0:	8f b9       	out	0x0f, r24	; 15
    22a2:	77 9b       	sbis	0x0e, 7	; 14
    22a4:	fe cf       	rjmp	.-4      	; 0x22a2 <rf_carrier_on+0x6>
    22a6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    22a8:	08 95       	ret

000022aa <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    22aa:	c0 98       	cbi	0x18, 0	; 24
    22ac:	86 e0       	ldi	r24, 0x06	; 6
    22ae:	8f b9       	out	0x0f, r24	; 15
    22b0:	77 9b       	sbis	0x0e, 7	; 14
    22b2:	fe cf       	rjmp	.-4      	; 0x22b0 <rf_carrier_off+0x6>
    22b4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    22b6:	08 95       	ret

000022b8 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    22b8:	5f 9b       	sbis	0x0b, 7	; 11
    22ba:	fe cf       	rjmp	.-4      	; 0x22b8 <getc0>
    22bc:	5f 98       	cbi	0x0b, 7	; 11
    22be:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    22c0:	08 95       	ret

000022c2 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    22c2:	5d 9b       	sbis	0x0b, 5	; 11
    22c4:	fe cf       	rjmp	.-4      	; 0x22c2 <putc0>
    22c6:	5d 98       	cbi	0x0b, 5	; 11
    22c8:	8c b9       	out	0x0c, r24	; 12
}
    22ca:	08 95       	ret

000022cc <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    22cc:	8f ef       	ldi	r24, 0xFF	; 255
    22ce:	08 95       	ret

000022d0 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    22d0:	88 23       	and	r24, r24
    22d2:	11 f4       	brne	.+4      	; 0x22d8 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    22d4:	8b b1       	in	r24, 0x0b	; 11
    22d6:	04 c0       	rjmp	.+8      	; 0x22e0 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    22d8:	81 30       	cpi	r24, 0x01	; 1
    22da:	31 f4       	brne	.+12     	; 0x22e8 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    22dc:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    22e0:	88 1f       	adc	r24, r24
    22e2:	88 27       	eor	r24, r24
    22e4:	88 1f       	adc	r24, r24
    22e6:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    22e8:	80 e0       	ldi	r24, 0x00	; 0
}
    22ea:	08 95       	ret

000022ec <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    22ec:	cf 93       	push	r28
    22ee:	df 93       	push	r29
    22f0:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    22f2:	07 c0       	rjmp	.+14     	; 0x2302 <nrk_kprintf+0x16>
        putchar(c);
    22f4:	60 91 23 07 	lds	r22, 0x0723
    22f8:	70 91 24 07 	lds	r23, 0x0724
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    2302:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    2304:	21 96       	adiw	r28, 0x01	; 1
    2306:	84 91       	lpm	r24, Z+
    2308:	88 23       	and	r24, r24
    230a:	a1 f7       	brne	.-24     	; 0x22f4 <nrk_kprintf+0x8>
        putchar(c);
}
    230c:	df 91       	pop	r29
    230e:	cf 91       	pop	r28
    2310:	08 95       	ret

00002312 <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2312:	8f 3f       	cpi	r24, 0xFF	; 255
    2314:	09 f4       	brne	.+2      	; 0x2318 <nrk_gpio_set+0x6>
    2316:	3f c0       	rjmp	.+126    	; 0x2396 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2318:	98 2f       	mov	r25, r24
    231a:	96 95       	lsr	r25
    231c:	96 95       	lsr	r25
    231e:	96 95       	lsr	r25
    2320:	21 e0       	ldi	r18, 0x01	; 1
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	02 c0       	rjmp	.+4      	; 0x232a <nrk_gpio_set+0x18>
    2326:	22 0f       	add	r18, r18
    2328:	33 1f       	adc	r19, r19
    232a:	9a 95       	dec	r25
    232c:	e2 f7       	brpl	.-8      	; 0x2326 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	87 70       	andi	r24, 0x07	; 7
    2332:	90 70       	andi	r25, 0x00	; 0
    2334:	82 30       	cpi	r24, 0x02	; 2
    2336:	91 05       	cpc	r25, r1
    2338:	d9 f0       	breq	.+54     	; 0x2370 <nrk_gpio_set+0x5e>
    233a:	83 30       	cpi	r24, 0x03	; 3
    233c:	91 05       	cpc	r25, r1
    233e:	34 f4       	brge	.+12     	; 0x234c <nrk_gpio_set+0x3a>
    2340:	00 97       	sbiw	r24, 0x00	; 0
    2342:	71 f0       	breq	.+28     	; 0x2360 <nrk_gpio_set+0x4e>
    2344:	81 30       	cpi	r24, 0x01	; 1
    2346:	91 05       	cpc	r25, r1
    2348:	41 f5       	brne	.+80     	; 0x239a <nrk_gpio_set+0x88>
    234a:	0e c0       	rjmp	.+28     	; 0x2368 <nrk_gpio_set+0x56>
    234c:	84 30       	cpi	r24, 0x04	; 4
    234e:	91 05       	cpc	r25, r1
    2350:	c1 f0       	breq	.+48     	; 0x2382 <nrk_gpio_set+0x70>
    2352:	84 30       	cpi	r24, 0x04	; 4
    2354:	91 05       	cpc	r25, r1
    2356:	8c f0       	brlt	.+34     	; 0x237a <nrk_gpio_set+0x68>
    2358:	85 30       	cpi	r24, 0x05	; 5
    235a:	91 05       	cpc	r25, r1
    235c:	f1 f4       	brne	.+60     	; 0x239a <nrk_gpio_set+0x88>
    235e:	15 c0       	rjmp	.+42     	; 0x238a <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    2360:	8b b3       	in	r24, 0x1b	; 27
    2362:	82 2b       	or	r24, r18
    2364:	8b bb       	out	0x1b, r24	; 27
    2366:	07 c0       	rjmp	.+14     	; 0x2376 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2368:	88 b3       	in	r24, 0x18	; 24
    236a:	82 2b       	or	r24, r18
    236c:	88 bb       	out	0x18, r24	; 24
    236e:	03 c0       	rjmp	.+6      	; 0x2376 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    2370:	85 b3       	in	r24, 0x15	; 21
    2372:	82 2b       	or	r24, r18
    2374:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2376:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2378:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    237a:	82 b3       	in	r24, 0x12	; 18
    237c:	82 2b       	or	r24, r18
    237e:	82 bb       	out	0x12, r24	; 18
    2380:	fa cf       	rjmp	.-12     	; 0x2376 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    2382:	83 b1       	in	r24, 0x03	; 3
    2384:	82 2b       	or	r24, r18
    2386:	83 b9       	out	0x03, r24	; 3
    2388:	f6 cf       	rjmp	.-20     	; 0x2376 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    238a:	80 91 62 00 	lds	r24, 0x0062
    238e:	82 2b       	or	r24, r18
    2390:	80 93 62 00 	sts	0x0062, r24
    2394:	f0 cf       	rjmp	.-32     	; 0x2376 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2396:	8f ef       	ldi	r24, 0xFF	; 255
    2398:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    239a:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    239c:	08 95       	ret

0000239e <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    239e:	8f 3f       	cpi	r24, 0xFF	; 255
    23a0:	09 f4       	brne	.+2      	; 0x23a4 <nrk_gpio_clr+0x6>
    23a2:	40 c0       	rjmp	.+128    	; 0x2424 <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    23a4:	98 2f       	mov	r25, r24
    23a6:	96 95       	lsr	r25
    23a8:	96 95       	lsr	r25
    23aa:	96 95       	lsr	r25
    23ac:	21 e0       	ldi	r18, 0x01	; 1
    23ae:	30 e0       	ldi	r19, 0x00	; 0
    23b0:	02 c0       	rjmp	.+4      	; 0x23b6 <nrk_gpio_clr+0x18>
    23b2:	22 0f       	add	r18, r18
    23b4:	33 1f       	adc	r19, r19
    23b6:	9a 95       	dec	r25
    23b8:	e2 f7       	brpl	.-8      	; 0x23b2 <nrk_gpio_clr+0x14>
    23ba:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	87 70       	andi	r24, 0x07	; 7
    23c0:	90 70       	andi	r25, 0x00	; 0
    23c2:	82 30       	cpi	r24, 0x02	; 2
    23c4:	91 05       	cpc	r25, r1
    23c6:	d9 f0       	breq	.+54     	; 0x23fe <nrk_gpio_clr+0x60>
    23c8:	83 30       	cpi	r24, 0x03	; 3
    23ca:	91 05       	cpc	r25, r1
    23cc:	34 f4       	brge	.+12     	; 0x23da <nrk_gpio_clr+0x3c>
    23ce:	00 97       	sbiw	r24, 0x00	; 0
    23d0:	71 f0       	breq	.+28     	; 0x23ee <nrk_gpio_clr+0x50>
    23d2:	81 30       	cpi	r24, 0x01	; 1
    23d4:	91 05       	cpc	r25, r1
    23d6:	41 f5       	brne	.+80     	; 0x2428 <nrk_gpio_clr+0x8a>
    23d8:	0e c0       	rjmp	.+28     	; 0x23f6 <nrk_gpio_clr+0x58>
    23da:	84 30       	cpi	r24, 0x04	; 4
    23dc:	91 05       	cpc	r25, r1
    23de:	c1 f0       	breq	.+48     	; 0x2410 <nrk_gpio_clr+0x72>
    23e0:	84 30       	cpi	r24, 0x04	; 4
    23e2:	91 05       	cpc	r25, r1
    23e4:	8c f0       	brlt	.+34     	; 0x2408 <nrk_gpio_clr+0x6a>
    23e6:	85 30       	cpi	r24, 0x05	; 5
    23e8:	91 05       	cpc	r25, r1
    23ea:	f1 f4       	brne	.+60     	; 0x2428 <nrk_gpio_clr+0x8a>
    23ec:	15 c0       	rjmp	.+42     	; 0x2418 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    23ee:	8b b3       	in	r24, 0x1b	; 27
    23f0:	82 23       	and	r24, r18
    23f2:	8b bb       	out	0x1b, r24	; 27
    23f4:	07 c0       	rjmp	.+14     	; 0x2404 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    23f6:	88 b3       	in	r24, 0x18	; 24
    23f8:	82 23       	and	r24, r18
    23fa:	88 bb       	out	0x18, r24	; 24
    23fc:	03 c0       	rjmp	.+6      	; 0x2404 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    23fe:	85 b3       	in	r24, 0x15	; 21
    2400:	82 23       	and	r24, r18
    2402:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2404:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    2406:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    2408:	82 b3       	in	r24, 0x12	; 18
    240a:	82 23       	and	r24, r18
    240c:	82 bb       	out	0x12, r24	; 18
    240e:	fa cf       	rjmp	.-12     	; 0x2404 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2410:	83 b1       	in	r24, 0x03	; 3
    2412:	82 23       	and	r24, r18
    2414:	83 b9       	out	0x03, r24	; 3
    2416:	f6 cf       	rjmp	.-20     	; 0x2404 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    2418:	80 91 62 00 	lds	r24, 0x0062
    241c:	82 23       	and	r24, r18
    241e:	80 93 62 00 	sts	0x0062, r24
    2422:	f0 cf       	rjmp	.-32     	; 0x2404 <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2424:	8f ef       	ldi	r24, 0xFF	; 255
    2426:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    2428:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    242a:	08 95       	ret

0000242c <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    242c:	8f 3f       	cpi	r24, 0xFF	; 255
    242e:	89 f1       	breq	.+98     	; 0x2492 <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    2430:	28 2f       	mov	r18, r24
    2432:	30 e0       	ldi	r19, 0x00	; 0
    2434:	27 70       	andi	r18, 0x07	; 7
    2436:	30 70       	andi	r19, 0x00	; 0
    2438:	22 30       	cpi	r18, 0x02	; 2
    243a:	31 05       	cpc	r19, r1
    243c:	c1 f0       	breq	.+48     	; 0x246e <nrk_gpio_get+0x42>
    243e:	23 30       	cpi	r18, 0x03	; 3
    2440:	31 05       	cpc	r19, r1
    2442:	3c f4       	brge	.+14     	; 0x2452 <nrk_gpio_get+0x26>
    2444:	21 15       	cp	r18, r1
    2446:	31 05       	cpc	r19, r1
    2448:	71 f0       	breq	.+28     	; 0x2466 <nrk_gpio_get+0x3a>
    244a:	21 30       	cpi	r18, 0x01	; 1
    244c:	31 05       	cpc	r19, r1
    244e:	09 f5       	brne	.+66     	; 0x2492 <nrk_gpio_get+0x66>
    2450:	0c c0       	rjmp	.+24     	; 0x246a <nrk_gpio_get+0x3e>
    2452:	24 30       	cpi	r18, 0x04	; 4
    2454:	31 05       	cpc	r19, r1
    2456:	79 f0       	breq	.+30     	; 0x2476 <nrk_gpio_get+0x4a>
    2458:	24 30       	cpi	r18, 0x04	; 4
    245a:	31 05       	cpc	r19, r1
    245c:	54 f0       	brlt	.+20     	; 0x2472 <nrk_gpio_get+0x46>
    245e:	25 30       	cpi	r18, 0x05	; 5
    2460:	31 05       	cpc	r19, r1
    2462:	b9 f4       	brne	.+46     	; 0x2492 <nrk_gpio_get+0x66>
    2464:	0a c0       	rjmp	.+20     	; 0x247a <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2466:	29 b3       	in	r18, 0x19	; 25
    2468:	09 c0       	rjmp	.+18     	; 0x247c <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    246a:	26 b3       	in	r18, 0x16	; 22
    246c:	07 c0       	rjmp	.+14     	; 0x247c <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    246e:	23 b3       	in	r18, 0x13	; 19
    2470:	05 c0       	rjmp	.+10     	; 0x247c <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2472:	20 b3       	in	r18, 0x10	; 16
    2474:	03 c0       	rjmp	.+6      	; 0x247c <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2476:	21 b1       	in	r18, 0x01	; 1
    2478:	01 c0       	rjmp	.+2      	; 0x247c <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    247a:	20 b1       	in	r18, 0x00	; 0
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	86 95       	lsr	r24
    2480:	86 95       	lsr	r24
    2482:	86 95       	lsr	r24
    2484:	02 c0       	rjmp	.+4      	; 0x248a <nrk_gpio_get+0x5e>
    2486:	35 95       	asr	r19
    2488:	27 95       	ror	r18
    248a:	8a 95       	dec	r24
    248c:	e2 f7       	brpl	.-8      	; 0x2486 <nrk_gpio_get+0x5a>
    248e:	21 70       	andi	r18, 0x01	; 1
    2490:	01 c0       	rjmp	.+2      	; 0x2494 <nrk_gpio_get+0x68>
        default:
            return -1;
    2492:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    2494:	82 2f       	mov	r24, r18
    2496:	08 95       	ret

00002498 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2498:	88 23       	and	r24, r24
    249a:	19 f0       	breq	.+6      	; 0x24a2 <nrk_gpio_pullups+0xa>
    249c:	80 b5       	in	r24, 0x20	; 32
    249e:	8b 7f       	andi	r24, 0xFB	; 251
    24a0:	02 c0       	rjmp	.+4      	; 0x24a6 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    24a2:	80 b5       	in	r24, 0x20	; 32
    24a4:	84 60       	ori	r24, 0x04	; 4
    24a6:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    24a8:	81 e0       	ldi	r24, 0x01	; 1
    24aa:	08 95       	ret

000024ac <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24ac:	8f 3f       	cpi	r24, 0xFF	; 255
    24ae:	09 f4       	brne	.+2      	; 0x24b2 <nrk_gpio_toggle+0x6>
    24b0:	3f c0       	rjmp	.+126    	; 0x2530 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24b2:	98 2f       	mov	r25, r24
    24b4:	96 95       	lsr	r25
    24b6:	96 95       	lsr	r25
    24b8:	96 95       	lsr	r25
    24ba:	21 e0       	ldi	r18, 0x01	; 1
    24bc:	30 e0       	ldi	r19, 0x00	; 0
    24be:	02 c0       	rjmp	.+4      	; 0x24c4 <nrk_gpio_toggle+0x18>
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	9a 95       	dec	r25
    24c6:	e2 f7       	brpl	.-8      	; 0x24c0 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	87 70       	andi	r24, 0x07	; 7
    24cc:	90 70       	andi	r25, 0x00	; 0
    24ce:	82 30       	cpi	r24, 0x02	; 2
    24d0:	91 05       	cpc	r25, r1
    24d2:	d9 f0       	breq	.+54     	; 0x250a <nrk_gpio_toggle+0x5e>
    24d4:	83 30       	cpi	r24, 0x03	; 3
    24d6:	91 05       	cpc	r25, r1
    24d8:	34 f4       	brge	.+12     	; 0x24e6 <nrk_gpio_toggle+0x3a>
    24da:	00 97       	sbiw	r24, 0x00	; 0
    24dc:	71 f0       	breq	.+28     	; 0x24fa <nrk_gpio_toggle+0x4e>
    24de:	81 30       	cpi	r24, 0x01	; 1
    24e0:	91 05       	cpc	r25, r1
    24e2:	41 f5       	brne	.+80     	; 0x2534 <nrk_gpio_toggle+0x88>
    24e4:	0e c0       	rjmp	.+28     	; 0x2502 <nrk_gpio_toggle+0x56>
    24e6:	84 30       	cpi	r24, 0x04	; 4
    24e8:	91 05       	cpc	r25, r1
    24ea:	c1 f0       	breq	.+48     	; 0x251c <nrk_gpio_toggle+0x70>
    24ec:	84 30       	cpi	r24, 0x04	; 4
    24ee:	91 05       	cpc	r25, r1
    24f0:	8c f0       	brlt	.+34     	; 0x2514 <nrk_gpio_toggle+0x68>
    24f2:	85 30       	cpi	r24, 0x05	; 5
    24f4:	91 05       	cpc	r25, r1
    24f6:	f1 f4       	brne	.+60     	; 0x2534 <nrk_gpio_toggle+0x88>
    24f8:	15 c0       	rjmp	.+42     	; 0x2524 <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    24fa:	8b b3       	in	r24, 0x1b	; 27
    24fc:	82 27       	eor	r24, r18
    24fe:	8b bb       	out	0x1b, r24	; 27
    2500:	07 c0       	rjmp	.+14     	; 0x2510 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    2502:	88 b3       	in	r24, 0x18	; 24
    2504:	82 27       	eor	r24, r18
    2506:	88 bb       	out	0x18, r24	; 24
    2508:	03 c0       	rjmp	.+6      	; 0x2510 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    250a:	85 b3       	in	r24, 0x15	; 21
    250c:	82 27       	eor	r24, r18
    250e:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2510:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    2512:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    2514:	82 b3       	in	r24, 0x12	; 18
    2516:	82 27       	eor	r24, r18
    2518:	82 bb       	out	0x12, r24	; 18
    251a:	fa cf       	rjmp	.-12     	; 0x2510 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    251c:	83 b1       	in	r24, 0x03	; 3
    251e:	82 27       	eor	r24, r18
    2520:	83 b9       	out	0x03, r24	; 3
    2522:	f6 cf       	rjmp	.-20     	; 0x2510 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2524:	80 91 62 00 	lds	r24, 0x0062
    2528:	82 27       	eor	r24, r18
    252a:	80 93 62 00 	sts	0x0062, r24
    252e:	f0 cf       	rjmp	.-32     	; 0x2510 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2530:	8f ef       	ldi	r24, 0xFF	; 255
    2532:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    2534:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2536:	08 95       	ret

00002538 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2538:	8f 3f       	cpi	r24, 0xFF	; 255
    253a:	09 f4       	brne	.+2      	; 0x253e <nrk_gpio_direction+0x6>
    253c:	8c c0       	rjmp	.+280    	; 0x2656 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    253e:	98 2f       	mov	r25, r24
    2540:	96 95       	lsr	r25
    2542:	96 95       	lsr	r25
    2544:	96 95       	lsr	r25
    2546:	21 e0       	ldi	r18, 0x01	; 1
    2548:	30 e0       	ldi	r19, 0x00	; 0
    254a:	02 c0       	rjmp	.+4      	; 0x2550 <nrk_gpio_direction+0x18>
    254c:	22 0f       	add	r18, r18
    254e:	33 1f       	adc	r19, r19
    2550:	9a 95       	dec	r25
    2552:	e2 f7       	brpl	.-8      	; 0x254c <nrk_gpio_direction+0x14>
    2554:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2556:	66 23       	and	r22, r22
    2558:	09 f0       	breq	.+2      	; 0x255c <nrk_gpio_direction+0x24>
    255a:	4a c0       	rjmp	.+148    	; 0x25f0 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    255c:	32 2f       	mov	r19, r18
    255e:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2560:	87 70       	andi	r24, 0x07	; 7
    2562:	90 70       	andi	r25, 0x00	; 0
    2564:	82 30       	cpi	r24, 0x02	; 2
    2566:	91 05       	cpc	r25, r1
    2568:	19 f1       	breq	.+70     	; 0x25b0 <nrk_gpio_direction+0x78>
    256a:	83 30       	cpi	r24, 0x03	; 3
    256c:	91 05       	cpc	r25, r1
    256e:	3c f4       	brge	.+14     	; 0x257e <nrk_gpio_direction+0x46>
    2570:	00 97       	sbiw	r24, 0x00	; 0
    2572:	81 f0       	breq	.+32     	; 0x2594 <nrk_gpio_direction+0x5c>
    2574:	81 30       	cpi	r24, 0x01	; 1
    2576:	91 05       	cpc	r25, r1
    2578:	09 f0       	breq	.+2      	; 0x257c <nrk_gpio_direction+0x44>
    257a:	6d c0       	rjmp	.+218    	; 0x2656 <nrk_gpio_direction+0x11e>
    257c:	12 c0       	rjmp	.+36     	; 0x25a2 <nrk_gpio_direction+0x6a>
    257e:	84 30       	cpi	r24, 0x04	; 4
    2580:	91 05       	cpc	r25, r1
    2582:	21 f1       	breq	.+72     	; 0x25cc <nrk_gpio_direction+0x94>
    2584:	84 30       	cpi	r24, 0x04	; 4
    2586:	91 05       	cpc	r25, r1
    2588:	d4 f0       	brlt	.+52     	; 0x25be <nrk_gpio_direction+0x86>
    258a:	85 30       	cpi	r24, 0x05	; 5
    258c:	91 05       	cpc	r25, r1
    258e:	09 f0       	breq	.+2      	; 0x2592 <nrk_gpio_direction+0x5a>
    2590:	62 c0       	rjmp	.+196    	; 0x2656 <nrk_gpio_direction+0x11e>
    2592:	23 c0       	rjmp	.+70     	; 0x25da <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2594:	8a b3       	in	r24, 0x1a	; 26
    2596:	83 23       	and	r24, r19
    2598:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    259a:	8b b3       	in	r24, 0x1b	; 27
    259c:	82 2b       	or	r24, r18
    259e:	8b bb       	out	0x1b, r24	; 27
    25a0:	58 c0       	rjmp	.+176    	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    25a2:	87 b3       	in	r24, 0x17	; 23
    25a4:	83 23       	and	r24, r19
    25a6:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    25a8:	88 b3       	in	r24, 0x18	; 24
    25aa:	82 2b       	or	r24, r18
    25ac:	88 bb       	out	0x18, r24	; 24
    25ae:	51 c0       	rjmp	.+162    	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    25b0:	84 b3       	in	r24, 0x14	; 20
    25b2:	83 23       	and	r24, r19
    25b4:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    25b6:	85 b3       	in	r24, 0x15	; 21
    25b8:	82 2b       	or	r24, r18
    25ba:	85 bb       	out	0x15, r24	; 21
    25bc:	4a c0       	rjmp	.+148    	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    25be:	81 b3       	in	r24, 0x11	; 17
    25c0:	83 23       	and	r24, r19
    25c2:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    25c4:	82 b3       	in	r24, 0x12	; 18
    25c6:	82 2b       	or	r24, r18
    25c8:	82 bb       	out	0x12, r24	; 18
    25ca:	43 c0       	rjmp	.+134    	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    25cc:	82 b1       	in	r24, 0x02	; 2
    25ce:	83 23       	and	r24, r19
    25d0:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    25d2:	83 b1       	in	r24, 0x03	; 3
    25d4:	82 2b       	or	r24, r18
    25d6:	83 b9       	out	0x03, r24	; 3
    25d8:	3c c0       	rjmp	.+120    	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    25da:	80 91 61 00 	lds	r24, 0x0061
    25de:	83 23       	and	r24, r19
    25e0:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    25e4:	80 91 62 00 	lds	r24, 0x0062
    25e8:	82 2b       	or	r24, r18
    25ea:	80 93 62 00 	sts	0x0062, r24
    25ee:	31 c0       	rjmp	.+98     	; 0x2652 <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    25f0:	87 70       	andi	r24, 0x07	; 7
    25f2:	90 70       	andi	r25, 0x00	; 0
    25f4:	82 30       	cpi	r24, 0x02	; 2
    25f6:	91 05       	cpc	r25, r1
    25f8:	d9 f0       	breq	.+54     	; 0x2630 <nrk_gpio_direction+0xf8>
    25fa:	83 30       	cpi	r24, 0x03	; 3
    25fc:	91 05       	cpc	r25, r1
    25fe:	34 f4       	brge	.+12     	; 0x260c <nrk_gpio_direction+0xd4>
    2600:	00 97       	sbiw	r24, 0x00	; 0
    2602:	71 f0       	breq	.+28     	; 0x2620 <nrk_gpio_direction+0xe8>
    2604:	81 30       	cpi	r24, 0x01	; 1
    2606:	91 05       	cpc	r25, r1
    2608:	41 f5       	brne	.+80     	; 0x265a <nrk_gpio_direction+0x122>
    260a:	0e c0       	rjmp	.+28     	; 0x2628 <nrk_gpio_direction+0xf0>
    260c:	84 30       	cpi	r24, 0x04	; 4
    260e:	91 05       	cpc	r25, r1
    2610:	b9 f0       	breq	.+46     	; 0x2640 <nrk_gpio_direction+0x108>
    2612:	84 30       	cpi	r24, 0x04	; 4
    2614:	91 05       	cpc	r25, r1
    2616:	84 f0       	brlt	.+32     	; 0x2638 <nrk_gpio_direction+0x100>
    2618:	85 30       	cpi	r24, 0x05	; 5
    261a:	91 05       	cpc	r25, r1
    261c:	f1 f4       	brne	.+60     	; 0x265a <nrk_gpio_direction+0x122>
    261e:	14 c0       	rjmp	.+40     	; 0x2648 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2620:	8a b3       	in	r24, 0x1a	; 26
    2622:	82 2b       	or	r24, r18
    2624:	8a bb       	out	0x1a, r24	; 26
    2626:	15 c0       	rjmp	.+42     	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2628:	87 b3       	in	r24, 0x17	; 23
    262a:	82 2b       	or	r24, r18
    262c:	87 bb       	out	0x17, r24	; 23
    262e:	11 c0       	rjmp	.+34     	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2630:	84 b3       	in	r24, 0x14	; 20
    2632:	82 2b       	or	r24, r18
    2634:	84 bb       	out	0x14, r24	; 20
    2636:	0d c0       	rjmp	.+26     	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    2638:	81 b3       	in	r24, 0x11	; 17
    263a:	82 2b       	or	r24, r18
    263c:	81 bb       	out	0x11, r24	; 17
    263e:	09 c0       	rjmp	.+18     	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2640:	82 b1       	in	r24, 0x02	; 2
    2642:	82 2b       	or	r24, r18
    2644:	82 b9       	out	0x02, r24	; 2
    2646:	05 c0       	rjmp	.+10     	; 0x2652 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2648:	80 91 61 00 	lds	r24, 0x0061
    264c:	82 2b       	or	r24, r18
    264e:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    2652:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    2654:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2656:	8f ef       	ldi	r24, 0xFF	; 255
    2658:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    265a:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    265c:	08 95       	ret

0000265e <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    265e:	8f ef       	ldi	r24, 0xFF	; 255
    2660:	08 95       	ret

00002662 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2662:	00 97       	sbiw	r24, 0x00	; 0
    2664:	11 f4       	brne	.+4      	; 0x266a <nrk_led_toggle+0x8>
    2666:	80 e0       	ldi	r24, 0x00	; 0
    2668:	09 c0       	rjmp	.+18     	; 0x267c <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    266a:	81 30       	cpi	r24, 0x01	; 1
    266c:	91 05       	cpc	r25, r1
    266e:	11 f4       	brne	.+4      	; 0x2674 <nrk_led_toggle+0x12>
    2670:	88 e0       	ldi	r24, 0x08	; 8
    2672:	04 c0       	rjmp	.+8      	; 0x267c <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2674:	82 30       	cpi	r24, 0x02	; 2
    2676:	91 05       	cpc	r25, r1
    2678:	29 f4       	brne	.+10     	; 0x2684 <nrk_led_toggle+0x22>
    267a:	80 e1       	ldi	r24, 0x10	; 16
    267c:	0e 94 56 12 	call	0x24ac	; 0x24ac <nrk_gpio_toggle>
    else            return -1;

    return 1;
    2680:	81 e0       	ldi	r24, 0x01	; 1
    2682:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    2684:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2686:	08 95       	ret

00002688 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2688:	00 97       	sbiw	r24, 0x00	; 0
    268a:	11 f4       	brne	.+4      	; 0x2690 <nrk_led_clr+0x8>
    268c:	80 e0       	ldi	r24, 0x00	; 0
    268e:	09 c0       	rjmp	.+18     	; 0x26a2 <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2690:	81 30       	cpi	r24, 0x01	; 1
    2692:	91 05       	cpc	r25, r1
    2694:	11 f4       	brne	.+4      	; 0x269a <nrk_led_clr+0x12>
    2696:	88 e0       	ldi	r24, 0x08	; 8
    2698:	04 c0       	rjmp	.+8      	; 0x26a2 <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    269a:	82 30       	cpi	r24, 0x02	; 2
    269c:	91 05       	cpc	r25, r1
    269e:	29 f4       	brne	.+10     	; 0x26aa <nrk_led_clr+0x22>
    26a0:	80 e1       	ldi	r24, 0x10	; 16
    26a2:	0e 94 89 11 	call	0x2312	; 0x2312 <nrk_gpio_set>
    else            return -1;

    return 1;
    26a6:	81 e0       	ldi	r24, 0x01	; 1
    26a8:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    26aa:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    26ac:	08 95       	ret

000026ae <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    26ae:	80 b5       	in	r24, 0x20	; 32
    26b0:	84 60       	ori	r24, 0x04	; 4
    26b2:	80 bd       	out	0x20, r24	; 32
    26b4:	87 e0       	ldi	r24, 0x07	; 7
    26b6:	87 bb       	out	0x17, r24	; 23
    26b8:	88 bb       	out	0x18, r24	; 24
    26ba:	8f ef       	ldi	r24, 0xFF	; 255
    26bc:	84 bb       	out	0x14, r24	; 20
    26be:	15 ba       	out	0x15, r1	; 21
    26c0:	82 e0       	ldi	r24, 0x02	; 2
    26c2:	82 b9       	out	0x02, r24	; 2
    26c4:	87 e6       	ldi	r24, 0x67	; 103
    26c6:	8a bb       	out	0x1a, r24	; 26
    26c8:	80 e4       	ldi	r24, 0x40	; 64
    26ca:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    26cc:	80 e5       	ldi	r24, 0x50	; 80
    26ce:	8d b9       	out	0x0d, r24	; 13
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    26d4:	80 e0       	ldi	r24, 0x00	; 0
    26d6:	90 e0       	ldi	r25, 0x00	; 0
    26d8:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    nrk_led_clr(1);
    26dc:	81 e0       	ldi	r24, 0x01	; 1
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    nrk_led_clr(2);
    26e4:	82 e0       	ldi	r24, 0x02	; 2
    26e6:	90 e0       	ldi	r25, 0x00	; 0
    26e8:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    nrk_led_clr(3);
    26ec:	83 e0       	ldi	r24, 0x03	; 3
    26ee:	90 e0       	ldi	r25, 0x00	; 0
    26f0:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
}
    26f4:	08 95       	ret

000026f6 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    26f6:	00 97       	sbiw	r24, 0x00	; 0
    26f8:	11 f4       	brne	.+4      	; 0x26fe <nrk_led_set+0x8>
    26fa:	80 e0       	ldi	r24, 0x00	; 0
    26fc:	09 c0       	rjmp	.+18     	; 0x2710 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    26fe:	81 30       	cpi	r24, 0x01	; 1
    2700:	91 05       	cpc	r25, r1
    2702:	11 f4       	brne	.+4      	; 0x2708 <nrk_led_set+0x12>
    2704:	88 e0       	ldi	r24, 0x08	; 8
    2706:	04 c0       	rjmp	.+8      	; 0x2710 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2708:	82 30       	cpi	r24, 0x02	; 2
    270a:	91 05       	cpc	r25, r1
    270c:	29 f4       	brne	.+10     	; 0x2718 <nrk_led_set+0x22>
    270e:	80 e1       	ldi	r24, 0x10	; 16
    2710:	0e 94 cf 11 	call	0x239e	; 0x239e <nrk_gpio_clr>
    else            return -1;

    return 1;
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2718:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    271a:	08 95       	ret

0000271c <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    271c:	90 91 9b 00 	lds	r25, 0x009B
    2720:	95 ff       	sbrs	r25, 5
    2722:	fc cf       	rjmp	.-8      	; 0x271c <putc1>
    2724:	90 91 9b 00 	lds	r25, 0x009B
    2728:	9f 7d       	andi	r25, 0xDF	; 223
    272a:	90 93 9b 00 	sts	0x009B, r25
    272e:	80 93 9c 00 	sts	0x009C, r24
}
    2732:	08 95       	ret

00002734 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2734:	90 93 90 00 	sts	0x0090, r25
    2738:	89 b9       	out	0x09, r24	; 9
    273a:	86 e0       	ldi	r24, 0x06	; 6
    273c:	80 93 95 00 	sts	0x0095, r24
    2740:	52 98       	cbi	0x0a, 2	; 10
    2742:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    2744:	8a b1       	in	r24, 0x0a	; 10
    2746:	88 61       	ori	r24, 0x18	; 24
    2748:	8a b9       	out	0x0a, r24	; 10
}
    274a:	08 95       	ret

0000274c <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    274c:	0f 93       	push	r16
    274e:	1f 93       	push	r17
    2750:	cf 93       	push	r28
    2752:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    2754:	0e 94 9a 13 	call	0x2734	; 0x2734 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2758:	c1 e6       	ldi	r28, 0x61	; 97
    275a:	d1 e1       	ldi	r29, 0x11	; 17
    275c:	0c e5       	ldi	r16, 0x5C	; 92
    275e:	11 e1       	ldi	r17, 0x11	; 17
    2760:	ce 01       	movw	r24, r28
    2762:	b8 01       	movw	r22, r16
    2764:	0e 94 ad 42 	call	0x855a	; 0x855a <fdevopen>
    2768:	90 93 24 07 	sts	0x0724, r25
    276c:	80 93 23 07 	sts	0x0723, r24
    stdin = fdevopen( putc0, getc0);
    2770:	ce 01       	movw	r24, r28
    2772:	b8 01       	movw	r22, r16
    2774:	0e 94 ad 42 	call	0x855a	; 0x855a <fdevopen>
    2778:	90 93 22 07 	sts	0x0722, r25
    277c:	80 93 21 07 	sts	0x0721, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2780:	df 91       	pop	r29
    2782:	cf 91       	pop	r28
    2784:	1f 91       	pop	r17
    2786:	0f 91       	pop	r16
    2788:	08 95       	ret

0000278a <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    278a:	90 93 98 00 	sts	0x0098, r25
    278e:	80 93 99 00 	sts	0x0099, r24
    2792:	86 e0       	ldi	r24, 0x06	; 6
    2794:	80 93 9d 00 	sts	0x009D, r24
    2798:	ea e9       	ldi	r30, 0x9A	; 154
    279a:	f0 e0       	ldi	r31, 0x00	; 0
    279c:	80 81       	ld	r24, Z
    279e:	8b 7f       	andi	r24, 0xFB	; 251
    27a0:	80 83       	st	Z, r24
    27a2:	ab e9       	ldi	r26, 0x9B	; 155
    27a4:	b0 e0       	ldi	r27, 0x00	; 0
    27a6:	8c 91       	ld	r24, X
    27a8:	82 60       	ori	r24, 0x02	; 2
    27aa:	8c 93       	st	X, r24
    ENABLE_UART1();
    27ac:	80 81       	ld	r24, Z
    27ae:	88 61       	ori	r24, 0x18	; 24
    27b0:	80 83       	st	Z, r24
}
    27b2:	08 95       	ret

000027b4 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    27b4:	80 91 9b 00 	lds	r24, 0x009B
    27b8:	87 ff       	sbrs	r24, 7
    27ba:	fc cf       	rjmp	.-8      	; 0x27b4 <getc1>
    27bc:	80 91 9b 00 	lds	r24, 0x009B
    27c0:	8f 77       	andi	r24, 0x7F	; 127
    27c2:	80 93 9b 00 	sts	0x009B, r24
    27c6:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    27ca:	08 95       	ret

000027cc <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    27d4:	01 97       	sbiw	r24, 0x01	; 1
    27d6:	d1 f7       	brne	.-12     	; 0x27cc <halWait>

} // halWait
    27d8:	08 95       	ret

000027da <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    27da:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
}
    27de:	08 95       	ret

000027e0 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    27e0:	0e 94 45 44 	call	0x888a	; 0x888a <__eewr_byte_m128>
    return 0;
}
    27e4:	80 e0       	ldi	r24, 0x00	; 0
    27e6:	08 95       	ret

000027e8 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    27e8:	ef 92       	push	r14
    27ea:	ff 92       	push	r15
    27ec:	0f 93       	push	r16
    27ee:	1f 93       	push	r17
    27f0:	cf 93       	push	r28
    27f2:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    27f4:	e8 2e       	mov	r14, r24
    27f6:	e7 01       	movw	r28, r14
    27f8:	7e 01       	movw	r14, r28
    27fa:	f9 2e       	mov	r15, r25
    27fc:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    27fe:	80 e0       	ldi	r24, 0x00	; 0
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    2806:	08 2f       	mov	r16, r24
    2808:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    280a:	81 e0       	ldi	r24, 0x01	; 1
    280c:	90 e0       	ldi	r25, 0x00	; 0
    280e:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    2812:	e8 2e       	mov	r14, r24
    2814:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2816:	82 e0       	ldi	r24, 0x02	; 2
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    281e:	f8 2e       	mov	r15, r24
    2820:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2822:	83 e0       	ldi	r24, 0x03	; 3
    2824:	90 e0       	ldi	r25, 0x00	; 0
    2826:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    282a:	18 2f       	mov	r17, r24
    282c:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    282e:	84 e0       	ldi	r24, 0x04	; 4
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2836:	fe 0c       	add	r15, r14
    ct+=buf[2];
    2838:	f0 0e       	add	r15, r16
    ct+=buf[3];
    283a:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    283c:	8f 15       	cp	r24, r15
    283e:	11 f4       	brne	.+4      	; 0x2844 <read_eeprom_mac_address+0x5c>
    2840:	81 e0       	ldi	r24, 0x01	; 1
    2842:	01 c0       	rjmp	.+2      	; 0x2846 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    2844:	8f ef       	ldi	r24, 0xFF	; 255
}
    2846:	df 91       	pop	r29
    2848:	cf 91       	pop	r28
    284a:	1f 91       	pop	r17
    284c:	0f 91       	pop	r16
    284e:	ff 90       	pop	r15
    2850:	ef 90       	pop	r14
    2852:	08 95       	ret

00002854 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2854:	cf 93       	push	r28
    2856:	df 93       	push	r29
    2858:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    285a:	85 e0       	ldi	r24, 0x05	; 5
    285c:	90 e0       	ldi	r25, 0x00	; 0
    285e:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    2862:	88 83       	st	Y, r24
    return NRK_OK;
}
    2864:	81 e0       	ldi	r24, 0x01	; 1
    2866:	df 91       	pop	r29
    2868:	cf 91       	pop	r28
    286a:	08 95       	ret

0000286c <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    286c:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    286e:	86 e0       	ldi	r24, 0x06	; 6
    2870:	90 e0       	ldi	r25, 0x00	; 0
    2872:	60 81       	ld	r22, Z
    2874:	0e 94 45 44 	call	0x888a	; 0x888a <__eewr_byte_m128>
    return NRK_OK;
}
    2878:	81 e0       	ldi	r24, 0x01	; 1
    287a:	08 95       	ret

0000287c <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    287c:	cf 93       	push	r28
    287e:	df 93       	push	r29
    2880:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2882:	86 e0       	ldi	r24, 0x06	; 6
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    288a:	88 83       	st	Y, r24
    return NRK_OK;
}
    288c:	81 e0       	ldi	r24, 0x01	; 1
    288e:	df 91       	pop	r29
    2890:	cf 91       	pop	r28
    2892:	08 95       	ret

00002894 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2894:	0f 93       	push	r16
    2896:	1f 93       	push	r17
    2898:	cf 93       	push	r28
    289a:	df 93       	push	r29
    289c:	08 2f       	mov	r16, r24
    289e:	19 2f       	mov	r17, r25
    28a0:	c8 e0       	ldi	r28, 0x08	; 8
    28a2:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    28a4:	ce 01       	movw	r24, r28
    28a6:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    28aa:	f8 01       	movw	r30, r16
    28ac:	81 93       	st	Z+, r24
    28ae:	8f 01       	movw	r16, r30
    28b0:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28b2:	c8 31       	cpi	r28, 0x18	; 24
    28b4:	d1 05       	cpc	r29, r1
    28b6:	b1 f7       	brne	.-20     	; 0x28a4 <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    28b8:	81 e0       	ldi	r24, 0x01	; 1
    28ba:	df 91       	pop	r29
    28bc:	cf 91       	pop	r28
    28be:	1f 91       	pop	r17
    28c0:	0f 91       	pop	r16
    28c2:	08 95       	ret

000028c4 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    28c4:	0f 93       	push	r16
    28c6:	1f 93       	push	r17
    28c8:	cf 93       	push	r28
    28ca:	df 93       	push	r29
    28cc:	08 2f       	mov	r16, r24
    28ce:	19 2f       	mov	r17, r25
    28d0:	c8 e0       	ldi	r28, 0x08	; 8
    28d2:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    28d4:	f8 01       	movw	r30, r16
    28d6:	61 91       	ld	r22, Z+
    28d8:	8f 01       	movw	r16, r30
    28da:	ce 01       	movw	r24, r28
    28dc:	0e 94 45 44 	call	0x888a	; 0x888a <__eewr_byte_m128>
    28e0:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28e2:	c8 31       	cpi	r28, 0x18	; 24
    28e4:	d1 05       	cpc	r29, r1
    28e6:	b1 f7       	brne	.-20     	; 0x28d4 <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    28e8:	81 e0       	ldi	r24, 0x01	; 1
    28ea:	df 91       	pop	r29
    28ec:	cf 91       	pop	r28
    28ee:	1f 91       	pop	r17
    28f0:	0f 91       	pop	r16
    28f2:	08 95       	ret

000028f4 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28f4:	cf 93       	push	r28
    28f6:	df 93       	push	r29
    28f8:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    28fa:	87 e0       	ldi	r24, 0x07	; 7
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	0e 94 3d 44 	call	0x887a	; 0x887a <__eerd_byte_m128>
    2902:	88 83       	st	Y, r24
    return NRK_OK;
}
    2904:	81 e0       	ldi	r24, 0x01	; 1
    2906:	df 91       	pop	r29
    2908:	cf 91       	pop	r28
    290a:	08 95       	ret

0000290c <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    290c:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    290e:	87 e0       	ldi	r24, 0x07	; 7
    2910:	90 e0       	ldi	r25, 0x00	; 0
    2912:	60 81       	ld	r22, Z
    2914:	0e 94 45 44 	call	0x888a	; 0x888a <__eewr_byte_m128>
    return NRK_OK;
}
    2918:	81 e0       	ldi	r24, 0x01	; 1
    291a:	08 95       	ret

0000291c <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    291c:	f8 94       	cli
};
    291e:	08 95       	ret

00002920 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2920:	78 94       	sei
};
    2922:	08 95       	ret

00002924 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2924:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    2928:	ff cf       	rjmp	.-2      	; 0x2928 <nrk_halt+0x4>

0000292a <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    292a:	0f 93       	push	r16
    292c:	1f 93       	push	r17
    292e:	df 93       	push	r29
    2930:	cf 93       	push	r28
    2932:	cd b7       	in	r28, 0x3d	; 61
    2934:	de b7       	in	r29, 0x3e	; 62
    2936:	a3 97       	sbiw	r28, 0x23	; 35
    2938:	0f b6       	in	r0, 0x3f	; 63
    293a:	f8 94       	cli
    293c:	de bf       	out	0x3e, r29	; 62
    293e:	0f be       	out	0x3f, r0	; 63
    2940:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2942:	0e 94 dd 19 	call	0x33ba	; 0x33ba <nrk_signal_create>
    2946:	80 93 e2 06 	sts	0x06E2, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    294a:	8f 3f       	cpi	r24, 0xFF	; 255
    294c:	21 f4       	brne	.+8      	; 0x2956 <nrk_init+0x2c>
    294e:	8e e0       	ldi	r24, 0x0E	; 14
    2950:	60 e0       	ldi	r22, 0x00	; 0
    2952:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2956:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    295a:	08 2f       	mov	r16, r24
    295c:	81 ff       	sbrs	r24, 1
    295e:	04 c0       	rjmp	.+8      	; 0x2968 <nrk_init+0x3e>
    2960:	84 e1       	ldi	r24, 0x14	; 20
    2962:	60 e0       	ldi	r22, 0x00	; 0
    2964:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    2968:	02 ff       	sbrs	r16, 2
    296a:	04 c0       	rjmp	.+8      	; 0x2974 <nrk_init+0x4a>
    296c:	83 e1       	ldi	r24, 0x13	; 19
    296e:	60 e0       	ldi	r22, 0x00	; 0
    2970:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2974:	10 92 e5 06 	sts	0x06E5, r1
    nrk_cur_task_TCB = NULL;
    2978:	10 92 f3 06 	sts	0x06F3, r1
    297c:	10 92 f2 06 	sts	0x06F2, r1
    
    nrk_high_ready_TCB = NULL;
    2980:	10 92 e4 06 	sts	0x06E4, r1
    2984:	10 92 e3 06 	sts	0x06E3, r1
    nrk_high_ready_prio = 0; 
    2988:	10 92 f4 06 	sts	0x06F4, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    298c:	10 92 f1 06 	sts	0x06F1, r1
    2990:	e1 ed       	ldi	r30, 0xD1	; 209
    2992:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2994:	8f ef       	ldi	r24, 0xFF	; 255
    2996:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    2998:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    299a:	81 83       	std	Z+1, r24	; 0x01
    299c:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    299e:	96 e0       	ldi	r25, 0x06	; 6
    29a0:	e0 3e       	cpi	r30, 0xE0	; 224
    29a2:	f9 07       	cpc	r31, r25
    29a4:	c1 f7       	brne	.-16     	; 0x2996 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29a6:	93 e6       	ldi	r25, 0x63	; 99
    29a8:	90 93 34 06 	sts	0x0634, r25
        nrk_task_TCB[i].task_ID = -1; 
    29ac:	80 93 32 06 	sts	0x0632, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29b0:	90 93 55 06 	sts	0x0655, r25
        nrk_task_TCB[i].task_ID = -1; 
    29b4:	80 93 53 06 	sts	0x0653, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29b8:	90 93 76 06 	sts	0x0676, r25
        nrk_task_TCB[i].task_ID = -1; 
    29bc:	80 93 74 06 	sts	0x0674, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29c0:	90 93 97 06 	sts	0x0697, r25
        nrk_task_TCB[i].task_ID = -1; 
    29c4:	80 93 95 06 	sts	0x0695, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29c8:	90 93 b8 06 	sts	0x06B8, r25
        nrk_task_TCB[i].task_ID = -1; 
    29cc:	80 93 b6 06 	sts	0x06B6, r24
    29d0:	e8 ef       	ldi	r30, 0xF8	; 248
    29d2:	f6 e0       	ldi	r31, 0x06	; 6
    29d4:	20 e0       	ldi	r18, 0x00	; 0
    29d6:	30 e0       	ldi	r19, 0x00	; 0
    29d8:	01 c0       	rjmp	.+2      	; 0x29dc <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29da:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    29dc:	a9 01       	movw	r20, r18
    29de:	4f 5f       	subi	r20, 0xFF	; 255
    29e0:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    29e2:	ca 01       	movw	r24, r20
    29e4:	88 0f       	add	r24, r24
    29e6:	99 1f       	adc	r25, r25
    29e8:	88 0f       	add	r24, r24
    29ea:	99 1f       	adc	r25, r25
    29ec:	84 0f       	add	r24, r20
    29ee:	95 1f       	adc	r25, r21
    29f0:	8b 50       	subi	r24, 0x0B	; 11
    29f2:	99 4f       	sbci	r25, 0xF9	; 249
    29f4:	91 83       	std	Z+1, r25	; 0x01
    29f6:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    29f8:	c9 01       	movw	r24, r18
    29fa:	88 0f       	add	r24, r24
    29fc:	99 1f       	adc	r25, r25
    29fe:	88 0f       	add	r24, r24
    2a00:	99 1f       	adc	r25, r25
    2a02:	82 0f       	add	r24, r18
    2a04:	93 1f       	adc	r25, r19
    2a06:	8b 50       	subi	r24, 0x0B	; 11
    2a08:	99 4f       	sbci	r25, 0xF9	; 249
    2a0a:	94 83       	std	Z+4, r25	; 0x04
    2a0c:	83 83       	std	Z+3, r24	; 0x03
    2a0e:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2a10:	45 30       	cpi	r20, 0x05	; 5
    2a12:	51 05       	cpc	r21, r1
    2a14:	11 f7       	brne	.-60     	; 0x29da <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2a16:	10 92 f7 06 	sts	0x06F7, r1
    2a1a:	10 92 f6 06 	sts	0x06F6, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2a1e:	10 92 12 07 	sts	0x0712, r1
    2a22:	10 92 11 07 	sts	0x0711, r1
	_head_node = NULL;
    2a26:	10 92 e8 06 	sts	0x06E8, r1
    2a2a:	10 92 e7 06 	sts	0x06E7, r1
	_free_node = &_nrk_readyQ[0];
    2a2e:	85 ef       	ldi	r24, 0xF5	; 245
    2a30:	96 e0       	ldi	r25, 0x06	; 6
    2a32:	90 93 29 06 	sts	0x0629, r25
    2a36:	80 93 28 06 	sts	0x0628, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2a3a:	8e 01       	movw	r16, r28
    2a3c:	0f 5f       	subi	r16, 0xFF	; 255
    2a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    2a40:	c8 01       	movw	r24, r16
    2a42:	6b e7       	ldi	r22, 0x7B	; 123
    2a44:	73 e2       	ldi	r23, 0x23	; 35
    2a46:	0e 94 c4 27 	call	0x4f88	; 0x4f88 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2a4a:	c8 01       	movw	r24, r16
    2a4c:	6d e8       	ldi	r22, 0x8D	; 141
    2a4e:	75 e0       	ldi	r23, 0x05	; 5
    2a50:	40 e8       	ldi	r20, 0x80	; 128
    2a52:	50 e0       	ldi	r21, 0x00	; 0
    2a54:	0e 94 0a 28 	call	0x5014	; 0x5014 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2a58:	85 e5       	ldi	r24, 0x55	; 85
    2a5a:	80 93 8d 05 	sts	0x058D, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2a5e:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2a60:	1c 86       	std	Y+12, r1	; 0x0c
    2a62:	1d 86       	std	Y+13, r1	; 0x0d
    2a64:	1e 86       	std	Y+14, r1	; 0x0e
    2a66:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2a68:	18 8a       	std	Y+16, r1	; 0x10
    2a6a:	19 8a       	std	Y+17, r1	; 0x11
    2a6c:	1a 8a       	std	Y+18, r1	; 0x12
    2a6e:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2a70:	1c 8a       	std	Y+20, r1	; 0x14
    2a72:	1d 8a       	std	Y+21, r1	; 0x15
    2a74:	1e 8a       	std	Y+22, r1	; 0x16
    2a76:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2a78:	18 8e       	std	Y+24, r1	; 0x18
    2a7a:	19 8e       	std	Y+25, r1	; 0x19
    2a7c:	1a 8e       	std	Y+26, r1	; 0x1a
    2a7e:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a80:	1c 8e       	std	Y+28, r1	; 0x1c
    2a82:	1d 8e       	std	Y+29, r1	; 0x1d
    2a84:	1e 8e       	std	Y+30, r1	; 0x1e
    2a86:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a88:	18 a2       	std	Y+32, r1	; 0x20
    2a8a:	19 a2       	std	Y+33, r1	; 0x21
    2a8c:	1a a2       	std	Y+34, r1	; 0x22
    2a8e:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a90:	81 e0       	ldi	r24, 0x01	; 1
    2a92:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a94:	92 e0       	ldi	r25, 0x02	; 2
    2a96:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2a98:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2a9a:	c8 01       	movw	r24, r16
    2a9c:	0e 94 63 1e 	call	0x3cc6	; 0x3cc6 <nrk_activate_task>
	
}
    2aa0:	a3 96       	adiw	r28, 0x23	; 35
    2aa2:	0f b6       	in	r0, 0x3f	; 63
    2aa4:	f8 94       	cli
    2aa6:	de bf       	out	0x3e, r29	; 62
    2aa8:	0f be       	out	0x3f, r0	; 63
    2aaa:	cd bf       	out	0x3d, r28	; 61
    2aac:	cf 91       	pop	r28
    2aae:	df 91       	pop	r29
    2ab0:	1f 91       	pop	r17
    2ab2:	0f 91       	pop	r16
    2ab4:	08 95       	ret

00002ab6 <nrk_start>:




void nrk_start (void)
{
    2ab6:	cf 92       	push	r12
    2ab8:	df 92       	push	r13
    2aba:	ff 92       	push	r15
    2abc:	0f 93       	push	r16
    2abe:	1f 93       	push	r17
    2ac0:	df 93       	push	r29
    2ac2:	cf 93       	push	r28
    2ac4:	00 d0       	rcall	.+0      	; 0x2ac6 <nrk_start+0x10>
    2ac6:	cd b7       	in	r28, 0x3d	; 61
    2ac8:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2aca:	b2 e3       	ldi	r27, 0x32	; 50
    2acc:	cb 2e       	mov	r12, r27
    2ace:	b6 e0       	ldi	r27, 0x06	; 6
    2ad0:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2ad2:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2ad4:	f6 01       	movw	r30, r12
    2ad6:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2ad8:	ff 2d       	mov	r31, r15
    2ada:	ff 3f       	cpi	r31, 0xFF	; 255
    2adc:	b1 f0       	breq	.+44     	; 0x2b0a <nrk_start+0x54>
    2ade:	02 e3       	ldi	r16, 0x32	; 50
    2ae0:	16 e0       	ldi	r17, 0x06	; 6
    2ae2:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2ae4:	92 17       	cp	r25, r18
    2ae6:	61 f0       	breq	.+24     	; 0x2b00 <nrk_start+0x4a>
    2ae8:	f8 01       	movw	r30, r16
    2aea:	80 81       	ld	r24, Z
    2aec:	f8 16       	cp	r15, r24
    2aee:	41 f4       	brne	.+16     	; 0x2b00 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2af0:	85 e0       	ldi	r24, 0x05	; 5
    2af2:	6f 2d       	mov	r22, r15
    2af4:	29 83       	std	Y+1, r18	; 0x01
    2af6:	9a 83       	std	Y+2, r25	; 0x02
    2af8:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
    2afc:	9a 81       	ldd	r25, Y+2	; 0x02
    2afe:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2b00:	2f 5f       	subi	r18, 0xFF	; 255
    2b02:	0f 5d       	subi	r16, 0xDF	; 223
    2b04:	1f 4f       	sbci	r17, 0xFF	; 255
    2b06:	25 30       	cpi	r18, 0x05	; 5
    2b08:	69 f7       	brne	.-38     	; 0x2ae4 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b0a:	9f 5f       	subi	r25, 0xFF	; 255
    2b0c:	21 e2       	ldi	r18, 0x21	; 33
    2b0e:	30 e0       	ldi	r19, 0x00	; 0
    2b10:	c2 0e       	add	r12, r18
    2b12:	d3 1e       	adc	r13, r19
    2b14:	95 30       	cpi	r25, 0x05	; 5
    2b16:	f1 f6       	brne	.-68     	; 0x2ad4 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2b18:	0e 94 25 1d 	call	0x3a4a	; 0x3a4a <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2b1c:	99 27       	eor	r25, r25
    2b1e:	87 fd       	sbrc	r24, 7
    2b20:	90 95       	com	r25
    2b22:	fc 01       	movw	r30, r24
    2b24:	a5 e0       	ldi	r26, 0x05	; 5
    2b26:	ee 0f       	add	r30, r30
    2b28:	ff 1f       	adc	r31, r31
    2b2a:	aa 95       	dec	r26
    2b2c:	e1 f7       	brne	.-8      	; 0x2b26 <nrk_start+0x70>
    2b2e:	e8 0f       	add	r30, r24
    2b30:	f9 1f       	adc	r31, r25
    2b32:	e6 5d       	subi	r30, 0xD6	; 214
    2b34:	f9 4f       	sbci	r31, 0xF9	; 249
    2b36:	82 85       	ldd	r24, Z+10	; 0x0a
    2b38:	80 93 f4 06 	sts	0x06F4, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2b3c:	f0 93 f3 06 	sts	0x06F3, r31
    2b40:	e0 93 f2 06 	sts	0x06F2, r30
    2b44:	f0 93 e4 06 	sts	0x06E4, r31
    2b48:	e0 93 e3 06 	sts	0x06E3, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2b4c:	80 93 e5 06 	sts	0x06E5, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2b50:	0e 94 3f 28 	call	0x507e	; 0x507e <nrk_target_start>
    nrk_stack_pointer_init(); 
    2b54:	0e 94 30 28 	call	0x5060	; 0x5060 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2b58:	0e 94 8c 33 	call	0x6718	; 0x6718 <nrk_start_high_ready_task>
    2b5c:	ff cf       	rjmp	.-2      	; 0x2b5c <nrk_start+0xa6>

00002b5e <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2b5e:	ef 92       	push	r14
    2b60:	ff 92       	push	r15
    2b62:	0f 93       	push	r16
    2b64:	1f 93       	push	r17
    2b66:	cf 93       	push	r28
    2b68:	df 93       	push	r29
    2b6a:	ec 01       	movw	r28, r24
    2b6c:	7b 01       	movw	r14, r22
    2b6e:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2b70:	89 85       	ldd	r24, Y+9	; 0x09
    2b72:	82 30       	cpi	r24, 0x02	; 2
    2b74:	21 f0       	breq	.+8      	; 0x2b7e <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2b76:	80 91 e0 06 	lds	r24, 0x06E0
    2b7a:	88 83       	st	Y, r24
    2b7c:	01 c0       	rjmp	.+2      	; 0x2b80 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2b7e:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2b80:	80 91 e0 06 	lds	r24, 0x06E0
    2b84:	85 30       	cpi	r24, 0x05	; 5
    2b86:	20 f0       	brcs	.+8      	; 0x2b90 <nrk_TCB_init+0x32>
    2b88:	87 e0       	ldi	r24, 0x07	; 7
    2b8a:	60 e0       	ldi	r22, 0x00	; 0
    2b8c:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2b90:	89 85       	ldd	r24, Y+9	; 0x09
    2b92:	82 30       	cpi	r24, 0x02	; 2
    2b94:	29 f0       	breq	.+10     	; 0x2ba0 <nrk_TCB_init+0x42>
    2b96:	80 91 e0 06 	lds	r24, 0x06E0
    2b9a:	8f 5f       	subi	r24, 0xFF	; 255
    2b9c:	80 93 e0 06 	sts	0x06E0, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2ba0:	80 91 e0 06 	lds	r24, 0x06E0
    2ba4:	88 23       	and	r24, r24
    2ba6:	19 f4       	brne	.+6      	; 0x2bae <nrk_TCB_init+0x50>
    2ba8:	81 e0       	ldi	r24, 0x01	; 1
    2baa:	80 93 e0 06 	sts	0x06E0, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2bae:	88 81       	ld	r24, Y
    2bb0:	99 27       	eor	r25, r25
    2bb2:	87 fd       	sbrc	r24, 7
    2bb4:	90 95       	com	r25
    2bb6:	fc 01       	movw	r30, r24
    2bb8:	a5 e0       	ldi	r26, 0x05	; 5
    2bba:	ee 0f       	add	r30, r30
    2bbc:	ff 1f       	adc	r31, r31
    2bbe:	aa 95       	dec	r26
    2bc0:	e1 f7       	brne	.-8      	; 0x2bba <nrk_TCB_init+0x5c>
    2bc2:	e8 0f       	add	r30, r24
    2bc4:	f9 1f       	adc	r31, r25
    2bc6:	e6 5d       	subi	r30, 0xD6	; 214
    2bc8:	f9 4f       	sbci	r31, 0xF9	; 249
    2bca:	f1 82       	std	Z+1, r15	; 0x01
    2bcc:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2bce:	88 85       	ldd	r24, Y+8	; 0x08
    2bd0:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2bd2:	88 81       	ld	r24, Y
    2bd4:	99 27       	eor	r25, r25
    2bd6:	87 fd       	sbrc	r24, 7
    2bd8:	90 95       	com	r25
    2bda:	fc 01       	movw	r30, r24
    2bdc:	75 e0       	ldi	r23, 0x05	; 5
    2bde:	ee 0f       	add	r30, r30
    2be0:	ff 1f       	adc	r31, r31
    2be2:	7a 95       	dec	r23
    2be4:	e1 f7       	brne	.-8      	; 0x2bde <nrk_TCB_init+0x80>
    2be6:	e8 0f       	add	r30, r24
    2be8:	f9 1f       	adc	r31, r25
    2bea:	e6 5d       	subi	r30, 0xD6	; 214
    2bec:	f9 4f       	sbci	r31, 0xF9	; 249
    2bee:	83 e0       	ldi	r24, 0x03	; 3
    2bf0:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2bf2:	28 81       	ld	r18, Y
    2bf4:	82 2f       	mov	r24, r18
    2bf6:	99 27       	eor	r25, r25
    2bf8:	87 fd       	sbrc	r24, 7
    2bfa:	90 95       	com	r25
    2bfc:	fc 01       	movw	r30, r24
    2bfe:	65 e0       	ldi	r22, 0x05	; 5
    2c00:	ee 0f       	add	r30, r30
    2c02:	ff 1f       	adc	r31, r31
    2c04:	6a 95       	dec	r22
    2c06:	e1 f7       	brne	.-8      	; 0x2c00 <nrk_TCB_init+0xa2>
    2c08:	e8 0f       	add	r30, r24
    2c0a:	f9 1f       	adc	r31, r25
    2c0c:	e6 5d       	subi	r30, 0xD6	; 214
    2c0e:	f9 4f       	sbci	r31, 0xF9	; 249
    2c10:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2c12:	88 81       	ld	r24, Y
    2c14:	99 27       	eor	r25, r25
    2c16:	87 fd       	sbrc	r24, 7
    2c18:	90 95       	com	r25
    2c1a:	7c 01       	movw	r14, r24
    2c1c:	55 e0       	ldi	r21, 0x05	; 5
    2c1e:	ee 0c       	add	r14, r14
    2c20:	ff 1c       	adc	r15, r15
    2c22:	5a 95       	dec	r21
    2c24:	e1 f7       	brne	.-8      	; 0x2c1e <nrk_TCB_init+0xc0>
    2c26:	e8 0e       	add	r14, r24
    2c28:	f9 1e       	adc	r15, r25
    2c2a:	8a e2       	ldi	r24, 0x2A	; 42
    2c2c:	96 e0       	ldi	r25, 0x06	; 6
    2c2e:	e8 0e       	add	r14, r24
    2c30:	f9 1e       	adc	r15, r25
    2c32:	f7 01       	movw	r30, r14
    2c34:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2c36:	ce 01       	movw	r24, r28
    2c38:	0b 96       	adiw	r24, 0x0b	; 11
    2c3a:	0e 94 2c 22 	call	0x4458	; 0x4458 <_nrk_time_to_ticks>
    2c3e:	f7 01       	movw	r30, r14
    2c40:	94 8f       	std	Z+28, r25	; 0x1c
    2c42:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2c44:	8b 85       	ldd	r24, Y+11	; 0x0b
    2c46:	9c 85       	ldd	r25, Y+12	; 0x0c
    2c48:	ad 85       	ldd	r26, Y+13	; 0x0d
    2c4a:	be 85       	ldd	r27, Y+14	; 0x0e
    2c4c:	8e 33       	cpi	r24, 0x3E	; 62
    2c4e:	91 05       	cpc	r25, r1
    2c50:	a1 05       	cpc	r26, r1
    2c52:	b1 05       	cpc	r27, r1
    2c54:	20 f0       	brcs	.+8      	; 0x2c5e <nrk_TCB_init+0x100>
    2c56:	86 e1       	ldi	r24, 0x16	; 22
    2c58:	68 81       	ld	r22, Y
    2c5a:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2c5e:	e8 80       	ld	r14, Y
    2c60:	ff 24       	eor	r15, r15
    2c62:	e7 fc       	sbrc	r14, 7
    2c64:	f0 94       	com	r15
    2c66:	ce 01       	movw	r24, r28
    2c68:	4b 96       	adiw	r24, 0x1b	; 27
    2c6a:	0e 94 2c 22 	call	0x4458	; 0x4458 <_nrk_time_to_ticks>
    2c6e:	f7 01       	movw	r30, r14
    2c70:	45 e0       	ldi	r20, 0x05	; 5
    2c72:	ee 0f       	add	r30, r30
    2c74:	ff 1f       	adc	r31, r31
    2c76:	4a 95       	dec	r20
    2c78:	e1 f7       	brne	.-8      	; 0x2c72 <nrk_TCB_init+0x114>
    2c7a:	ee 0d       	add	r30, r14
    2c7c:	ff 1d       	adc	r31, r15
    2c7e:	e6 5d       	subi	r30, 0xD6	; 214
    2c80:	f9 4f       	sbci	r31, 0xF9	; 249
    2c82:	96 8b       	std	Z+22, r25	; 0x16
    2c84:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2c86:	88 81       	ld	r24, Y
    2c88:	99 27       	eor	r25, r25
    2c8a:	87 fd       	sbrc	r24, 7
    2c8c:	90 95       	com	r25
    2c8e:	7c 01       	movw	r14, r24
    2c90:	35 e0       	ldi	r19, 0x05	; 5
    2c92:	ee 0c       	add	r14, r14
    2c94:	ff 1c       	adc	r15, r15
    2c96:	3a 95       	dec	r19
    2c98:	e1 f7       	brne	.-8      	; 0x2c92 <nrk_TCB_init+0x134>
    2c9a:	e8 0e       	add	r14, r24
    2c9c:	f9 1e       	adc	r15, r25
    2c9e:	8a e2       	ldi	r24, 0x2A	; 42
    2ca0:	96 e0       	ldi	r25, 0x06	; 6
    2ca2:	e8 0e       	add	r14, r24
    2ca4:	f9 1e       	adc	r15, r25
    2ca6:	f7 01       	movw	r30, r14
    2ca8:	85 89       	ldd	r24, Z+21	; 0x15
    2caa:	96 89       	ldd	r25, Z+22	; 0x16
    2cac:	23 8d       	ldd	r18, Z+27	; 0x1b
    2cae:	34 8d       	ldd	r19, Z+28	; 0x1c
    2cb0:	82 0f       	add	r24, r18
    2cb2:	93 1f       	adc	r25, r19
    2cb4:	90 8f       	std	Z+24, r25	; 0x18
    2cb6:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2cb8:	ce 01       	movw	r24, r28
    2cba:	43 96       	adiw	r24, 0x13	; 19
    2cbc:	0e 94 2c 22 	call	0x4458	; 0x4458 <_nrk_time_to_ticks>
    2cc0:	f7 01       	movw	r30, r14
    2cc2:	96 8f       	std	Z+30, r25	; 0x1e
    2cc4:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2cc6:	88 81       	ld	r24, Y
    2cc8:	99 27       	eor	r25, r25
    2cca:	87 fd       	sbrc	r24, 7
    2ccc:	90 95       	com	r25
    2cce:	fc 01       	movw	r30, r24
    2cd0:	25 e0       	ldi	r18, 0x05	; 5
    2cd2:	ee 0f       	add	r30, r30
    2cd4:	ff 1f       	adc	r31, r31
    2cd6:	2a 95       	dec	r18
    2cd8:	e1 f7       	brne	.-8      	; 0x2cd2 <nrk_TCB_init+0x174>
    2cda:	e8 0f       	add	r30, r24
    2cdc:	f9 1f       	adc	r31, r25
    2cde:	e6 5d       	subi	r30, 0xD6	; 214
    2ce0:	f9 4f       	sbci	r31, 0xF9	; 249
    2ce2:	85 8d       	ldd	r24, Z+29	; 0x1d
    2ce4:	96 8d       	ldd	r25, Z+30	; 0x1e
    2ce6:	92 8f       	std	Z+26, r25	; 0x1a
    2ce8:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2cea:	81 e0       	ldi	r24, 0x01	; 1
    2cec:	90 e0       	ldi	r25, 0x00	; 0
    2cee:	90 a3       	std	Z+32, r25	; 0x20
    2cf0:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2cf2:	13 83       	std	Z+3, r17	; 0x03
    2cf4:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2cf6:	81 e0       	ldi	r24, 0x01	; 1
    2cf8:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2cfa:	df 91       	pop	r29
    2cfc:	cf 91       	pop	r28
    2cfe:	1f 91       	pop	r17
    2d00:	0f 91       	pop	r16
    2d02:	ff 90       	pop	r15
    2d04:	ef 90       	pop	r14
    2d06:	08 95       	ret

00002d08 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2d08:	0e 94 96 23 	call	0x472c	; 0x472c <_nrk_scheduler>

  	return;
}
    2d0c:	08 95       	ret

00002d0e <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2d0e:	85 e6       	ldi	r24, 0x65	; 101
    2d10:	90 e0       	ldi	r25, 0x00	; 0
    2d12:	08 95       	ret

00002d14 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2d14:	e0 91 f2 06 	lds	r30, 0x06F2
    2d18:	f0 91 f3 06 	lds	r31, 0x06F3
    2d1c:	84 87       	std	Z+12, r24	; 0x0c
}
    2d1e:	08 95       	ret

00002d20 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2d20:	e0 91 f2 06 	lds	r30, 0x06F2
    2d24:	f0 91 f3 06 	lds	r31, 0x06F3
}
    2d28:	84 85       	ldd	r24, Z+12	; 0x0c
    2d2a:	08 95       	ret

00002d2c <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    2d2c:	20 91 69 05 	lds	r18, 0x0569
    2d30:	22 23       	and	r18, r18
    2d32:	41 f0       	breq	.+16     	; 0x2d44 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2d34:	fb 01       	movw	r30, r22
    2d36:	20 83       	st	Z, r18
    *task_id = error_task;
    2d38:	20 91 17 04 	lds	r18, 0x0417
    2d3c:	fc 01       	movw	r30, r24
    2d3e:	20 83       	st	Z, r18
    return 1;
    2d40:	81 e0       	ldi	r24, 0x01	; 1
    2d42:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2d44:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2d46:	08 95       	ret

00002d48 <pause>:
    }

}

void pause()
{
    2d48:	df 93       	push	r29
    2d4a:	cf 93       	push	r28
    2d4c:	0f 92       	push	r0
    2d4e:	cd b7       	in	r28, 0x3d	; 61
    2d50:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2d52:	19 82       	std	Y+1, r1	; 0x01
    2d54:	07 c0       	rjmp	.+14     	; 0x2d64 <pause+0x1c>
        nrk_spin_wait_us (2000);
    2d56:	80 ed       	ldi	r24, 0xD0	; 208
    2d58:	97 e0       	ldi	r25, 0x07	; 7
    2d5a:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2d5e:	89 81       	ldd	r24, Y+1	; 0x01
    2d60:	8f 5f       	subi	r24, 0xFF	; 255
    2d62:	89 83       	std	Y+1, r24	; 0x01
    2d64:	89 81       	ldd	r24, Y+1	; 0x01
    2d66:	84 36       	cpi	r24, 0x64	; 100
    2d68:	b0 f3       	brcs	.-20     	; 0x2d56 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2d6a:	0f 90       	pop	r0
    2d6c:	cf 91       	pop	r28
    2d6e:	df 91       	pop	r29
    2d70:	08 95       	ret

00002d72 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2d72:	81 e0       	ldi	r24, 0x01	; 1
    2d74:	90 e0       	ldi	r25, 0x00	; 0
    2d76:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
    pause();
    2d7a:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
    nrk_led_clr(GREEN_LED);
    2d7e:	81 e0       	ldi	r24, 0x01	; 1
    2d80:	90 e0       	ldi	r25, 0x00	; 0
    2d82:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    pause();
    2d86:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
}
    2d8a:	08 95       	ret

00002d8c <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2d8c:	81 e0       	ldi	r24, 0x01	; 1
    2d8e:	90 e0       	ldi	r25, 0x00	; 0
    2d90:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
    pause();
    2d94:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
    pause();
    2d98:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
    pause();
    2d9c:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
    nrk_led_clr(GREEN_LED);
    2da0:	81 e0       	ldi	r24, 0x01	; 1
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    pause();
    2da8:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
}
    2dac:	08 95       	ret

00002dae <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2dae:	ff 92       	push	r15
    2db0:	0f 93       	push	r16
    2db2:	1f 93       	push	r17
    2db4:	df 93       	push	r29
    2db6:	cf 93       	push	r28
    2db8:	00 d0       	rcall	.+0      	; 0x2dba <blink_morse_code_error+0xc>
    2dba:	0f 92       	push	r0
    2dbc:	cd b7       	in	r28, 0x3d	; 61
    2dbe:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2dc0:	00 d0       	rcall	.+0      	; 0x2dc2 <blink_morse_code_error+0x14>
    2dc2:	00 d0       	rcall	.+0      	; 0x2dc4 <blink_morse_code_error+0x16>
    2dc4:	00 d0       	rcall	.+0      	; 0x2dc6 <blink_morse_code_error+0x18>
    2dc6:	ed b7       	in	r30, 0x3d	; 61
    2dc8:	fe b7       	in	r31, 0x3e	; 62
    2dca:	31 96       	adiw	r30, 0x01	; 1
    2dcc:	8e 01       	movw	r16, r28
    2dce:	0f 5f       	subi	r16, 0xFF	; 255
    2dd0:	1f 4f       	sbci	r17, 0xFF	; 255
    2dd2:	ad b7       	in	r26, 0x3d	; 61
    2dd4:	be b7       	in	r27, 0x3e	; 62
    2dd6:	12 96       	adiw	r26, 0x02	; 2
    2dd8:	1c 93       	st	X, r17
    2dda:	0e 93       	st	-X, r16
    2ddc:	11 97       	sbiw	r26, 0x01	; 1
    2dde:	2e e0       	ldi	r18, 0x0E	; 14
    2de0:	32 e0       	ldi	r19, 0x02	; 2
    2de2:	33 83       	std	Z+3, r19	; 0x03
    2de4:	22 83       	std	Z+2, r18	; 0x02
    2de6:	84 83       	std	Z+4, r24	; 0x04
    2de8:	15 82       	std	Z+5, r1	; 0x05
    2dea:	0e 94 af 43 	call	0x875e	; 0x875e <sprintf>

    for(i=0; i<strlen(str); i++ )
    2dee:	ed b7       	in	r30, 0x3d	; 61
    2df0:	fe b7       	in	r31, 0x3e	; 62
    2df2:	36 96       	adiw	r30, 0x06	; 6
    2df4:	0f b6       	in	r0, 0x3f	; 63
    2df6:	f8 94       	cli
    2df8:	fe bf       	out	0x3e, r31	; 62
    2dfa:	0f be       	out	0x3f, r0	; 63
    2dfc:	ed bf       	out	0x3d, r30	; 61
    2dfe:	ff 24       	eor	r15, r15
    2e00:	72 c0       	rjmp	.+228    	; 0x2ee6 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2e02:	80 0f       	add	r24, r16
    2e04:	91 1f       	adc	r25, r17
    2e06:	dc 01       	movw	r26, r24
    2e08:	8c 91       	ld	r24, X
    2e0a:	84 33       	cpi	r24, 0x34	; 52
    2e0c:	d1 f1       	breq	.+116    	; 0x2e82 <blink_morse_code_error+0xd4>
    2e0e:	85 33       	cpi	r24, 0x35	; 53
    2e10:	70 f4       	brcc	.+28     	; 0x2e2e <blink_morse_code_error+0x80>
    2e12:	81 33       	cpi	r24, 0x31	; 49
    2e14:	f9 f0       	breq	.+62     	; 0x2e54 <blink_morse_code_error+0xa6>
    2e16:	82 33       	cpi	r24, 0x32	; 50
    2e18:	20 f4       	brcc	.+8      	; 0x2e22 <blink_morse_code_error+0x74>
    2e1a:	80 33       	cpi	r24, 0x30	; 48
    2e1c:	09 f0       	breq	.+2      	; 0x2e20 <blink_morse_code_error+0x72>
    2e1e:	5c c0       	rjmp	.+184    	; 0x2ed8 <blink_morse_code_error+0x12a>
    2e20:	16 c0       	rjmp	.+44     	; 0x2e4e <blink_morse_code_error+0xa0>
    2e22:	82 33       	cpi	r24, 0x32	; 50
    2e24:	11 f1       	breq	.+68     	; 0x2e6a <blink_morse_code_error+0xbc>
    2e26:	83 33       	cpi	r24, 0x33	; 51
    2e28:	09 f0       	breq	.+2      	; 0x2e2c <blink_morse_code_error+0x7e>
    2e2a:	56 c0       	rjmp	.+172    	; 0x2ed8 <blink_morse_code_error+0x12a>
    2e2c:	23 c0       	rjmp	.+70     	; 0x2e74 <blink_morse_code_error+0xc6>
    2e2e:	87 33       	cpi	r24, 0x37	; 55
    2e30:	c9 f1       	breq	.+114    	; 0x2ea4 <blink_morse_code_error+0xf6>
    2e32:	88 33       	cpi	r24, 0x38	; 56
    2e34:	30 f4       	brcc	.+12     	; 0x2e42 <blink_morse_code_error+0x94>
    2e36:	85 33       	cpi	r24, 0x35	; 53
    2e38:	69 f1       	breq	.+90     	; 0x2e94 <blink_morse_code_error+0xe6>
    2e3a:	86 33       	cpi	r24, 0x36	; 54
    2e3c:	09 f0       	breq	.+2      	; 0x2e40 <blink_morse_code_error+0x92>
    2e3e:	4c c0       	rjmp	.+152    	; 0x2ed8 <blink_morse_code_error+0x12a>
    2e40:	2c c0       	rjmp	.+88     	; 0x2e9a <blink_morse_code_error+0xec>
    2e42:	88 33       	cpi	r24, 0x38	; 56
    2e44:	b1 f1       	breq	.+108    	; 0x2eb2 <blink_morse_code_error+0x104>
    2e46:	89 33       	cpi	r24, 0x39	; 57
    2e48:	09 f0       	breq	.+2      	; 0x2e4c <blink_morse_code_error+0x9e>
    2e4a:	46 c0       	rjmp	.+140    	; 0x2ed8 <blink_morse_code_error+0x12a>
    2e4c:	3b c0       	rjmp	.+118    	; 0x2ec4 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2e4e:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
    2e52:	02 c0       	rjmp	.+4      	; 0x2e58 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2e54:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dash();
    2e58:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2e5c:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2e60:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2e64:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            break;
    2e68:	37 c0       	rjmp	.+110    	; 0x2ed8 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2e6a:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e6e:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2e72:	f4 cf       	rjmp	.-24     	; 0x2e5c <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2e74:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e78:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e7c:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2e80:	ef cf       	rjmp	.-34     	; 0x2e60 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2e82:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e86:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e8a:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            blink_dot();
    2e8e:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2e92:	e8 cf       	rjmp	.-48     	; 0x2e64 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2e94:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2e98:	02 c0       	rjmp	.+4      	; 0x2e9e <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2e9a:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dot();
    2e9e:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2ea2:	04 c0       	rjmp	.+8      	; 0x2eac <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2ea4:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2ea8:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dot();
    2eac:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2eb0:	06 c0       	rjmp	.+12     	; 0x2ebe <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2eb2:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2eb6:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2eba:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dot();
    2ebe:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
    2ec2:	08 c0       	rjmp	.+16     	; 0x2ed4 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2ec4:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2ec8:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2ecc:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dash();
    2ed0:	0e 94 c6 16 	call	0x2d8c	; 0x2d8c <blink_dash>
            blink_dot();
    2ed4:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <blink_dot>
            break;
        }
        pause();
    2ed8:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
        pause();
    2edc:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
        pause();
    2ee0:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2ee4:	f3 94       	inc	r15
    2ee6:	f8 01       	movw	r30, r16
    2ee8:	01 90       	ld	r0, Z+
    2eea:	00 20       	and	r0, r0
    2eec:	e9 f7       	brne	.-6      	; 0x2ee8 <blink_morse_code_error+0x13a>
    2eee:	31 97       	sbiw	r30, 0x01	; 1
    2ef0:	e0 1b       	sub	r30, r16
    2ef2:	f1 0b       	sbc	r31, r17
    2ef4:	8f 2d       	mov	r24, r15
    2ef6:	90 e0       	ldi	r25, 0x00	; 0
    2ef8:	8e 17       	cp	r24, r30
    2efa:	9f 07       	cpc	r25, r31
    2efc:	08 f4       	brcc	.+2      	; 0x2f00 <blink_morse_code_error+0x152>
    2efe:	81 cf       	rjmp	.-254    	; 0x2e02 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2f00:	0f 90       	pop	r0
    2f02:	0f 90       	pop	r0
    2f04:	0f 90       	pop	r0
    2f06:	cf 91       	pop	r28
    2f08:	df 91       	pop	r29
    2f0a:	1f 91       	pop	r17
    2f0c:	0f 91       	pop	r16
    2f0e:	ff 90       	pop	r15
    2f10:	08 95       	ret

00002f12 <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2f12:	0f 93       	push	r16
    2f14:	1f 93       	push	r17
    int8_t t=0,i=0;
    if (error_num == 0)
    2f16:	80 91 69 05 	lds	r24, 0x0569
    2f1a:	88 23       	and	r24, r24
    2f1c:	19 f4       	brne	.+6      	; 0x2f24 <nrk_error_print+0x12>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2f1e:	1f 91       	pop	r17
    2f20:	0f 91       	pop	r16
    2f22:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2f24:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2f28:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2f2c:	8b e7       	ldi	r24, 0x7B	; 123
    2f2e:	93 e0       	ldi	r25, 0x03	; 3
    2f30:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
        printf ("%d", error_task);
    2f34:	00 d0       	rcall	.+0      	; 0x2f36 <nrk_error_print+0x24>
    2f36:	00 d0       	rcall	.+0      	; 0x2f38 <nrk_error_print+0x26>
    2f38:	ed b7       	in	r30, 0x3d	; 61
    2f3a:	fe b7       	in	r31, 0x3e	; 62
    2f3c:	31 96       	adiw	r30, 0x01	; 1
    2f3e:	8e e0       	ldi	r24, 0x0E	; 14
    2f40:	92 e0       	ldi	r25, 0x02	; 2
    2f42:	ad b7       	in	r26, 0x3d	; 61
    2f44:	be b7       	in	r27, 0x3e	; 62
    2f46:	12 96       	adiw	r26, 0x02	; 2
    2f48:	9c 93       	st	X, r25
    2f4a:	8e 93       	st	-X, r24
    2f4c:	11 97       	sbiw	r26, 0x01	; 1
    2f4e:	80 91 17 04 	lds	r24, 0x0417
    2f52:	82 83       	std	Z+2, r24	; 0x02
    2f54:	13 82       	std	Z+3, r1	; 0x03
    2f56:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
        nrk_kprintf (PSTR ("): "));
    2f5a:	0f 90       	pop	r0
    2f5c:	0f 90       	pop	r0
    2f5e:	0f 90       	pop	r0
    2f60:	0f 90       	pop	r0
    2f62:	87 e7       	ldi	r24, 0x77	; 119
    2f64:	93 e0       	ldi	r25, 0x03	; 3
    2f66:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2f6a:	80 91 69 05 	lds	r24, 0x0569
    2f6e:	88 31       	cpi	r24, 0x18	; 24
    2f70:	10 f0       	brcs	.+4      	; 0x2f76 <nrk_error_print+0x64>
            error_num = NRK_UNKOWN;
    2f72:	10 92 69 05 	sts	0x0569, r1
        switch (error_num)
    2f76:	80 91 69 05 	lds	r24, 0x0569
    2f7a:	90 e0       	ldi	r25, 0x00	; 0
    2f7c:	01 97       	sbiw	r24, 0x01	; 1
    2f7e:	86 31       	cpi	r24, 0x16	; 22
    2f80:	91 05       	cpc	r25, r1
    2f82:	08 f0       	brcs	.+2      	; 0x2f86 <nrk_error_print+0x74>
    2f84:	4b c0       	rjmp	.+150    	; 0x301c <nrk_error_print+0x10a>
    2f86:	8a 5b       	subi	r24, 0xBA	; 186
    2f88:	9f 4f       	sbci	r25, 0xFF	; 255
    2f8a:	fc 01       	movw	r30, r24
    2f8c:	ee 0f       	add	r30, r30
    2f8e:	ff 1f       	adc	r31, r31
    2f90:	05 90       	lpm	r0, Z+
    2f92:	f4 91       	lpm	r31, Z+
    2f94:	e0 2d       	mov	r30, r0
    2f96:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2f98:	8b e3       	ldi	r24, 0x3B	; 59
    2f9a:	93 e0       	ldi	r25, 0x03	; 3
    2f9c:	41 c0       	rjmp	.+130    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2f9e:	84 e1       	ldi	r24, 0x14	; 20
    2fa0:	93 e0       	ldi	r25, 0x03	; 3
    2fa2:	3e c0       	rjmp	.+124    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	93 e0       	ldi	r25, 0x03	; 3
    2fa8:	3b c0       	rjmp	.+118    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2faa:	8a ee       	ldi	r24, 0xEA	; 234
    2fac:	92 e0       	ldi	r25, 0x02	; 2
    2fae:	38 c0       	rjmp	.+112    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2fb0:	8f ec       	ldi	r24, 0xCF	; 207
    2fb2:	92 e0       	ldi	r25, 0x02	; 2
    2fb4:	35 c0       	rjmp	.+106    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2fb6:	89 eb       	ldi	r24, 0xB9	; 185
    2fb8:	92 e0       	ldi	r25, 0x02	; 2
    2fba:	32 c0       	rjmp	.+100    	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2fbc:	81 ea       	ldi	r24, 0xA1	; 161
    2fbe:	92 e0       	ldi	r25, 0x02	; 2
    2fc0:	2f c0       	rjmp	.+94     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2fc2:	8e e8       	ldi	r24, 0x8E	; 142
    2fc4:	92 e0       	ldi	r25, 0x02	; 2
    2fc6:	2c c0       	rjmp	.+88     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2fc8:	8b e7       	ldi	r24, 0x7B	; 123
    2fca:	92 e0       	ldi	r25, 0x02	; 2
    2fcc:	29 c0       	rjmp	.+82     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2fce:	8d e5       	ldi	r24, 0x5D	; 93
    2fd0:	92 e0       	ldi	r25, 0x02	; 2
    2fd2:	26 c0       	rjmp	.+76     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2fd4:	88 e3       	ldi	r24, 0x38	; 56
    2fd6:	92 e0       	ldi	r25, 0x02	; 2
    2fd8:	23 c0       	rjmp	.+70     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2fda:	8c e2       	ldi	r24, 0x2C	; 44
    2fdc:	92 e0       	ldi	r25, 0x02	; 2
    2fde:	20 c0       	rjmp	.+64     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2fe0:	81 e1       	ldi	r24, 0x11	; 17
    2fe2:	92 e0       	ldi	r25, 0x02	; 2
    2fe4:	1d c0       	rjmp	.+58     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2fe6:	82 e0       	ldi	r24, 0x02	; 2
    2fe8:	92 e0       	ldi	r25, 0x02	; 2
    2fea:	1a c0       	rjmp	.+52     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2fec:	8e ee       	ldi	r24, 0xEE	; 238
    2fee:	91 e0       	ldi	r25, 0x01	; 1
    2ff0:	17 c0       	rjmp	.+46     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2ff2:	8d ed       	ldi	r24, 0xDD	; 221
    2ff4:	91 e0       	ldi	r25, 0x01	; 1
    2ff6:	14 c0       	rjmp	.+40     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2ff8:	89 ec       	ldi	r24, 0xC9	; 201
    2ffa:	91 e0       	ldi	r25, 0x01	; 1
    2ffc:	11 c0       	rjmp	.+34     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2ffe:	89 ea       	ldi	r24, 0xA9	; 169
    3000:	91 e0       	ldi	r25, 0x01	; 1
    3002:	0e c0       	rjmp	.+28     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3004:	81 e9       	ldi	r24, 0x91	; 145
    3006:	91 e0       	ldi	r25, 0x01	; 1
    3008:	0b c0       	rjmp	.+22     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    300a:	86 e7       	ldi	r24, 0x76	; 118
    300c:	91 e0       	ldi	r25, 0x01	; 1
    300e:	08 c0       	rjmp	.+16     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3010:	85 e6       	ldi	r24, 0x65	; 101
    3012:	91 e0       	ldi	r25, 0x01	; 1
    3014:	05 c0       	rjmp	.+10     	; 0x3020 <nrk_error_print+0x10e>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3016:	86 e5       	ldi	r24, 0x56	; 86
    3018:	91 e0       	ldi	r25, 0x01	; 1
    301a:	02 c0       	rjmp	.+4      	; 0x3020 <nrk_error_print+0x10e>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    301c:	8f e4       	ldi	r24, 0x4F	; 79
    301e:	91 e0       	ldi	r25, 0x01	; 1
    3020:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
        }
        putchar ('\r');
    3024:	60 91 23 07 	lds	r22, 0x0723
    3028:	70 91 24 07 	lds	r23, 0x0724
    302c:	8d e0       	ldi	r24, 0x0D	; 13
    302e:	90 e0       	ldi	r25, 0x00	; 0
    3030:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
        putchar ('\n');
    3034:	60 91 23 07 	lds	r22, 0x0723
    3038:	70 91 24 07 	lds	r23, 0x0724
    303c:	8a e0       	ldi	r24, 0x0A	; 10
    303e:	90 e0       	ldi	r25, 0x00	; 0
    3040:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    3044:	10 e0       	ldi	r17, 0x00	; 0
    3046:	1f c0       	rjmp	.+62     	; 0x3086 <nrk_error_print+0x174>
        {
            nrk_led_set (2);
    3048:	82 e0       	ldi	r24, 0x02	; 2
    304a:	90 e0       	ldi	r25, 0x00	; 0
    304c:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
            nrk_led_clr (3);
    3050:	83 e0       	ldi	r24, 0x03	; 3
    3052:	90 e0       	ldi	r25, 0x00	; 0
    3054:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    3058:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    305a:	88 ee       	ldi	r24, 0xE8	; 232
    305c:	93 e0       	ldi	r25, 0x03	; 3
    305e:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    3062:	01 50       	subi	r16, 0x01	; 1
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    3064:	d1 f7       	brne	.-12     	; 0x305a <nrk_error_print+0x148>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    3066:	83 e0       	ldi	r24, 0x03	; 3
    3068:	90 e0       	ldi	r25, 0x00	; 0
    306a:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
            nrk_led_clr (2);
    306e:	82 e0       	ldi	r24, 0x02	; 2
    3070:	90 e0       	ldi	r25, 0x00	; 0
    3072:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    3076:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    3078:	88 ee       	ldi	r24, 0xE8	; 232
    307a:	93 e0       	ldi	r25, 0x03	; 3
    307c:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    3080:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    3082:	d1 f7       	brne	.-12     	; 0x3078 <nrk_error_print+0x166>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    3084:	1f 5f       	subi	r17, 0xFF	; 255
    3086:	14 31       	cpi	r17, 0x14	; 20
    3088:	fc f2       	brlt	.-66     	; 0x3048 <nrk_error_print+0x136>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    308a:	83 e0       	ldi	r24, 0x03	; 3
    308c:	90 e0       	ldi	r25, 0x00	; 0
    308e:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
        nrk_led_clr (2);
    3092:	82 e0       	ldi	r24, 0x02	; 2
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
        blink_morse_code_error( error_task );
    309a:	80 91 17 04 	lds	r24, 0x0417
    309e:	0e 94 d7 16 	call	0x2dae	; 0x2dae <blink_morse_code_error>
        pause();
    30a2:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
        nrk_led_set(2);
    30a6:	82 e0       	ldi	r24, 0x02	; 2
    30a8:	90 e0       	ldi	r25, 0x00	; 0
    30aa:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
        pause();
    30ae:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
        nrk_led_clr(2);
    30b2:	82 e0       	ldi	r24, 0x02	; 2
    30b4:	90 e0       	ldi	r25, 0x00	; 0
    30b6:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
        pause();
    30ba:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <pause>
        blink_morse_code_error( error_num);
    30be:	80 91 69 05 	lds	r24, 0x0569
    30c2:	0e 94 d7 16 	call	0x2dae	; 0x2dae <blink_morse_code_error>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    30c6:	10 e0       	ldi	r17, 0x00	; 0
    30c8:	bf cf       	rjmp	.-130    	; 0x3048 <nrk_error_print+0x136>

000030ca <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    30ca:	ef 92       	push	r14
    30cc:	ff 92       	push	r15
    30ce:	0f 93       	push	r16
    30d0:	1f 93       	push	r17
    30d2:	18 2f       	mov	r17, r24
    30d4:	e6 2e       	mov	r14, r22
    error_num = n;
    30d6:	80 93 69 05 	sts	0x0569, r24
    error_task = task;
    30da:	60 93 17 04 	sts	0x0417, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    30de:	0e 94 89 17 	call	0x2f12	; 0x2f12 <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    30e2:	00 e0       	ldi	r16, 0x00	; 0
    30e4:	21 c0       	rjmp	.+66     	; 0x3128 <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    30e6:	82 e0       	ldi	r24, 0x02	; 2
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
            nrk_led_clr (3);
    30ee:	83 e0       	ldi	r24, 0x03	; 3
    30f0:	90 e0       	ldi	r25, 0x00	; 0
    30f2:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    30f6:	94 e6       	ldi	r25, 0x64	; 100
    30f8:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    30fa:	88 ee       	ldi	r24, 0xE8	; 232
    30fc:	93 e0       	ldi	r25, 0x03	; 3
    30fe:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    3102:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    3104:	d1 f7       	brne	.-12     	; 0x30fa <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    3106:	83 e0       	ldi	r24, 0x03	; 3
    3108:	90 e0       	ldi	r25, 0x00	; 0
    310a:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nrk_led_set>
            nrk_led_clr (2);
    310e:	82 e0       	ldi	r24, 0x02	; 2
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
    3116:	84 e6       	ldi	r24, 0x64	; 100
    3118:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    311a:	88 ee       	ldi	r24, 0xE8	; 232
    311c:	93 e0       	ldi	r25, 0x03	; 3
    311e:	0e 94 d1 25 	call	0x4ba2	; 0x4ba2 <nrk_spin_wait_us>
    3122:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    3124:	d1 f7       	brne	.-12     	; 0x311a <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    3126:	0f 5f       	subi	r16, 0xFF	; 255
    3128:	04 31       	cpi	r16, 0x14	; 20
    312a:	e8 f2       	brcs	.-70     	; 0x30e6 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    312c:	83 e0       	ldi	r24, 0x03	; 3
    312e:	90 e0       	ldi	r25, 0x00	; 0
    3130:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
        nrk_led_clr (2);
    3134:	82 e0       	ldi	r24, 0x02	; 2
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	0e 94 44 13 	call	0x2688	; 0x2688 <nrk_led_clr>
        blink_morse_code_error( task );
    313c:	8e 2d       	mov	r24, r14
    313e:	0e 94 d7 16 	call	0x2dae	; 0x2dae <blink_morse_code_error>
        blink_morse_code_error( n );
    3142:	81 2f       	mov	r24, r17
    3144:	0e 94 d7 16 	call	0x2dae	; 0x2dae <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    3148:	00 e0       	ldi	r16, 0x00	; 0
    314a:	cd cf       	rjmp	.-102    	; 0x30e6 <nrk_kernel_error_add+0x1c>

0000314c <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    314c:	80 93 69 05 	sts	0x0569, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3150:	e0 91 f2 06 	lds	r30, 0x06F2
    3154:	f0 91 f3 06 	lds	r31, 0x06F3
    3158:	80 85       	ldd	r24, Z+8	; 0x08
    315a:	80 93 17 04 	sts	0x0417, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    315e:	0e 94 89 17 	call	0x2f12	; 0x2f12 <nrk_error_print>
#endif  /*  */
}
    3162:	08 95       	ret

00003164 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3164:	6f 92       	push	r6
    3166:	7f 92       	push	r7
    3168:	8f 92       	push	r8
    316a:	9f 92       	push	r9
    316c:	af 92       	push	r10
    316e:	bf 92       	push	r11
    3170:	cf 92       	push	r12
    3172:	df 92       	push	r13
    3174:	ef 92       	push	r14
    3176:	ff 92       	push	r15
    3178:	0f 93       	push	r16
    317a:	1f 93       	push	r17
    317c:	cf 93       	push	r28
    317e:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3180:	87 e8       	ldi	r24, 0x87	; 135
    3182:	93 e0       	ldi	r25, 0x03	; 3
    3184:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3188:	00 d0       	rcall	.+0      	; 0x318a <dump_stack_info+0x26>
    318a:	00 d0       	rcall	.+0      	; 0x318c <dump_stack_info+0x28>
    318c:	81 e1       	ldi	r24, 0x11	; 17
    318e:	92 e0       	ldi	r25, 0x02	; 2
    3190:	ad b7       	in	r26, 0x3d	; 61
    3192:	be b7       	in	r27, 0x3e	; 62
    3194:	12 96       	adiw	r26, 0x02	; 2
    3196:	9c 93       	st	X, r25
    3198:	8e 93       	st	-X, r24
    319a:	11 97       	sbiw	r26, 0x01	; 1
    319c:	e0 91 f2 06 	lds	r30, 0x06F2
    31a0:	f0 91 f3 06 	lds	r31, 0x06F3
    31a4:	80 85       	ldd	r24, Z+8	; 0x08
    31a6:	99 27       	eor	r25, r25
    31a8:	87 fd       	sbrc	r24, 7
    31aa:	90 95       	com	r25
    31ac:	14 96       	adiw	r26, 0x04	; 4
    31ae:	9c 93       	st	X, r25
    31b0:	8e 93       	st	-X, r24
    31b2:	13 97       	sbiw	r26, 0x03	; 3
    31b4:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    31b8:	e0 91 f2 06 	lds	r30, 0x06F2
    31bc:	f0 91 f3 06 	lds	r31, 0x06F3
    31c0:	c2 81       	ldd	r28, Z+2	; 0x02
    31c2:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    31c4:	8a e1       	ldi	r24, 0x1A	; 26
    31c6:	92 e0       	ldi	r25, 0x02	; 2
    31c8:	ed b7       	in	r30, 0x3d	; 61
    31ca:	fe b7       	in	r31, 0x3e	; 62
    31cc:	92 83       	std	Z+2, r25	; 0x02
    31ce:	81 83       	std	Z+1, r24	; 0x01
    31d0:	d4 83       	std	Z+4, r29	; 0x04
    31d2:	c3 83       	std	Z+3, r28	; 0x03
    31d4:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    printf( "canary = %x ",*stkc );
    31d8:	ed b7       	in	r30, 0x3d	; 61
    31da:	fe b7       	in	r31, 0x3e	; 62
    31dc:	31 96       	adiw	r30, 0x01	; 1
    31de:	67 e2       	ldi	r22, 0x27	; 39
    31e0:	e6 2e       	mov	r14, r22
    31e2:	62 e0       	ldi	r22, 0x02	; 2
    31e4:	f6 2e       	mov	r15, r22
    31e6:	ad b7       	in	r26, 0x3d	; 61
    31e8:	be b7       	in	r27, 0x3e	; 62
    31ea:	12 96       	adiw	r26, 0x02	; 2
    31ec:	fc 92       	st	X, r15
    31ee:	ee 92       	st	-X, r14
    31f0:	11 97       	sbiw	r26, 0x01	; 1
    31f2:	88 81       	ld	r24, Y
    31f4:	82 83       	std	Z+2, r24	; 0x02
    31f6:	13 82       	std	Z+3, r1	; 0x03
    31f8:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    31fc:	54 e3       	ldi	r21, 0x34	; 52
    31fe:	c5 2e       	mov	r12, r21
    3200:	52 e0       	ldi	r21, 0x02	; 2
    3202:	d5 2e       	mov	r13, r21
    3204:	ed b7       	in	r30, 0x3d	; 61
    3206:	fe b7       	in	r31, 0x3e	; 62
    3208:	d2 82       	std	Z+2, r13	; 0x02
    320a:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    320c:	e0 91 f2 06 	lds	r30, 0x06F2
    3210:	f0 91 f3 06 	lds	r31, 0x06F3
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3214:	80 81       	ld	r24, Z
    3216:	91 81       	ldd	r25, Z+1	; 0x01
    3218:	ad b7       	in	r26, 0x3d	; 61
    321a:	be b7       	in	r27, 0x3e	; 62
    321c:	14 96       	adiw	r26, 0x04	; 4
    321e:	9c 93       	st	X, r25
    3220:	8e 93       	st	-X, r24
    3222:	13 97       	sbiw	r26, 0x03	; 3
    3224:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3228:	4e e3       	ldi	r20, 0x3E	; 62
    322a:	a4 2e       	mov	r10, r20
    322c:	42 e0       	ldi	r20, 0x02	; 2
    322e:	b4 2e       	mov	r11, r20
    3230:	ed b7       	in	r30, 0x3d	; 61
    3232:	fe b7       	in	r31, 0x3e	; 62
    3234:	b2 82       	std	Z+2, r11	; 0x02
    3236:	a1 82       	std	Z+1, r10	; 0x01
    3238:	80 91 f2 06 	lds	r24, 0x06F2
    323c:	90 91 f3 06 	lds	r25, 0x06F3
    3240:	94 83       	std	Z+4, r25	; 0x04
    3242:	83 83       	std	Z+3, r24	; 0x03
    3244:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    3248:	0a e2       	ldi	r16, 0x2A	; 42
    324a:	16 e0       	ldi	r17, 0x06	; 6
    324c:	0f 90       	pop	r0
    324e:	0f 90       	pop	r0
    3250:	0f 90       	pop	r0
    3252:	0f 90       	pop	r0
    3254:	c0 e0       	ldi	r28, 0x00	; 0
    3256:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3258:	3e e4       	ldi	r19, 0x4E	; 78
    325a:	63 2e       	mov	r6, r19
    325c:	32 e0       	ldi	r19, 0x02	; 2
    325e:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    3260:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3262:	c6 01       	movw	r24, r12
    3264:	dc 2c       	mov	r13, r12
    3266:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3268:	c5 01       	movw	r24, r10
    326a:	ba 2c       	mov	r11, r10
    326c:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    326e:	d8 01       	movw	r26, r16
    3270:	12 96       	adiw	r26, 0x02	; 2
    3272:	ed 90       	ld	r14, X+
    3274:	fc 90       	ld	r15, X
    3276:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3278:	00 d0       	rcall	.+0      	; 0x327a <dump_stack_info+0x116>
    327a:	00 d0       	rcall	.+0      	; 0x327c <dump_stack_info+0x118>
    327c:	00 d0       	rcall	.+0      	; 0x327e <dump_stack_info+0x11a>
    327e:	ed b7       	in	r30, 0x3d	; 61
    3280:	fe b7       	in	r31, 0x3e	; 62
    3282:	31 96       	adiw	r30, 0x01	; 1
    3284:	ad b7       	in	r26, 0x3d	; 61
    3286:	be b7       	in	r27, 0x3e	; 62
    3288:	12 96       	adiw	r26, 0x02	; 2
    328a:	7c 92       	st	X, r7
    328c:	6e 92       	st	-X, r6
    328e:	11 97       	sbiw	r26, 0x01	; 1
    3290:	d3 83       	std	Z+3, r29	; 0x03
    3292:	c2 83       	std	Z+2, r28	; 0x02
    3294:	f5 82       	std	Z+5, r15	; 0x05
    3296:	e4 82       	std	Z+4, r14	; 0x04
    3298:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
        printf( "canary = %x ",*stkc );
    329c:	0f 90       	pop	r0
    329e:	0f 90       	pop	r0
    32a0:	ed b7       	in	r30, 0x3d	; 61
    32a2:	fe b7       	in	r31, 0x3e	; 62
    32a4:	31 96       	adiw	r30, 0x01	; 1
    32a6:	ad b7       	in	r26, 0x3d	; 61
    32a8:	be b7       	in	r27, 0x3e	; 62
    32aa:	11 96       	adiw	r26, 0x01	; 1
    32ac:	8c 92       	st	X, r8
    32ae:	11 97       	sbiw	r26, 0x01	; 1
    32b0:	12 96       	adiw	r26, 0x02	; 2
    32b2:	9c 92       	st	X, r9
    32b4:	d7 01       	movw	r26, r14
    32b6:	8c 91       	ld	r24, X
    32b8:	82 83       	std	Z+2, r24	; 0x02
    32ba:	13 82       	std	Z+3, r1	; 0x03
    32bc:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    32c0:	ed b7       	in	r30, 0x3d	; 61
    32c2:	fe b7       	in	r31, 0x3e	; 62
    32c4:	d1 82       	std	Z+1, r13	; 0x01
    32c6:	c2 82       	std	Z+2, r12	; 0x02
    32c8:	d8 01       	movw	r26, r16
    32ca:	8d 91       	ld	r24, X+
    32cc:	9c 91       	ld	r25, X
    32ce:	94 83       	std	Z+4, r25	; 0x04
    32d0:	83 83       	std	Z+3, r24	; 0x03
    32d2:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    32d6:	ed b7       	in	r30, 0x3d	; 61
    32d8:	fe b7       	in	r31, 0x3e	; 62
    32da:	b1 82       	std	Z+1, r11	; 0x01
    32dc:	a2 82       	std	Z+2, r10	; 0x02
    32de:	ce 01       	movw	r24, r28
    32e0:	25 e0       	ldi	r18, 0x05	; 5
    32e2:	88 0f       	add	r24, r24
    32e4:	99 1f       	adc	r25, r25
    32e6:	2a 95       	dec	r18
    32e8:	e1 f7       	brne	.-8      	; 0x32e2 <dump_stack_info+0x17e>
    32ea:	8c 0f       	add	r24, r28
    32ec:	9d 1f       	adc	r25, r29
    32ee:	86 5d       	subi	r24, 0xD6	; 214
    32f0:	99 4f       	sbci	r25, 0xF9	; 249
    32f2:	94 83       	std	Z+4, r25	; 0x04
    32f4:	83 83       	std	Z+3, r24	; 0x03
    32f6:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
    32fa:	21 96       	adiw	r28, 0x01	; 1
    32fc:	0f 5d       	subi	r16, 0xDF	; 223
    32fe:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3300:	0f 90       	pop	r0
    3302:	0f 90       	pop	r0
    3304:	0f 90       	pop	r0
    3306:	0f 90       	pop	r0
    3308:	c5 30       	cpi	r28, 0x05	; 5
    330a:	d1 05       	cpc	r29, r1
    330c:	09 f0       	breq	.+2      	; 0x3310 <dump_stack_info+0x1ac>
    330e:	af cf       	rjmp	.-162    	; 0x326e <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3310:	df 91       	pop	r29
    3312:	cf 91       	pop	r28
    3314:	1f 91       	pop	r17
    3316:	0f 91       	pop	r16
    3318:	ff 90       	pop	r15
    331a:	ef 90       	pop	r14
    331c:	df 90       	pop	r13
    331e:	cf 90       	pop	r12
    3320:	bf 90       	pop	r11
    3322:	af 90       	pop	r10
    3324:	9f 90       	pop	r9
    3326:	8f 90       	pop	r8
    3328:	7f 90       	pop	r7
    332a:	6f 90       	pop	r6
    332c:	08 95       	ret

0000332e <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    332e:	cf 93       	push	r28
    3330:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3332:	e0 91 f2 06 	lds	r30, 0x06F2
    3336:	f0 91 f3 06 	lds	r31, 0x06F3
    333a:	c2 81       	ldd	r28, Z+2	; 0x02
    333c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    333e:	88 81       	ld	r24, Y
    3340:	85 35       	cpi	r24, 0x55	; 85
    3342:	39 f0       	breq	.+14     	; 0x3352 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3344:	0e 94 b2 18 	call	0x3164	; 0x3164 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3348:	81 e0       	ldi	r24, 0x01	; 1
    334a:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    334e:	85 e5       	ldi	r24, 0x55	; 85
    3350:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3352:	e0 91 f2 06 	lds	r30, 0x06F2
    3356:	f0 91 f3 06 	lds	r31, 0x06F3
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    335a:	80 81       	ld	r24, Z
    335c:	91 81       	ldd	r25, Z+1	; 0x01
    335e:	21 e1       	ldi	r18, 0x11	; 17
    3360:	80 30       	cpi	r24, 0x00	; 0
    3362:	92 07       	cpc	r25, r18
    3364:	28 f0       	brcs	.+10     	; 0x3370 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3366:	0e 94 b2 18 	call	0x3164	; 0x3164 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    336a:	82 e1       	ldi	r24, 0x12	; 18
    336c:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>




#endif
}
    3370:	df 91       	pop	r29
    3372:	cf 91       	pop	r28
    3374:	08 95       	ret

00003376 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3376:	99 27       	eor	r25, r25
    3378:	87 fd       	sbrc	r24, 7
    337a:	90 95       	com	r25
    337c:	fc 01       	movw	r30, r24
    337e:	75 e0       	ldi	r23, 0x05	; 5
    3380:	ee 0f       	add	r30, r30
    3382:	ff 1f       	adc	r31, r31
    3384:	7a 95       	dec	r23
    3386:	e1 f7       	brne	.-8      	; 0x3380 <nrk_stack_check_pid+0xa>
    3388:	e8 0f       	add	r30, r24
    338a:	f9 1f       	adc	r31, r25
    338c:	e6 5d       	subi	r30, 0xD6	; 214
    338e:	f9 4f       	sbci	r31, 0xF9	; 249
    3390:	a2 81       	ldd	r26, Z+2	; 0x02
    3392:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3394:	8c 91       	ld	r24, X
    3396:	85 35       	cpi	r24, 0x55	; 85
    3398:	19 f0       	breq	.+6      	; 0x33a0 <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    339a:	85 e5       	ldi	r24, 0x55	; 85
    339c:	8c 93       	st	X, r24
    339e:	09 c0       	rjmp	.+18     	; 0x33b2 <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    33a0:	80 81       	ld	r24, Z
    33a2:	91 81       	ldd	r25, Z+1	; 0x01
    33a4:	21 e1       	ldi	r18, 0x11	; 17
    33a6:	80 30       	cpi	r24, 0x00	; 0
    33a8:	92 07       	cpc	r25, r18
    33aa:	28 f0       	brcs	.+10     	; 0x33b6 <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    33ac:	82 e1       	ldi	r24, 0x12	; 18
    33ae:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>
        return NRK_ERROR;
    33b2:	8f ef       	ldi	r24, 0xFF	; 255
    33b4:	08 95       	ret
    }
#endif
    return NRK_OK;
    33b6:	81 e0       	ldi	r24, 0x01	; 1
}
    33b8:	08 95       	ret

000033ba <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    33ba:	60 91 be 04 	lds	r22, 0x04BE
    33be:	70 91 bf 04 	lds	r23, 0x04BF
    33c2:	80 91 c0 04 	lds	r24, 0x04C0
    33c6:	90 91 c1 04 	lds	r25, 0x04C1
    33ca:	e0 e0       	ldi	r30, 0x00	; 0
    33cc:	f0 e0       	ldi	r31, 0x00	; 0
    33ce:	9b 01       	movw	r18, r22
    33d0:	ac 01       	movw	r20, r24
    33d2:	0e 2e       	mov	r0, r30
    33d4:	04 c0       	rjmp	.+8      	; 0x33de <nrk_signal_create+0x24>
    33d6:	56 95       	lsr	r21
    33d8:	47 95       	ror	r20
    33da:	37 95       	ror	r19
    33dc:	27 95       	ror	r18
    33de:	0a 94       	dec	r0
    33e0:	d2 f7       	brpl	.-12     	; 0x33d6 <nrk_signal_create+0x1c>
    33e2:	20 fd       	sbrc	r18, 0
    33e4:	1a c0       	rjmp	.+52     	; 0x341a <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    33e6:	21 e0       	ldi	r18, 0x01	; 1
    33e8:	30 e0       	ldi	r19, 0x00	; 0
    33ea:	40 e0       	ldi	r20, 0x00	; 0
    33ec:	50 e0       	ldi	r21, 0x00	; 0
    33ee:	0e 2e       	mov	r0, r30
    33f0:	04 c0       	rjmp	.+8      	; 0x33fa <nrk_signal_create+0x40>
    33f2:	22 0f       	add	r18, r18
    33f4:	33 1f       	adc	r19, r19
    33f6:	44 1f       	adc	r20, r20
    33f8:	55 1f       	adc	r21, r21
    33fa:	0a 94       	dec	r0
    33fc:	d2 f7       	brpl	.-12     	; 0x33f2 <nrk_signal_create+0x38>
    33fe:	26 2b       	or	r18, r22
    3400:	37 2b       	or	r19, r23
    3402:	48 2b       	or	r20, r24
    3404:	59 2b       	or	r21, r25
    3406:	20 93 be 04 	sts	0x04BE, r18
    340a:	30 93 bf 04 	sts	0x04BF, r19
    340e:	40 93 c0 04 	sts	0x04C0, r20
    3412:	50 93 c1 04 	sts	0x04C1, r21
			return i;
    3416:	8e 2f       	mov	r24, r30
    3418:	08 95       	ret
    341a:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    341c:	e0 32       	cpi	r30, 0x20	; 32
    341e:	f1 05       	cpc	r31, r1
    3420:	b1 f6       	brne	.-84     	; 0x33ce <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3422:	8f ef       	ldi	r24, 0xFF	; 255


}
    3424:	08 95       	ret

00003426 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3426:	e0 91 f2 06 	lds	r30, 0x06F2
    342a:	f0 91 f3 06 	lds	r31, 0x06F3


}

uint32_t nrk_signal_get_registered_mask()
{
    342e:	65 85       	ldd	r22, Z+13	; 0x0d
    3430:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    3432:	87 85       	ldd	r24, Z+15	; 0x0f
    3434:	90 89       	ldd	r25, Z+16	; 0x10
    3436:	08 95       	ret

00003438 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3438:	df 92       	push	r13
    343a:	ef 92       	push	r14
    343c:	ff 92       	push	r15
    343e:	0f 93       	push	r16
    3440:	1f 93       	push	r17
    3442:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3444:	81 e0       	ldi	r24, 0x01	; 1
    3446:	e8 2e       	mov	r14, r24
    3448:	f1 2c       	mov	r15, r1
    344a:	01 2d       	mov	r16, r1
    344c:	11 2d       	mov	r17, r1
    344e:	0d 2c       	mov	r0, r13
    3450:	04 c0       	rjmp	.+8      	; 0x345a <nrk_signal_delete+0x22>
    3452:	ee 0c       	add	r14, r14
    3454:	ff 1c       	adc	r15, r15
    3456:	00 1f       	adc	r16, r16
    3458:	11 1f       	adc	r17, r17
    345a:	0a 94       	dec	r0
    345c:	d2 f7       	brpl	.-12     	; 0x3452 <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    345e:	80 91 be 04 	lds	r24, 0x04BE
    3462:	90 91 bf 04 	lds	r25, 0x04BF
    3466:	a0 91 c0 04 	lds	r26, 0x04C0
    346a:	b0 91 c1 04 	lds	r27, 0x04C1
    346e:	8e 21       	and	r24, r14
    3470:	9f 21       	and	r25, r15
    3472:	a0 23       	and	r26, r16
    3474:	b1 23       	and	r27, r17
    3476:	00 97       	sbiw	r24, 0x00	; 0
    3478:	a1 05       	cpc	r26, r1
    347a:	b1 05       	cpc	r27, r1
    347c:	09 f4       	brne	.+2      	; 0x3480 <nrk_signal_delete+0x48>
    347e:	5d c0       	rjmp	.+186    	; 0x353a <nrk_signal_delete+0x102>

	nrk_int_disable();
    3480:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    3484:	e1 e3       	ldi	r30, 0x31	; 49
    3486:	f6 e0       	ldi	r31, 0x06	; 6
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3488:	a8 01       	movw	r20, r16
    348a:	97 01       	movw	r18, r14
    348c:	20 95       	com	r18
    348e:	30 95       	com	r19
    3490:	40 95       	com	r20
    3492:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3494:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3496:	81 81       	ldd	r24, Z+1	; 0x01
    3498:	8f 3f       	cpi	r24, 0xFF	; 255
    349a:	39 f1       	breq	.+78     	; 0x34ea <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    349c:	86 81       	ldd	r24, Z+6	; 0x06
    349e:	97 81       	ldd	r25, Z+7	; 0x07
    34a0:	a0 85       	ldd	r26, Z+8	; 0x08
    34a2:	b1 85       	ldd	r27, Z+9	; 0x09
    34a4:	8e 15       	cp	r24, r14
    34a6:	9f 05       	cpc	r25, r15
    34a8:	a0 07       	cpc	r26, r16
    34aa:	b1 07       	cpc	r27, r17
    34ac:	31 f4       	brne	.+12     	; 0x34ba <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    34ae:	12 86       	std	Z+10, r1	; 0x0a
    34b0:	13 86       	std	Z+11, r1	; 0x0b
    34b2:	14 86       	std	Z+12, r1	; 0x0c
    34b4:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    34b6:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    34b8:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    34ba:	86 81       	ldd	r24, Z+6	; 0x06
    34bc:	97 81       	ldd	r25, Z+7	; 0x07
    34be:	a0 85       	ldd	r26, Z+8	; 0x08
    34c0:	b1 85       	ldd	r27, Z+9	; 0x09
    34c2:	82 23       	and	r24, r18
    34c4:	93 23       	and	r25, r19
    34c6:	a4 23       	and	r26, r20
    34c8:	b5 23       	and	r27, r21
    34ca:	86 83       	std	Z+6, r24	; 0x06
    34cc:	97 83       	std	Z+7, r25	; 0x07
    34ce:	a0 87       	std	Z+8, r26	; 0x08
    34d0:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    34d2:	82 85       	ldd	r24, Z+10	; 0x0a
    34d4:	93 85       	ldd	r25, Z+11	; 0x0b
    34d6:	a4 85       	ldd	r26, Z+12	; 0x0c
    34d8:	b5 85       	ldd	r27, Z+13	; 0x0d
    34da:	82 23       	and	r24, r18
    34dc:	93 23       	and	r25, r19
    34de:	a4 23       	and	r26, r20
    34e0:	b5 23       	and	r27, r21
    34e2:	82 87       	std	Z+10, r24	; 0x0a
    34e4:	93 87       	std	Z+11, r25	; 0x0b
    34e6:	a4 87       	std	Z+12, r26	; 0x0c
    34e8:	b5 87       	std	Z+13, r27	; 0x0d
    34ea:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    34ec:	86 e0       	ldi	r24, 0x06	; 6
    34ee:	e6 3d       	cpi	r30, 0xD6	; 214
    34f0:	f8 07       	cpc	r31, r24
    34f2:	89 f6       	brne	.-94     	; 0x3496 <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    34f4:	2e ef       	ldi	r18, 0xFE	; 254
    34f6:	3f ef       	ldi	r19, 0xFF	; 255
    34f8:	4f ef       	ldi	r20, 0xFF	; 255
    34fa:	5f ef       	ldi	r21, 0xFF	; 255
    34fc:	04 c0       	rjmp	.+8      	; 0x3506 <nrk_signal_delete+0xce>
    34fe:	22 0f       	add	r18, r18
    3500:	33 1f       	adc	r19, r19
    3502:	44 1f       	adc	r20, r20
    3504:	55 1f       	adc	r21, r21
    3506:	da 94       	dec	r13
    3508:	d2 f7       	brpl	.-12     	; 0x34fe <nrk_signal_delete+0xc6>
    350a:	80 91 be 04 	lds	r24, 0x04BE
    350e:	90 91 bf 04 	lds	r25, 0x04BF
    3512:	a0 91 c0 04 	lds	r26, 0x04C0
    3516:	b0 91 c1 04 	lds	r27, 0x04C1
    351a:	82 23       	and	r24, r18
    351c:	93 23       	and	r25, r19
    351e:	a4 23       	and	r26, r20
    3520:	b5 23       	and	r27, r21
    3522:	80 93 be 04 	sts	0x04BE, r24
    3526:	90 93 bf 04 	sts	0x04BF, r25
    352a:	a0 93 c0 04 	sts	0x04C0, r26
    352e:	b0 93 c1 04 	sts	0x04C1, r27
	nrk_int_enable();
    3532:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

	return NRK_OK;
    3536:	81 e0       	ldi	r24, 0x01	; 1
    3538:	01 c0       	rjmp	.+2      	; 0x353c <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    353a:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    353c:	1f 91       	pop	r17
    353e:	0f 91       	pop	r16
    3540:	ff 90       	pop	r15
    3542:	ef 90       	pop	r14
    3544:	df 90       	pop	r13
    3546:	08 95       	ret

00003548 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3548:	ef 92       	push	r14
    354a:	ff 92       	push	r15
    354c:	0f 93       	push	r16
    354e:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    3550:	21 e0       	ldi	r18, 0x01	; 1
    3552:	30 e0       	ldi	r19, 0x00	; 0
    3554:	40 e0       	ldi	r20, 0x00	; 0
    3556:	50 e0       	ldi	r21, 0x00	; 0
    3558:	04 c0       	rjmp	.+8      	; 0x3562 <nrk_signal_unregister+0x1a>
    355a:	22 0f       	add	r18, r18
    355c:	33 1f       	adc	r19, r19
    355e:	44 1f       	adc	r20, r20
    3560:	55 1f       	adc	r21, r21
    3562:	8a 95       	dec	r24
    3564:	d2 f7       	brpl	.-12     	; 0x355a <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3566:	e0 91 f2 06 	lds	r30, 0x06F2
    356a:	f0 91 f3 06 	lds	r31, 0x06F3
    356e:	85 85       	ldd	r24, Z+13	; 0x0d
    3570:	96 85       	ldd	r25, Z+14	; 0x0e
    3572:	a7 85       	ldd	r26, Z+15	; 0x0f
    3574:	b0 89       	ldd	r27, Z+16	; 0x10
    3576:	79 01       	movw	r14, r18
    3578:	8a 01       	movw	r16, r20
    357a:	e8 22       	and	r14, r24
    357c:	f9 22       	and	r15, r25
    357e:	0a 23       	and	r16, r26
    3580:	1b 23       	and	r17, r27
    3582:	e1 14       	cp	r14, r1
    3584:	f1 04       	cpc	r15, r1
    3586:	01 05       	cpc	r16, r1
    3588:	11 05       	cpc	r17, r1
    358a:	d1 f0       	breq	.+52     	; 0x35c0 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    358c:	20 95       	com	r18
    358e:	30 95       	com	r19
    3590:	40 95       	com	r20
    3592:	50 95       	com	r21
    3594:	82 23       	and	r24, r18
    3596:	93 23       	and	r25, r19
    3598:	a4 23       	and	r26, r20
    359a:	b5 23       	and	r27, r21
    359c:	85 87       	std	Z+13, r24	; 0x0d
    359e:	96 87       	std	Z+14, r25	; 0x0e
    35a0:	a7 87       	std	Z+15, r26	; 0x0f
    35a2:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    35a4:	81 89       	ldd	r24, Z+17	; 0x11
    35a6:	92 89       	ldd	r25, Z+18	; 0x12
    35a8:	a3 89       	ldd	r26, Z+19	; 0x13
    35aa:	b4 89       	ldd	r27, Z+20	; 0x14
    35ac:	82 23       	and	r24, r18
    35ae:	93 23       	and	r25, r19
    35b0:	a4 23       	and	r26, r20
    35b2:	b5 23       	and	r27, r21
    35b4:	81 8b       	std	Z+17, r24	; 0x11
    35b6:	92 8b       	std	Z+18, r25	; 0x12
    35b8:	a3 8b       	std	Z+19, r26	; 0x13
    35ba:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    35bc:	81 e0       	ldi	r24, 0x01	; 1
    35be:	01 c0       	rjmp	.+2      	; 0x35c2 <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    35c0:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    35c2:	1f 91       	pop	r17
    35c4:	0f 91       	pop	r16
    35c6:	ff 90       	pop	r15
    35c8:	ef 90       	pop	r14
    35ca:	08 95       	ret

000035cc <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    35cc:	20 91 be 04 	lds	r18, 0x04BE
    35d0:	30 91 bf 04 	lds	r19, 0x04BF
    35d4:	40 91 c0 04 	lds	r20, 0x04C0
    35d8:	50 91 c1 04 	lds	r21, 0x04C1
    35dc:	08 2e       	mov	r0, r24
    35de:	04 c0       	rjmp	.+8      	; 0x35e8 <nrk_signal_register+0x1c>
    35e0:	56 95       	lsr	r21
    35e2:	47 95       	ror	r20
    35e4:	37 95       	ror	r19
    35e6:	27 95       	ror	r18
    35e8:	0a 94       	dec	r0
    35ea:	d2 f7       	brpl	.-12     	; 0x35e0 <nrk_signal_register+0x14>
    35ec:	21 70       	andi	r18, 0x01	; 1
    35ee:	30 70       	andi	r19, 0x00	; 0
    35f0:	21 15       	cp	r18, r1
    35f2:	31 05       	cpc	r19, r1
    35f4:	e9 f0       	breq	.+58     	; 0x3630 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    35f6:	e0 91 f2 06 	lds	r30, 0x06F2
    35fa:	f0 91 f3 06 	lds	r31, 0x06F3
    35fe:	21 e0       	ldi	r18, 0x01	; 1
    3600:	30 e0       	ldi	r19, 0x00	; 0
    3602:	40 e0       	ldi	r20, 0x00	; 0
    3604:	50 e0       	ldi	r21, 0x00	; 0
    3606:	04 c0       	rjmp	.+8      	; 0x3610 <nrk_signal_register+0x44>
    3608:	22 0f       	add	r18, r18
    360a:	33 1f       	adc	r19, r19
    360c:	44 1f       	adc	r20, r20
    360e:	55 1f       	adc	r21, r21
    3610:	8a 95       	dec	r24
    3612:	d2 f7       	brpl	.-12     	; 0x3608 <nrk_signal_register+0x3c>
    3614:	85 85       	ldd	r24, Z+13	; 0x0d
    3616:	96 85       	ldd	r25, Z+14	; 0x0e
    3618:	a7 85       	ldd	r26, Z+15	; 0x0f
    361a:	b0 89       	ldd	r27, Z+16	; 0x10
    361c:	82 2b       	or	r24, r18
    361e:	93 2b       	or	r25, r19
    3620:	a4 2b       	or	r26, r20
    3622:	b5 2b       	or	r27, r21
    3624:	85 87       	std	Z+13, r24	; 0x0d
    3626:	96 87       	std	Z+14, r25	; 0x0e
    3628:	a7 87       	std	Z+15, r26	; 0x0f
    362a:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    362c:	81 e0       	ldi	r24, 0x01	; 1
    362e:	08 95       	ret
	}
            
	return NRK_ERROR;
    3630:	8f ef       	ldi	r24, 0xFF	; 255
}
    3632:	08 95       	ret

00003634 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3634:	ef 92       	push	r14
    3636:	ff 92       	push	r15
    3638:	0f 93       	push	r16
    363a:	1f 93       	push	r17
    363c:	df 93       	push	r29
    363e:	cf 93       	push	r28
    3640:	0f 92       	push	r0
    3642:	cd b7       	in	r28, 0x3d	; 61
    3644:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3646:	91 e0       	ldi	r25, 0x01	; 1
    3648:	e9 2e       	mov	r14, r25
    364a:	f1 2c       	mov	r15, r1
    364c:	01 2d       	mov	r16, r1
    364e:	11 2d       	mov	r17, r1
    3650:	04 c0       	rjmp	.+8      	; 0x365a <nrk_event_signal+0x26>
    3652:	ee 0c       	add	r14, r14
    3654:	ff 1c       	adc	r15, r15
    3656:	00 1f       	adc	r16, r16
    3658:	11 1f       	adc	r17, r17
    365a:	8a 95       	dec	r24
    365c:	d2 f7       	brpl	.-12     	; 0x3652 <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    365e:	80 91 be 04 	lds	r24, 0x04BE
    3662:	90 91 bf 04 	lds	r25, 0x04BF
    3666:	a0 91 c0 04 	lds	r26, 0x04C0
    366a:	b0 91 c1 04 	lds	r27, 0x04C1
    366e:	8e 21       	and	r24, r14
    3670:	9f 21       	and	r25, r15
    3672:	a0 23       	and	r26, r16
    3674:	b1 23       	and	r27, r17
    3676:	00 97       	sbiw	r24, 0x00	; 0
    3678:	a1 05       	cpc	r26, r1
    367a:	b1 05       	cpc	r27, r1
    367c:	11 f4       	brne	.+4      	; 0x3682 <nrk_event_signal+0x4e>
    367e:	81 e0       	ldi	r24, 0x01	; 1
    3680:	3f c0       	rjmp	.+126    	; 0x3700 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    3682:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    3686:	e1 e3       	ldi	r30, 0x31	; 49
    3688:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    368a:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    368c:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    368e:	80 81       	ld	r24, Z
    3690:	81 30       	cpi	r24, 0x01	; 1
    3692:	a9 f4       	brne	.+42     	; 0x36be <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3694:	82 85       	ldd	r24, Z+10	; 0x0a
    3696:	93 85       	ldd	r25, Z+11	; 0x0b
    3698:	a4 85       	ldd	r26, Z+12	; 0x0c
    369a:	b5 85       	ldd	r27, Z+13	; 0x0d
    369c:	8e 21       	and	r24, r14
    369e:	9f 21       	and	r25, r15
    36a0:	a0 23       	and	r26, r16
    36a2:	b1 23       	and	r27, r17
    36a4:	00 97       	sbiw	r24, 0x00	; 0
    36a6:	a1 05       	cpc	r26, r1
    36a8:	b1 05       	cpc	r27, r1
    36aa:	49 f0       	breq	.+18     	; 0x36be <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    36ac:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    36ae:	17 86       	std	Z+15, r1	; 0x0f
    36b0:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    36b2:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    36b4:	e2 86       	std	Z+10, r14	; 0x0a
    36b6:	f3 86       	std	Z+11, r15	; 0x0b
    36b8:	04 87       	std	Z+12, r16	; 0x0c
    36ba:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    36bc:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    36be:	80 81       	ld	r24, Z
    36c0:	82 30       	cpi	r24, 0x02	; 2
    36c2:	91 f4       	brne	.+36     	; 0x36e8 <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    36c4:	82 85       	ldd	r24, Z+10	; 0x0a
    36c6:	93 85       	ldd	r25, Z+11	; 0x0b
    36c8:	a4 85       	ldd	r26, Z+12	; 0x0c
    36ca:	b5 85       	ldd	r27, Z+13	; 0x0d
    36cc:	8e 15       	cp	r24, r14
    36ce:	9f 05       	cpc	r25, r15
    36d0:	a0 07       	cpc	r26, r16
    36d2:	b1 07       	cpc	r27, r17
    36d4:	49 f4       	brne	.+18     	; 0x36e8 <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    36d6:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    36d8:	17 86       	std	Z+15, r1	; 0x0f
    36da:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    36dc:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    36de:	12 86       	std	Z+10, r1	; 0x0a
    36e0:	13 86       	std	Z+11, r1	; 0x0b
    36e2:	14 86       	std	Z+12, r1	; 0x0c
    36e4:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    36e6:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    36e8:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    36ea:	86 e0       	ldi	r24, 0x06	; 6
    36ec:	e6 3d       	cpi	r30, 0xD6	; 214
    36ee:	f8 07       	cpc	r31, r24
    36f0:	71 f6       	brne	.-100    	; 0x368e <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    36f2:	29 83       	std	Y+1, r18	; 0x01
    36f4:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
	if(event_occured)
    36f8:	29 81       	ldd	r18, Y+1	; 0x01
    36fa:	22 23       	and	r18, r18
    36fc:	29 f4       	brne	.+10     	; 0x3708 <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    36fe:	82 e0       	ldi	r24, 0x02	; 2
    3700:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_nrk_errno_set>
	return NRK_ERROR;
    3704:	8f ef       	ldi	r24, 0xFF	; 255
    3706:	01 c0       	rjmp	.+2      	; 0x370a <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    3708:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    370a:	0f 90       	pop	r0
    370c:	cf 91       	pop	r28
    370e:	df 91       	pop	r29
    3710:	1f 91       	pop	r17
    3712:	0f 91       	pop	r16
    3714:	ff 90       	pop	r15
    3716:	ef 90       	pop	r14
    3718:	08 95       	ret

0000371a <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    371a:	e0 91 f2 06 	lds	r30, 0x06F2
    371e:	f0 91 f3 06 	lds	r31, 0x06F3
    3722:	25 85       	ldd	r18, Z+13	; 0x0d
    3724:	36 85       	ldd	r19, Z+14	; 0x0e
    3726:	47 85       	ldd	r20, Z+15	; 0x0f
    3728:	50 89       	ldd	r21, Z+16	; 0x10
    372a:	26 23       	and	r18, r22
    372c:	37 23       	and	r19, r23
    372e:	48 23       	and	r20, r24
    3730:	59 23       	and	r21, r25
    3732:	21 15       	cp	r18, r1
    3734:	31 05       	cpc	r19, r1
    3736:	41 05       	cpc	r20, r1
    3738:	51 05       	cpc	r21, r1
    373a:	21 f1       	breq	.+72     	; 0x3784 <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    373c:	61 8b       	std	Z+17, r22	; 0x11
    373e:	72 8b       	std	Z+18, r23	; 0x12
    3740:	83 8b       	std	Z+19, r24	; 0x13
    3742:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    3744:	21 e0       	ldi	r18, 0x01	; 1
    3746:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    3748:	00 90 e2 06 	lds	r0, 0x06E2
    374c:	04 c0       	rjmp	.+8      	; 0x3756 <nrk_event_wait+0x3c>
    374e:	96 95       	lsr	r25
    3750:	87 95       	ror	r24
    3752:	77 95       	ror	r23
    3754:	67 95       	ror	r22
    3756:	0a 94       	dec	r0
    3758:	d2 f7       	brpl	.-12     	; 0x374e <nrk_event_wait+0x34>
    375a:	61 70       	andi	r22, 0x01	; 1
    375c:	70 70       	andi	r23, 0x00	; 0
    375e:	61 15       	cp	r22, r1
    3760:	71 05       	cpc	r23, r1
    3762:	19 f0       	breq	.+6      	; 0x376a <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    3764:	0e 94 51 1f 	call	0x3ea2	; 0x3ea2 <nrk_wait_until_nw>
    3768:	04 c0       	rjmp	.+8      	; 0x3772 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    376a:	80 e0       	ldi	r24, 0x00	; 0
    376c:	90 e0       	ldi	r25, 0x00	; 0
    376e:	0e 94 78 1f 	call	0x3ef0	; 0x3ef0 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    3772:	e0 91 f2 06 	lds	r30, 0x06F2
    3776:	f0 91 f3 06 	lds	r31, 0x06F3
    377a:	21 89       	ldd	r18, Z+17	; 0x11
    377c:	32 89       	ldd	r19, Z+18	; 0x12
    377e:	43 89       	ldd	r20, Z+19	; 0x13
    3780:	54 89       	ldd	r21, Z+20	; 0x14
    3782:	03 c0       	rjmp	.+6      	; 0x378a <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    3784:	20 e0       	ldi	r18, 0x00	; 0
    3786:	30 e0       	ldi	r19, 0x00	; 0
    3788:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    378a:	b9 01       	movw	r22, r18
    378c:	ca 01       	movw	r24, r20
    378e:	08 95       	ret

00003790 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    3790:	90 91 f1 06 	lds	r25, 0x06F1
    3794:	94 30       	cpi	r25, 0x04	; 4
    3796:	d0 f4       	brcc	.+52     	; 0x37cc <nrk_sem_create+0x3c>
    3798:	e1 ed       	ldi	r30, 0xD1	; 209
    379a:	f6 e0       	ldi	r31, 0x06	; 6
    379c:	20 e0       	ldi	r18, 0x00	; 0
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    379e:	30 81       	ld	r19, Z
    37a0:	3f 3f       	cpi	r19, 0xFF	; 255
    37a2:	21 f0       	breq	.+8      	; 0x37ac <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    37a4:	2f 5f       	subi	r18, 0xFF	; 255
    37a6:	33 96       	adiw	r30, 0x03	; 3
    37a8:	25 30       	cpi	r18, 0x05	; 5
    37aa:	c9 f7       	brne	.-14     	; 0x379e <nrk_sem_create+0xe>
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    37ac:	30 e0       	ldi	r19, 0x00	; 0
    37ae:	f9 01       	movw	r30, r18
    37b0:	ee 0f       	add	r30, r30
    37b2:	ff 1f       	adc	r31, r31
    37b4:	e2 0f       	add	r30, r18
    37b6:	f3 1f       	adc	r31, r19
    37b8:	ef 52       	subi	r30, 0x2F	; 47
    37ba:	f9 4f       	sbci	r31, 0xF9	; 249
    37bc:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    37be:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    37c0:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    37c2:	9f 5f       	subi	r25, 0xFF	; 255
    37c4:	90 93 f1 06 	sts	0x06F1, r25
	return	&nrk_sem_list[i];
    37c8:	9f 01       	movw	r18, r30
    37ca:	02 c0       	rjmp	.+4      	; 0x37d0 <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    37cc:	20 e0       	ldi	r18, 0x00	; 0
    37ce:	30 e0       	ldi	r19, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    37d0:	c9 01       	movw	r24, r18
    37d2:	08 95       	ret

000037d4 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    37d4:	bc 01       	movw	r22, r24
    37d6:	20 e0       	ldi	r18, 0x00	; 0
    37d8:	30 e0       	ldi	r19, 0x00	; 0
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    37da:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    37dc:	a9 01       	movw	r20, r18
    37de:	44 0f       	add	r20, r20
    37e0:	55 1f       	adc	r21, r21
    37e2:	42 0f       	add	r20, r18
    37e4:	53 1f       	adc	r21, r19
    37e6:	4f 52       	subi	r20, 0x2F	; 47
    37e8:	59 4f       	sbci	r21, 0xF9	; 249
    37ea:	64 17       	cp	r22, r20
    37ec:	75 07       	cpc	r23, r21
    37ee:	31 f0       	breq	.+12     	; 0x37fc <nrk_get_resource_index+0x28>
    37f0:	2f 5f       	subi	r18, 0xFF	; 255
    37f2:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    37f4:	25 30       	cpi	r18, 0x05	; 5
    37f6:	31 05       	cpc	r19, r1
    37f8:	81 f7       	brne	.-32     	; 0x37da <nrk_get_resource_index+0x6>
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    37fa:	8f ef       	ldi	r24, 0xFF	; 255
}
    37fc:	08 95       	ret

000037fe <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    37fe:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3802:	8f 3f       	cpi	r24, 0xFF	; 255
    3804:	11 f4       	brne	.+4      	; 0x380a <nrk_sem_delete+0xc>
    3806:	81 e0       	ldi	r24, 0x01	; 1
    3808:	03 c0       	rjmp	.+6      	; 0x3810 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    380a:	85 30       	cpi	r24, 0x05	; 5
    380c:	29 f4       	brne	.+10     	; 0x3818 <nrk_sem_delete+0x1a>
    380e:	82 e0       	ldi	r24, 0x02	; 2
    3810:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_nrk_errno_set>
    3814:	8f ef       	ldi	r24, 0xFF	; 255
    3816:	08 95       	ret

	nrk_sem_list[id].count=-1;
    3818:	99 27       	eor	r25, r25
    381a:	87 fd       	sbrc	r24, 7
    381c:	90 95       	com	r25
    381e:	fc 01       	movw	r30, r24
    3820:	ee 0f       	add	r30, r30
    3822:	ff 1f       	adc	r31, r31
    3824:	e8 0f       	add	r30, r24
    3826:	f9 1f       	adc	r31, r25
    3828:	ef 52       	subi	r30, 0x2F	; 47
    382a:	f9 4f       	sbci	r31, 0xF9	; 249
    382c:	8f ef       	ldi	r24, 0xFF	; 255
    382e:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    3830:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    3832:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    3834:	80 91 f1 06 	lds	r24, 0x06F1
    3838:	81 50       	subi	r24, 0x01	; 1
    383a:	80 93 f1 06 	sts	0x06F1, r24
return NRK_OK;
    383e:	81 e0       	ldi	r24, 0x01	; 1
}
    3840:	08 95       	ret

00003842 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    3842:	0f 93       	push	r16
    3844:	1f 93       	push	r17
    3846:	df 93       	push	r29
    3848:	cf 93       	push	r28
    384a:	0f 92       	push	r0
    384c:	cd b7       	in	r28, 0x3d	; 61
    384e:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    3850:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <nrk_get_resource_index>
	int8_t task_ID;
	int8_t sem_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3854:	8f 3f       	cpi	r24, 0xFF	; 255
    3856:	11 f4       	brne	.+4      	; 0x385c <nrk_sem_post+0x1a>
    3858:	81 e0       	ldi	r24, 0x01	; 1
    385a:	03 c0       	rjmp	.+6      	; 0x3862 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    385c:	85 30       	cpi	r24, 0x05	; 5
    385e:	29 f4       	brne	.+10     	; 0x386a <nrk_sem_post+0x28>
    3860:	82 e0       	ldi	r24, 0x02	; 2
    3862:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_nrk_errno_set>
    3866:	8f ef       	ldi	r24, 0xFF	; 255
    3868:	64 c0       	rjmp	.+200    	; 0x3932 <nrk_sem_post+0xf0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    386a:	28 2f       	mov	r18, r24
    386c:	33 27       	eor	r19, r19
    386e:	27 fd       	sbrc	r18, 7
    3870:	30 95       	com	r19
    3872:	89 01       	movw	r16, r18
    3874:	00 0f       	add	r16, r16
    3876:	11 1f       	adc	r17, r17
    3878:	02 0f       	add	r16, r18
    387a:	13 1f       	adc	r17, r19
    387c:	0f 52       	subi	r16, 0x2F	; 47
    387e:	19 4f       	sbci	r17, 0xF9	; 249
    3880:	d8 01       	movw	r26, r16
    3882:	12 96       	adiw	r26, 0x02	; 2
    3884:	2c 91       	ld	r18, X
    3886:	12 97       	sbiw	r26, 0x02	; 2
    3888:	9c 91       	ld	r25, X
    388a:	29 17       	cp	r18, r25
    388c:	0c f0       	brlt	.+2      	; 0x3890 <nrk_sem_post+0x4e>
    388e:	50 c0       	rjmp	.+160    	; 0x3930 <nrk_sem_post+0xee>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    3890:	89 83       	std	Y+1, r24	; 0x01
    3892:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>

		nrk_sem_list[id].value++;
    3896:	f8 01       	movw	r30, r16
    3898:	92 81       	ldd	r25, Z+2	; 0x02
    389a:	9f 5f       	subi	r25, 0xFF	; 255
    389c:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    389e:	e0 91 f2 06 	lds	r30, 0x06F2
    38a2:	f0 91 f3 06 	lds	r31, 0x06F3
    38a6:	14 82       	std	Z+4, r1	; 0x04

		// Increasing value increases availability of the semaphore
		// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
		systemceiling = 64;
    38a8:	e2 ed       	ldi	r30, 0xD2	; 210
    38aa:	f6 e0       	ldi	r31, 0x06	; 6
	return NRK_OK;
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
    38ac:	20 91 f1 06 	lds	r18, 0x06F1
    38b0:	93 e0       	ldi	r25, 0x03	; 3
    38b2:	29 9f       	mul	r18, r25
    38b4:	90 01       	movw	r18, r0
    38b6:	11 24       	eor	r1, r1
    38b8:	2e 0f       	add	r18, r30
    38ba:	3f 1f       	adc	r19, r31
		nrk_cur_task_TCB->elevated_prio_flag=0;

		// Increasing value increases availability of the semaphore
		// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
		systemceiling = 64;
		for (sem_ID = 0; sem_ID < _nrk_resource_cnt; sem_ID++){
    38bc:	90 e4       	ldi	r25, 0x40	; 64
    38be:	89 81       	ldd	r24, Y+1	; 0x01
    38c0:	0f c0       	rjmp	.+30     	; 0x38e0 <nrk_sem_post+0x9e>
			
			if (nrk_sem_list[sem_ID].resource_ceiling > systemceiling && nrk_sem_list[sem_ID].value == 0)
    38c2:	a0 81       	ld	r26, Z
    38c4:	6a 2f       	mov	r22, r26
    38c6:	77 27       	eor	r23, r23
    38c8:	67 fd       	sbrc	r22, 7
    38ca:	70 95       	com	r23
    38cc:	49 2f       	mov	r20, r25
    38ce:	50 e0       	ldi	r21, 0x00	; 0
    38d0:	46 17       	cp	r20, r22
    38d2:	57 07       	cpc	r21, r23
    38d4:	24 f4       	brge	.+8      	; 0x38de <nrk_sem_post+0x9c>
    38d6:	41 81       	ldd	r20, Z+1	; 0x01
    38d8:	44 23       	and	r20, r20
    38da:	09 f4       	brne	.+2      	; 0x38de <nrk_sem_post+0x9c>
				systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    38dc:	9a 2f       	mov	r25, r26
    38de:	33 96       	adiw	r30, 0x03	; 3
		nrk_cur_task_TCB->elevated_prio_flag=0;

		// Increasing value increases availability of the semaphore
		// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
		systemceiling = 64;
		for (sem_ID = 0; sem_ID < _nrk_resource_cnt; sem_ID++){
    38e0:	e2 17       	cp	r30, r18
    38e2:	f3 07       	cpc	r31, r19
    38e4:	71 f7       	brne	.-36     	; 0x38c2 <nrk_sem_post+0x80>
    38e6:	90 93 e1 06 	sts	0x06E1, r25
    38ea:	e1 e3       	ldi	r30, 0x31	; 49
    38ec:	f6 e0       	ldi	r31, 0x06	; 6
				systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
		}

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    38ee:	99 27       	eor	r25, r25
    38f0:	87 fd       	sbrc	r24, 7
    38f2:	90 95       	com	r25
    38f4:	a9 2f       	mov	r26, r25
    38f6:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    38f8:	63 e0       	ldi	r22, 0x03	; 3
			if (nrk_sem_list[sem_ID].resource_ceiling > systemceiling && nrk_sem_list[sem_ID].value == 0)
				systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
		}

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    38fa:	20 81       	ld	r18, Z
    38fc:	22 30       	cpi	r18, 0x02	; 2
    38fe:	89 f4       	brne	.+34     	; 0x3922 <nrk_sem_post+0xe0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3900:	22 85       	ldd	r18, Z+10	; 0x0a
    3902:	33 85       	ldd	r19, Z+11	; 0x0b
    3904:	44 85       	ldd	r20, Z+12	; 0x0c
    3906:	55 85       	ldd	r21, Z+13	; 0x0d
    3908:	28 17       	cp	r18, r24
    390a:	39 07       	cpc	r19, r25
    390c:	4a 07       	cpc	r20, r26
    390e:	5b 07       	cpc	r21, r27
    3910:	41 f4       	brne	.+16     	; 0x3922 <nrk_sem_post+0xe0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3912:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3914:	17 86       	std	Z+15, r1	; 0x0f
    3916:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    3918:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    391a:	12 86       	std	Z+10, r1	; 0x0a
    391c:	13 86       	std	Z+11, r1	; 0x0b
    391e:	14 86       	std	Z+12, r1	; 0x0c
    3920:	15 86       	std	Z+13, r1	; 0x0d
    3922:	b1 96       	adiw	r30, 0x21	; 33
			
			if (nrk_sem_list[sem_ID].resource_ceiling > systemceiling && nrk_sem_list[sem_ID].value == 0)
				systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
		}

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3924:	26 e0       	ldi	r18, 0x06	; 6
    3926:	e6 3d       	cpi	r30, 0xD6	; 214
    3928:	f2 07       	cpc	r31, r18
    392a:	39 f7       	brne	.-50     	; 0x38fa <nrk_sem_post+0xb8>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    392c:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
	}
		
return NRK_OK;
    3930:	81 e0       	ldi	r24, 0x01	; 1
}
    3932:	0f 90       	pop	r0
    3934:	cf 91       	pop	r28
    3936:	df 91       	pop	r29
    3938:	1f 91       	pop	r17
    393a:	0f 91       	pop	r16
    393c:	08 95       	ret

0000393e <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    393e:	0f 93       	push	r16
    3940:	1f 93       	push	r17
    3942:	df 93       	push	r29
    3944:	cf 93       	push	r28
    3946:	0f 92       	push	r0
    3948:	cd b7       	in	r28, 0x3d	; 61
    394a:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    394c:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3950:	8f 3f       	cpi	r24, 0xFF	; 255
    3952:	11 f4       	brne	.+4      	; 0x3958 <nrk_sem_pend+0x1a>
    3954:	81 e0       	ldi	r24, 0x01	; 1
    3956:	03 c0       	rjmp	.+6      	; 0x395e <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3958:	85 30       	cpi	r24, 0x05	; 5
    395a:	29 f4       	brne	.+10     	; 0x3966 <nrk_sem_pend+0x28>
    395c:	82 e0       	ldi	r24, 0x02	; 2
    395e:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_nrk_errno_set>
    3962:	8f ef       	ldi	r24, 0xFF	; 255
    3964:	53 c0       	rjmp	.+166    	; 0x3a0c <nrk_sem_pend+0xce>
	
	nrk_int_disable();
    3966:	89 83       	std	Y+1, r24	; 0x01
    3968:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    396c:	89 81       	ldd	r24, Y+1	; 0x01
    396e:	08 2f       	mov	r16, r24
    3970:	11 27       	eor	r17, r17
    3972:	07 fd       	sbrc	r16, 7
    3974:	10 95       	com	r17
    3976:	f8 01       	movw	r30, r16
    3978:	ee 0f       	add	r30, r30
    397a:	ff 1f       	adc	r31, r31
    397c:	e0 0f       	add	r30, r16
    397e:	f1 1f       	adc	r31, r17
    3980:	ef 52       	subi	r30, 0x2F	; 47
    3982:	f9 4f       	sbci	r31, 0xF9	; 249
    3984:	92 81       	ldd	r25, Z+2	; 0x02
    3986:	99 23       	and	r25, r25
    3988:	b1 f4       	brne	.+44     	; 0x39b6 <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    398a:	e0 91 f2 06 	lds	r30, 0x06F2
    398e:	f0 91 f3 06 	lds	r31, 0x06F3
    3992:	97 81       	ldd	r25, Z+7	; 0x07
    3994:	92 60       	ori	r25, 0x02	; 2
    3996:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    3998:	99 27       	eor	r25, r25
    399a:	87 fd       	sbrc	r24, 7
    399c:	90 95       	com	r25
    399e:	a9 2f       	mov	r26, r25
    39a0:	b9 2f       	mov	r27, r25
    39a2:	81 8b       	std	Z+17, r24	; 0x11
    39a4:	92 8b       	std	Z+18, r25	; 0x12
    39a6:	a3 8b       	std	Z+19, r26	; 0x13
    39a8:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    39aa:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    39ae:	80 e0       	ldi	r24, 0x00	; 0
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	0e 94 78 1f 	call	0x3ef0	; 0x3ef0 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    39b6:	f8 01       	movw	r30, r16
    39b8:	ee 0f       	add	r30, r30
    39ba:	ff 1f       	adc	r31, r31
    39bc:	e0 0f       	add	r30, r16
    39be:	f1 1f       	adc	r31, r17
    39c0:	ef 52       	subi	r30, 0x2F	; 47
    39c2:	f9 4f       	sbci	r31, 0xF9	; 249
    39c4:	82 81       	ldd	r24, Z+2	; 0x02
    39c6:	81 50       	subi	r24, 0x01	; 1
    39c8:	82 83       	std	Z+2, r24	; 0x02
	// SRP - a task can be preempted if the preemption level is higher than system ceiling
	// Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
	// Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
	if ( nrk_cur_task_TCB->period < systemceiling)
    39ca:	a0 91 f2 06 	lds	r26, 0x06F2
    39ce:	b0 91 f3 06 	lds	r27, 0x06F3
    39d2:	5b 96       	adiw	r26, 0x1b	; 27
    39d4:	8d 91       	ld	r24, X+
    39d6:	9c 91       	ld	r25, X
    39d8:	5c 97       	sbiw	r26, 0x1c	; 28
    39da:	20 91 e1 06 	lds	r18, 0x06E1
    39de:	30 e0       	ldi	r19, 0x00	; 0
    39e0:	82 17       	cp	r24, r18
    39e2:	93 07       	cpc	r25, r19
    39e4:	10 f4       	brcc	.+4      	; 0x39ea <nrk_sem_pend+0xac>
		// set new system ceiling
		systemceiling =  nrk_cur_task_TCB->period;
    39e6:	80 93 e1 06 	sts	0x06E1, r24

	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    39ea:	f8 01       	movw	r30, r16
    39ec:	ee 0f       	add	r30, r30
    39ee:	ff 1f       	adc	r31, r31
    39f0:	e0 0f       	add	r30, r16
    39f2:	f1 1f       	adc	r31, r17
    39f4:	ef 52       	subi	r30, 0x2F	; 47
    39f6:	f9 4f       	sbci	r31, 0xF9	; 249
    39f8:	81 81       	ldd	r24, Z+1	; 0x01
    39fa:	1b 96       	adiw	r26, 0x0b	; 11
    39fc:	8c 93       	st	X, r24
    39fe:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    3a00:	81 e0       	ldi	r24, 0x01	; 1
    3a02:	14 96       	adiw	r26, 0x04	; 4
    3a04:	8c 93       	st	X, r24
	nrk_int_enable();
    3a06:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

	return NRK_OK;
    3a0a:	81 e0       	ldi	r24, 0x01	; 1
}
    3a0c:	0f 90       	pop	r0
    3a0e:	cf 91       	pop	r28
    3a10:	df 91       	pop	r29
    3a12:	1f 91       	pop	r17
    3a14:	0f 91       	pop	r16
    3a16:	08 95       	ret

00003a18 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    3a18:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3a1c:	8f 3f       	cpi	r24, 0xFF	; 255
    3a1e:	11 f4       	brne	.+4      	; 0x3a24 <nrk_sem_query+0xc>
    3a20:	81 e0       	ldi	r24, 0x01	; 1
    3a22:	03 c0       	rjmp	.+6      	; 0x3a2a <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3a24:	85 30       	cpi	r24, 0x05	; 5
    3a26:	29 f4       	brne	.+10     	; 0x3a32 <nrk_sem_query+0x1a>
    3a28:	82 e0       	ldi	r24, 0x02	; 2
    3a2a:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_nrk_errno_set>
    3a2e:	8f ef       	ldi	r24, 0xFF	; 255
    3a30:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    3a32:	99 27       	eor	r25, r25
    3a34:	87 fd       	sbrc	r24, 7
    3a36:	90 95       	com	r25
    3a38:	fc 01       	movw	r30, r24
    3a3a:	ee 0f       	add	r30, r30
    3a3c:	ff 1f       	adc	r31, r31
    3a3e:	e8 0f       	add	r30, r24
    3a40:	f9 1f       	adc	r31, r25
    3a42:	ef 52       	subi	r30, 0x2F	; 47
    3a44:	f9 4f       	sbci	r31, 0xF9	; 249
    3a46:	82 81       	ldd	r24, Z+2	; 0x02
}
    3a48:	08 95       	ret

00003a4a <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    3a4a:	e0 91 e7 06 	lds	r30, 0x06E7
    3a4e:	f0 91 e8 06 	lds	r31, 0x06E8
}
    3a52:	80 81       	ld	r24, Z
    3a54:	08 95       	ret

00003a56 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    3a56:	0f 93       	push	r16
    3a58:	1f 93       	push	r17
    3a5a:	cf 93       	push	r28
    3a5c:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    3a5e:	c0 91 e7 06 	lds	r28, 0x06E7
    3a62:	d0 91 e8 06 	lds	r29, 0x06E8
	nrk_kprintf (PSTR ("nrk_queue: "));
    3a66:	89 e9       	ldi	r24, 0x99	; 153
    3a68:	93 e0       	ldi	r25, 0x03	; 3
    3a6a:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a6e:	0f e5       	ldi	r16, 0x5F	; 95
    3a70:	12 e0       	ldi	r17, 0x02	; 2
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3a72:	1d c0       	rjmp	.+58     	; 0x3aae <nrk_print_readyQ+0x58>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a74:	00 d0       	rcall	.+0      	; 0x3a76 <nrk_print_readyQ+0x20>
    3a76:	00 d0       	rcall	.+0      	; 0x3a78 <nrk_print_readyQ+0x22>
    3a78:	ed b7       	in	r30, 0x3d	; 61
    3a7a:	fe b7       	in	r31, 0x3e	; 62
    3a7c:	12 83       	std	Z+2, r17	; 0x02
    3a7e:	01 83       	std	Z+1, r16	; 0x01
    3a80:	28 81       	ld	r18, Y
    3a82:	30 e0       	ldi	r19, 0x00	; 0
    3a84:	c9 01       	movw	r24, r18
    3a86:	45 e0       	ldi	r20, 0x05	; 5
    3a88:	88 0f       	add	r24, r24
    3a8a:	99 1f       	adc	r25, r25
    3a8c:	4a 95       	dec	r20
    3a8e:	e1 f7       	brne	.-8      	; 0x3a88 <nrk_print_readyQ+0x32>
    3a90:	82 0f       	add	r24, r18
    3a92:	93 1f       	adc	r25, r19
    3a94:	8f 5b       	subi	r24, 0xBF	; 191
    3a96:	99 4f       	sbci	r25, 0xF9	; 249
    3a98:	94 83       	std	Z+4, r25	; 0x04
    3a9a:	83 83       	std	Z+3, r24	; 0x03
    3a9c:	0e 94 66 43 	call	0x86cc	; 0x86cc <printf>
		ptr = ptr->Next;
    3aa0:	0b 80       	ldd	r0, Y+3	; 0x03
    3aa2:	dc 81       	ldd	r29, Y+4	; 0x04
    3aa4:	c0 2d       	mov	r28, r0
    3aa6:	0f 90       	pop	r0
    3aa8:	0f 90       	pop	r0
    3aaa:	0f 90       	pop	r0
    3aac:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3aae:	20 97       	sbiw	r28, 0x00	; 0
    3ab0:	09 f7       	brne	.-62     	; 0x3a74 <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    3ab2:	86 e9       	ldi	r24, 0x96	; 150
    3ab4:	93 e0       	ldi	r25, 0x03	; 3
    3ab6:	0e 94 76 11 	call	0x22ec	; 0x22ec <nrk_kprintf>
}
    3aba:	df 91       	pop	r29
    3abc:	cf 91       	pop	r28
    3abe:	1f 91       	pop	r17
    3ac0:	0f 91       	pop	r16
    3ac2:	08 95       	ret

00003ac4 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3ac4:	df 92       	push	r13
    3ac6:	ef 92       	push	r14
    3ac8:	ff 92       	push	r15
    3aca:	0f 93       	push	r16
    3acc:	1f 93       	push	r17
    3ace:	cf 93       	push	r28
    3ad0:	df 93       	push	r29
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    3ad2:	e0 91 28 06 	lds	r30, 0x0628
    3ad6:	f0 91 29 06 	lds	r31, 0x0629
    3ada:	30 97       	sbiw	r30, 0x00	; 0
    3adc:	09 f4       	brne	.+2      	; 0x3ae0 <nrk_add_to_readyQ+0x1c>
    3ade:	9b c0       	rjmp	.+310    	; 0x3c16 <nrk_add_to_readyQ+0x152>
	{
		return;
	}


	NextNode = _head_node;
    3ae0:	40 91 e7 06 	lds	r20, 0x06E7
    3ae4:	50 91 e8 06 	lds	r21, 0x06E8
	CurNode = _free_node;

	if (_head_node != NULL)
    3ae8:	41 15       	cp	r20, r1
    3aea:	51 05       	cpc	r21, r1
    3aec:	09 f4       	brne	.+2      	; 0x3af0 <nrk_add_to_readyQ+0x2c>
    3aee:	57 c0       	rjmp	.+174    	; 0x3b9e <nrk_add_to_readyQ+0xda>
    3af0:	da 01       	movw	r26, r20
				nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level

#else
			if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
				if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
					nrk_task_TCB[task_ID].task_prio)
    3af2:	68 2f       	mov	r22, r24
    3af4:	77 27       	eor	r23, r23
    3af6:	67 fd       	sbrc	r22, 7
    3af8:	70 95       	com	r23
    3afa:	9b 01       	movw	r18, r22
    3afc:	15 e0       	ldi	r17, 0x05	; 5
    3afe:	22 0f       	add	r18, r18
    3b00:	33 1f       	adc	r19, r19
    3b02:	1a 95       	dec	r17
    3b04:	e1 f7       	brne	.-8      	; 0x3afe <nrk_add_to_readyQ+0x3a>
    3b06:	26 0f       	add	r18, r22
    3b08:	37 1f       	adc	r19, r23
    3b0a:	26 5d       	subi	r18, 0xD6	; 214
    3b0c:	39 4f       	sbci	r19, 0xF9	; 249
    3b0e:	b9 01       	movw	r22, r18
    3b10:	66 5f       	subi	r22, 0xF6	; 246
    3b12:	7f 4f       	sbci	r23, 0xFF	; 255
					break;
			if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3b14:	89 01       	movw	r16, r18
    3b16:	0c 5f       	subi	r16, 0xFC	; 252
    3b18:	1f 4f       	sbci	r17, 0xFF	; 255
				if (nrk_task_TCB[NextNode->task_ID].task_prio <
					nrk_task_TCB[task_ID].task_prio_ceil)
    3b1a:	9b e0       	ldi	r25, 0x0B	; 11
    3b1c:	e9 2e       	mov	r14, r25
    3b1e:	f1 2c       	mov	r15, r1
    3b20:	e2 0e       	add	r14, r18
    3b22:	f3 1e       	adc	r15, r19
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
				nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level

#else
			if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3b24:	2c 91       	ld	r18, X
    3b26:	30 e0       	ldi	r19, 0x00	; 0
    3b28:	e9 01       	movw	r28, r18
    3b2a:	95 e0       	ldi	r25, 0x05	; 5
    3b2c:	cc 0f       	add	r28, r28
    3b2e:	dd 1f       	adc	r29, r29
    3b30:	9a 95       	dec	r25
    3b32:	e1 f7       	brne	.-8      	; 0x3b2c <nrk_add_to_readyQ+0x68>
    3b34:	c2 0f       	add	r28, r18
    3b36:	d3 1f       	adc	r29, r19
    3b38:	c6 5d       	subi	r28, 0xD6	; 214
    3b3a:	d9 4f       	sbci	r29, 0xF9	; 249
    3b3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3b3e:	99 23       	and	r25, r25
    3b40:	29 f0       	breq	.+10     	; 0x3b4c <nrk_add_to_readyQ+0x88>
				if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    3b42:	db 84       	ldd	r13, Y+11	; 0x0b
    3b44:	eb 01       	movw	r28, r22
    3b46:	98 81       	ld	r25, Y
    3b48:	d9 16       	cp	r13, r25
    3b4a:	58 f1       	brcs	.+86     	; 0x3ba2 <nrk_add_to_readyQ+0xde>
					nrk_task_TCB[task_ID].task_prio)
					break;
			if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3b4c:	e8 01       	movw	r28, r16
    3b4e:	98 81       	ld	r25, Y
    3b50:	99 23       	and	r25, r25
    3b52:	79 f0       	breq	.+30     	; 0x3b72 <nrk_add_to_readyQ+0xae>
				if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3b54:	e9 01       	movw	r28, r18
    3b56:	95 e0       	ldi	r25, 0x05	; 5
    3b58:	cc 0f       	add	r28, r28
    3b5a:	dd 1f       	adc	r29, r29
    3b5c:	9a 95       	dec	r25
    3b5e:	e1 f7       	brne	.-8      	; 0x3b58 <nrk_add_to_readyQ+0x94>
    3b60:	c2 0f       	add	r28, r18
    3b62:	d3 1f       	adc	r29, r19
    3b64:	c6 5d       	subi	r28, 0xD6	; 214
    3b66:	d9 4f       	sbci	r29, 0xF9	; 249
    3b68:	da 84       	ldd	r13, Y+10	; 0x0a
    3b6a:	e7 01       	movw	r28, r14
    3b6c:	98 81       	ld	r25, Y
    3b6e:	d9 16       	cp	r13, r25
    3b70:	c0 f0       	brcs	.+48     	; 0x3ba2 <nrk_add_to_readyQ+0xde>
					nrk_task_TCB[task_ID].task_prio_ceil)
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3b72:	e9 01       	movw	r28, r18
    3b74:	95 e0       	ldi	r25, 0x05	; 5
    3b76:	cc 0f       	add	r28, r28
    3b78:	dd 1f       	adc	r29, r29
    3b7a:	9a 95       	dec	r25
    3b7c:	e1 f7       	brne	.-8      	; 0x3b76 <nrk_add_to_readyQ+0xb2>
    3b7e:	c2 0f       	add	r28, r18
    3b80:	d3 1f       	adc	r29, r19
    3b82:	c6 5d       	subi	r28, 0xD6	; 214
    3b84:	d9 4f       	sbci	r29, 0xF9	; 249
    3b86:	2a 85       	ldd	r18, Y+10	; 0x0a
    3b88:	eb 01       	movw	r28, r22
    3b8a:	98 81       	ld	r25, Y
    3b8c:	29 17       	cp	r18, r25
    3b8e:	48 f0       	brcs	.+18     	; 0x3ba2 <nrk_add_to_readyQ+0xde>
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    3b90:	13 96       	adiw	r26, 0x03	; 3
    3b92:	0d 90       	ld	r0, X+
    3b94:	bc 91       	ld	r27, X
    3b96:	a0 2d       	mov	r26, r0
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3b98:	10 97       	sbiw	r26, 0x00	; 0
    3b9a:	21 f6       	brne	.-120    	; 0x3b24 <nrk_add_to_readyQ+0x60>
    3b9c:	02 c0       	rjmp	.+4      	; 0x3ba2 <nrk_add_to_readyQ+0xde>


	NextNode = _head_node;
	CurNode = _free_node;

	if (_head_node != NULL)
    3b9e:	a0 e0       	ldi	r26, 0x00	; 0
    3ba0:	b0 e0       	ldi	r27, 0x00	; 0
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    3ba2:	80 83       	st	Z, r24
	_free_node = _free_node->Next;
    3ba4:	c3 81       	ldd	r28, Z+3	; 0x03
    3ba6:	d4 81       	ldd	r29, Z+4	; 0x04
    3ba8:	d0 93 29 06 	sts	0x0629, r29
    3bac:	c0 93 28 06 	sts	0x0628, r28


	if (NextNode == _head_node)
    3bb0:	a4 17       	cp	r26, r20
    3bb2:	b5 07       	cpc	r27, r21
    3bb4:	b1 f4       	brne	.+44     	; 0x3be2 <nrk_add_to_readyQ+0x11e>
	{
		//at start
		if (_head_node != NULL)
    3bb6:	10 97       	sbiw	r26, 0x00	; 0
    3bb8:	49 f0       	breq	.+18     	; 0x3bcc <nrk_add_to_readyQ+0x108>
		{
			CurNode->Next = _head_node;
    3bba:	b4 83       	std	Z+4, r27	; 0x04
    3bbc:	a3 83       	std	Z+3, r26	; 0x03
			CurNode->Prev = NULL;
    3bbe:	12 82       	std	Z+2, r1	; 0x02
    3bc0:	11 82       	std	Z+1, r1	; 0x01
			_head_node->Prev = CurNode;
    3bc2:	12 96       	adiw	r26, 0x02	; 2
    3bc4:	fc 93       	st	X, r31
    3bc6:	ee 93       	st	-X, r30
    3bc8:	11 97       	sbiw	r26, 0x01	; 1
    3bca:	06 c0       	rjmp	.+12     	; 0x3bd8 <nrk_add_to_readyQ+0x114>
		}
		else
		{
			CurNode->Next = NULL;
    3bcc:	14 82       	std	Z+4, r1	; 0x04
    3bce:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = NULL;
    3bd0:	12 82       	std	Z+2, r1	; 0x02
    3bd2:	11 82       	std	Z+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3bd4:	fa 83       	std	Y+2, r31	; 0x02
    3bd6:	e9 83       	std	Y+1, r30	; 0x01
		}
		_head_node = CurNode;
    3bd8:	f0 93 e8 06 	sts	0x06E8, r31
    3bdc:	e0 93 e7 06 	sts	0x06E7, r30
    3be0:	1a c0       	rjmp	.+52     	; 0x3c16 <nrk_add_to_readyQ+0x152>
    3be2:	11 96       	adiw	r26, 0x01	; 1
    3be4:	8d 91       	ld	r24, X+
    3be6:	9c 91       	ld	r25, X
    3be8:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    3bea:	ac 17       	cp	r26, r28
    3bec:	bd 07       	cpc	r27, r29
    3bee:	59 f0       	breq	.+22     	; 0x3c06 <nrk_add_to_readyQ+0x142>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    3bf0:	92 83       	std	Z+2, r25	; 0x02
    3bf2:	81 83       	std	Z+1, r24	; 0x01
			CurNode->Next = NextNode;
    3bf4:	b4 83       	std	Z+4, r27	; 0x04
    3bf6:	a3 83       	std	Z+3, r26	; 0x03
			(NextNode->Prev)->Next = CurNode;
    3bf8:	11 96       	adiw	r26, 0x01	; 1
    3bfa:	cd 91       	ld	r28, X+
    3bfc:	dc 91       	ld	r29, X
    3bfe:	12 97       	sbiw	r26, 0x02	; 2
    3c00:	fc 83       	std	Y+4, r31	; 0x04
    3c02:	eb 83       	std	Y+3, r30	; 0x03
    3c04:	04 c0       	rjmp	.+8      	; 0x3c0e <nrk_add_to_readyQ+0x14a>
			NextNode->Prev = CurNode;
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    3c06:	14 82       	std	Z+4, r1	; 0x04
    3c08:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    3c0a:	92 83       	std	Z+2, r25	; 0x02
    3c0c:	81 83       	std	Z+1, r24	; 0x01
			_free_node->Prev = CurNode;
    3c0e:	12 96       	adiw	r26, 0x02	; 2
    3c10:	fc 93       	st	X, r31
    3c12:	ee 93       	st	-X, r30
    3c14:	11 97       	sbiw	r26, 0x01	; 1

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    3c16:	df 91       	pop	r29
    3c18:	cf 91       	pop	r28
    3c1a:	1f 91       	pop	r17
    3c1c:	0f 91       	pop	r16
    3c1e:	ff 90       	pop	r15
    3c20:	ef 90       	pop	r14
    3c22:	df 90       	pop	r13
    3c24:	08 95       	ret

00003c26 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    3c26:	cf 93       	push	r28
    3c28:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    3c2a:	e0 91 e7 06 	lds	r30, 0x06E7
    3c2e:	f0 91 e8 06 	lds	r31, 0x06E8
    3c32:	30 97       	sbiw	r30, 0x00	; 0
    3c34:	09 f4       	brne	.+2      	; 0x3c38 <nrk_rem_from_readyQ+0x12>
    3c36:	44 c0       	rjmp	.+136    	; 0x3cc0 <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    3c38:	99 27       	eor	r25, r25
    3c3a:	87 fd       	sbrc	r24, 7
    3c3c:	90 95       	com	r25
    3c3e:	20 81       	ld	r18, Z
    3c40:	30 e0       	ldi	r19, 0x00	; 0
    3c42:	28 17       	cp	r18, r24
    3c44:	39 07       	cpc	r19, r25
    3c46:	81 f4       	brne	.+32     	; 0x3c68 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    3c48:	a3 81       	ldd	r26, Z+3	; 0x03
    3c4a:	b4 81       	ldd	r27, Z+4	; 0x04
    3c4c:	b0 93 e8 06 	sts	0x06E8, r27
    3c50:	a0 93 e7 06 	sts	0x06E7, r26
		_head_node->Prev = NULL;
    3c54:	12 96       	adiw	r26, 0x02	; 2
    3c56:	1c 92       	st	X, r1
    3c58:	1e 92       	st	-X, r1
    3c5a:	11 97       	sbiw	r26, 0x01	; 1
    3c5c:	18 c0       	rjmp	.+48     	; 0x3c8e <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    3c5e:	03 80       	ldd	r0, Z+3	; 0x03
    3c60:	f4 81       	ldd	r31, Z+4	; 0x04
    3c62:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3c64:	30 97       	sbiw	r30, 0x00	; 0
    3c66:	61 f1       	breq	.+88     	; 0x3cc0 <nrk_rem_from_readyQ+0x9a>
    3c68:	20 81       	ld	r18, Z
    3c6a:	30 e0       	ldi	r19, 0x00	; 0
    3c6c:	28 17       	cp	r18, r24
    3c6e:	39 07       	cpc	r19, r25
    3c70:	b1 f7       	brne	.-20     	; 0x3c5e <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3c72:	c1 81       	ldd	r28, Z+1	; 0x01
    3c74:	d2 81       	ldd	r29, Z+2	; 0x02
    3c76:	83 81       	ldd	r24, Z+3	; 0x03
    3c78:	94 81       	ldd	r25, Z+4	; 0x04
    3c7a:	9c 83       	std	Y+4, r25	; 0x04
    3c7c:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    3c7e:	a3 81       	ldd	r26, Z+3	; 0x03
    3c80:	b4 81       	ldd	r27, Z+4	; 0x04
    3c82:	10 97       	sbiw	r26, 0x00	; 0
    3c84:	21 f0       	breq	.+8      	; 0x3c8e <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3c86:	12 96       	adiw	r26, 0x02	; 2
    3c88:	dc 93       	st	X, r29
    3c8a:	ce 93       	st	-X, r28
    3c8c:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    3c8e:	a0 91 28 06 	lds	r26, 0x0628
    3c92:	b0 91 29 06 	lds	r27, 0x0629
    3c96:	10 97       	sbiw	r26, 0x00	; 0
    3c98:	39 f4       	brne	.+14     	; 0x3ca8 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3c9a:	f0 93 29 06 	sts	0x0629, r31
    3c9e:	e0 93 28 06 	sts	0x0628, r30
		_free_node->Next = NULL;
    3ca2:	14 82       	std	Z+4, r1	; 0x04
    3ca4:	13 82       	std	Z+3, r1	; 0x03
    3ca6:	0a c0       	rjmp	.+20     	; 0x3cbc <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3ca8:	b4 83       	std	Z+4, r27	; 0x04
    3caa:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    3cac:	12 96       	adiw	r26, 0x02	; 2
    3cae:	fc 93       	st	X, r31
    3cb0:	ee 93       	st	-X, r30
    3cb2:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3cb4:	f0 93 29 06 	sts	0x0629, r31
    3cb8:	e0 93 28 06 	sts	0x0628, r30
	}
	_free_node->Prev = NULL;
    3cbc:	12 82       	std	Z+2, r1	; 0x02
    3cbe:	11 82       	std	Z+1, r1	; 0x01
}
    3cc0:	df 91       	pop	r29
    3cc2:	cf 91       	pop	r28
    3cc4:	08 95       	ret

00003cc6 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3cc6:	ef 92       	push	r14
    3cc8:	ff 92       	push	r15
    3cca:	0f 93       	push	r16
    3ccc:	1f 93       	push	r17
    3cce:	cf 93       	push	r28
    3cd0:	df 93       	push	r29
    3cd2:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3cd4:	69 81       	ldd	r22, Y+1	; 0x01
    3cd6:	7a 81       	ldd	r23, Y+2	; 0x02
    3cd8:	4b 81       	ldd	r20, Y+3	; 0x03
    3cda:	5c 81       	ldd	r21, Y+4	; 0x04
    3cdc:	8d 81       	ldd	r24, Y+5	; 0x05
    3cde:	9e 81       	ldd	r25, Y+6	; 0x06
    3ce0:	0e 94 df 27 	call	0x4fbe	; 0x4fbe <nrk_task_stk_init>
    3ce4:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3ce6:	8f 81       	ldd	r24, Y+7	; 0x07
    3ce8:	88 23       	and	r24, r24
    3cea:	69 f0       	breq	.+26     	; 0x3d06 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3cec:	4b 81       	ldd	r20, Y+3	; 0x03
    3cee:	5c 81       	ldd	r21, Y+4	; 0x04
    3cf0:	ce 01       	movw	r24, r28
    3cf2:	20 e0       	ldi	r18, 0x00	; 0
    3cf4:	30 e0       	ldi	r19, 0x00	; 0
    3cf6:	00 e0       	ldi	r16, 0x00	; 0
    3cf8:	10 e0       	ldi	r17, 0x00	; 0
    3cfa:	ee 24       	eor	r14, r14
    3cfc:	ff 24       	eor	r15, r15
    3cfe:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    3d02:	1f 82       	std	Y+7, r1	; 0x07
    3d04:	13 c0       	rjmp	.+38     	; 0x3d2c <nrk_activate_task+0x66>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3d06:	88 81       	ld	r24, Y
    3d08:	99 27       	eor	r25, r25
    3d0a:	87 fd       	sbrc	r24, 7
    3d0c:	90 95       	com	r25
    3d0e:	fc 01       	movw	r30, r24
    3d10:	25 e0       	ldi	r18, 0x05	; 5
    3d12:	ee 0f       	add	r30, r30
    3d14:	ff 1f       	adc	r31, r31
    3d16:	2a 95       	dec	r18
    3d18:	e1 f7       	brne	.-8      	; 0x3d12 <nrk_activate_task+0x4c>
    3d1a:	e8 0f       	add	r30, r24
    3d1c:	f9 1f       	adc	r31, r25
    3d1e:	e6 5d       	subi	r30, 0xD6	; 214
    3d20:	f9 4f       	sbci	r31, 0xF9	; 249
    3d22:	81 85       	ldd	r24, Z+9	; 0x09
    3d24:	83 30       	cpi	r24, 0x03	; 3
    3d26:	d1 f4       	brne	.+52     	; 0x3d5c <nrk_activate_task+0x96>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3d28:	71 83       	std	Z+1, r23	; 0x01
    3d2a:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3d2c:	88 81       	ld	r24, Y
    3d2e:	99 27       	eor	r25, r25
    3d30:	87 fd       	sbrc	r24, 7
    3d32:	90 95       	com	r25
    3d34:	fc 01       	movw	r30, r24
    3d36:	05 e0       	ldi	r16, 0x05	; 5
    3d38:	ee 0f       	add	r30, r30
    3d3a:	ff 1f       	adc	r31, r31
    3d3c:	0a 95       	dec	r16
    3d3e:	e1 f7       	brne	.-8      	; 0x3d38 <nrk_activate_task+0x72>
    3d40:	e8 0f       	add	r30, r24
    3d42:	f9 1f       	adc	r31, r25
    3d44:	e6 5d       	subi	r30, 0xD6	; 214
    3d46:	f9 4f       	sbci	r31, 0xF9	; 249
    3d48:	85 89       	ldd	r24, Z+21	; 0x15
    3d4a:	96 89       	ldd	r25, Z+22	; 0x16
    3d4c:	00 97       	sbiw	r24, 0x00	; 0
    3d4e:	41 f4       	brne	.+16     	; 0x3d60 <nrk_activate_task+0x9a>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3d50:	82 e0       	ldi	r24, 0x02	; 2
    3d52:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3d54:	88 81       	ld	r24, Y
    3d56:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <nrk_add_to_readyQ>
    3d5a:	02 c0       	rjmp	.+4      	; 0x3d60 <nrk_activate_task+0x9a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3d5c:	8f ef       	ldi	r24, 0xFF	; 255
    3d5e:	01 c0       	rjmp	.+2      	; 0x3d62 <nrk_activate_task+0x9c>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3d60:	81 e0       	ldi	r24, 0x01	; 1
}
    3d62:	df 91       	pop	r29
    3d64:	cf 91       	pop	r28
    3d66:	1f 91       	pop	r17
    3d68:	0f 91       	pop	r16
    3d6a:	ff 90       	pop	r15
    3d6c:	ef 90       	pop	r14
    3d6e:	08 95       	ret

00003d70 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3d70:	1f 93       	push	r17
    3d72:	df 93       	push	r29
    3d74:	cf 93       	push	r28
    3d76:	cd b7       	in	r28, 0x3d	; 61
    3d78:	de b7       	in	r29, 0x3e	; 62
    3d7a:	28 97       	sbiw	r28, 0x08	; 8
    3d7c:	0f b6       	in	r0, 0x3f	; 63
    3d7e:	f8 94       	cli
    3d80:	de bf       	out	0x3e, r29	; 62
    3d82:	0f be       	out	0x3f, r0	; 63
    3d84:	cd bf       	out	0x3d, r28	; 61
    3d86:	29 83       	std	Y+1, r18	; 0x01
    3d88:	3a 83       	std	Y+2, r19	; 0x02
    3d8a:	4b 83       	std	Y+3, r20	; 0x03
    3d8c:	5c 83       	std	Y+4, r21	; 0x04
    3d8e:	6d 83       	std	Y+5, r22	; 0x05
    3d90:	7e 83       	std	Y+6, r23	; 0x06
    3d92:	8f 83       	std	Y+7, r24	; 0x07
    3d94:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3d96:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3d9a:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    3d9e:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3da0:	ce 01       	movw	r24, r28
    3da2:	01 96       	adiw	r24, 0x01	; 1
    3da4:	0e 94 2c 22 	call	0x4458	; 0x4458 <_nrk_time_to_ticks>
    3da8:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3daa:	83 30       	cpi	r24, 0x03	; 3
    3dac:	91 05       	cpc	r25, r1
    3dae:	60 f0       	brcs	.+24     	; 0x3dc8 <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3db0:	e0 91 f2 06 	lds	r30, 0x06F2
    3db4:	f0 91 f3 06 	lds	r31, 0x06F3
    3db8:	21 0f       	add	r18, r17
    3dba:	31 1d       	adc	r19, r1
    3dbc:	36 8b       	std	Z+22, r19	; 0x16
    3dbe:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3dc0:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

	return NRK_OK;
    3dc4:	81 e0       	ldi	r24, 0x01	; 1
    3dc6:	01 c0       	rjmp	.+2      	; 0x3dca <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3dc8:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3dca:	28 96       	adiw	r28, 0x08	; 8
    3dcc:	0f b6       	in	r0, 0x3f	; 63
    3dce:	f8 94       	cli
    3dd0:	de bf       	out	0x3e, r29	; 62
    3dd2:	0f be       	out	0x3f, r0	; 63
    3dd4:	cd bf       	out	0x3d, r28	; 61
    3dd6:	cf 91       	pop	r28
    3dd8:	df 91       	pop	r29
    3dda:	1f 91       	pop	r17
    3ddc:	08 95       	ret

00003dde <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3dde:	0e 94 d4 27 	call	0x4fa8	; 0x4fa8 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3de2:	e0 91 f2 06 	lds	r30, 0x06F2
    3de6:	f0 91 f3 06 	lds	r31, 0x06F3
    3dea:	85 81       	ldd	r24, Z+5	; 0x05
    3dec:	88 23       	and	r24, r24
    3dee:	b9 f7       	brne	.-18     	; 0x3dde <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3df0:	08 95       	ret

00003df2 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3df2:	ff 92       	push	r15
    3df4:	0f 93       	push	r16
    3df6:	1f 93       	push	r17
    3df8:	df 93       	push	r29
    3dfa:	cf 93       	push	r28
    3dfc:	cd b7       	in	r28, 0x3d	; 61
    3dfe:	de b7       	in	r29, 0x3e	; 62
    3e00:	28 97       	sbiw	r28, 0x08	; 8
    3e02:	0f b6       	in	r0, 0x3f	; 63
    3e04:	f8 94       	cli
    3e06:	de bf       	out	0x3e, r29	; 62
    3e08:	0f be       	out	0x3f, r0	; 63
    3e0a:	cd bf       	out	0x3d, r28	; 61
    3e0c:	29 83       	std	Y+1, r18	; 0x01
    3e0e:	3a 83       	std	Y+2, r19	; 0x02
    3e10:	4b 83       	std	Y+3, r20	; 0x03
    3e12:	5c 83       	std	Y+4, r21	; 0x04
    3e14:	6d 83       	std	Y+5, r22	; 0x05
    3e16:	7e 83       	std	Y+6, r23	; 0x06
    3e18:	8f 83       	std	Y+7, r24	; 0x07
    3e1a:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3e1c:	0e 94 97 19 	call	0x332e	; 0x332e <nrk_stack_check>

	nrk_int_disable ();
    3e20:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3e24:	e0 91 f2 06 	lds	r30, 0x06F2
    3e28:	f0 91 f3 06 	lds	r31, 0x06F3
    3e2c:	81 e0       	ldi	r24, 0x01	; 1
    3e2e:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3e30:	81 e0       	ldi	r24, 0x01	; 1
    3e32:	90 e0       	ldi	r25, 0x00	; 0
    3e34:	90 a3       	std	Z+32, r25	; 0x20
    3e36:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3e38:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    3e3c:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3e3e:	ce 01       	movw	r24, r28
    3e40:	01 96       	adiw	r24, 0x01	; 1
    3e42:	0e 94 2c 22 	call	0x4458	; 0x4458 <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3e46:	e0 91 f2 06 	lds	r30, 0x06F2
    3e4a:	f0 91 f3 06 	lds	r31, 0x06F3
    3e4e:	0f 2d       	mov	r16, r15
    3e50:	10 e0       	ldi	r17, 0x00	; 0
    3e52:	98 01       	movw	r18, r16
    3e54:	28 0f       	add	r18, r24
    3e56:	39 1f       	adc	r19, r25
    3e58:	36 8b       	std	Z+22, r19	; 0x16
    3e5a:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3e5c:	8f 2d       	mov	r24, r15
    3e5e:	88 3f       	cpi	r24, 0xF8	; 248
    3e60:	78 f4       	brcc	.+30     	; 0x3e80 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3e62:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    3e66:	0f 5f       	subi	r16, 0xFF	; 255
    3e68:	1f 4f       	sbci	r17, 0xFF	; 255
    3e6a:	28 2f       	mov	r18, r24
    3e6c:	30 e0       	ldi	r19, 0x00	; 0
    3e6e:	02 17       	cp	r16, r18
    3e70:	13 07       	cpc	r17, r19
    3e72:	34 f4       	brge	.+12     	; 0x3e80 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3e74:	8f 2d       	mov	r24, r15
    3e76:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3e78:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3e7c:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3e80:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3e84:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3e88:	81 e0       	ldi	r24, 0x01	; 1
    3e8a:	28 96       	adiw	r28, 0x08	; 8
    3e8c:	0f b6       	in	r0, 0x3f	; 63
    3e8e:	f8 94       	cli
    3e90:	de bf       	out	0x3e, r29	; 62
    3e92:	0f be       	out	0x3f, r0	; 63
    3e94:	cd bf       	out	0x3d, r28	; 61
    3e96:	cf 91       	pop	r28
    3e98:	df 91       	pop	r29
    3e9a:	1f 91       	pop	r17
    3e9c:	0f 91       	pop	r16
    3e9e:	ff 90       	pop	r15
    3ea0:	08 95       	ret

00003ea2 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3ea2:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3ea4:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3ea8:	e0 91 f2 06 	lds	r30, 0x06F2
    3eac:	f0 91 f3 06 	lds	r31, 0x06F3
    3eb0:	81 e0       	ldi	r24, 0x01	; 1
    3eb2:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3eb4:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3eb6:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    3eba:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3ebc:	88 3f       	cpi	r24, 0xF8	; 248
    3ebe:	88 f4       	brcc	.+34     	; 0x3ee2 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ec0:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    3ec4:	21 2f       	mov	r18, r17
    3ec6:	30 e0       	ldi	r19, 0x00	; 0
    3ec8:	2f 5f       	subi	r18, 0xFF	; 255
    3eca:	3f 4f       	sbci	r19, 0xFF	; 255
    3ecc:	48 2f       	mov	r20, r24
    3ece:	50 e0       	ldi	r21, 0x00	; 0
    3ed0:	24 17       	cp	r18, r20
    3ed2:	35 07       	cpc	r19, r21
    3ed4:	34 f4       	brge	.+12     	; 0x3ee2 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3ed6:	81 2f       	mov	r24, r17
    3ed8:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3eda:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3ede:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3ee2:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3ee6:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3eea:	81 e0       	ldi	r24, 0x01	; 1
    3eec:	1f 91       	pop	r17
    3eee:	08 95       	ret

00003ef0 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3ef0:	1f 93       	push	r17
    3ef2:	cf 93       	push	r28
    3ef4:	df 93       	push	r29
    3ef6:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3ef8:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3efc:	e0 91 f2 06 	lds	r30, 0x06F2
    3f00:	f0 91 f3 06 	lds	r31, 0x06F3
    3f04:	81 e0       	ldi	r24, 0x01	; 1
    3f06:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3f08:	d6 8b       	std	Z+22, r29	; 0x16
    3f0a:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3f0c:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    3f10:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3f12:	88 3f       	cpi	r24, 0xF8	; 248
    3f14:	88 f4       	brcc	.+34     	; 0x3f38 <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f16:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    3f1a:	21 2f       	mov	r18, r17
    3f1c:	30 e0       	ldi	r19, 0x00	; 0
    3f1e:	2f 5f       	subi	r18, 0xFF	; 255
    3f20:	3f 4f       	sbci	r19, 0xFF	; 255
    3f22:	48 2f       	mov	r20, r24
    3f24:	50 e0       	ldi	r21, 0x00	; 0
    3f26:	24 17       	cp	r18, r20
    3f28:	35 07       	cpc	r19, r21
    3f2a:	34 f4       	brge	.+12     	; 0x3f38 <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3f2c:	81 2f       	mov	r24, r17
    3f2e:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3f30:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3f34:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3f38:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3f3c:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3f40:	81 e0       	ldi	r24, 0x01	; 1
    3f42:	df 91       	pop	r29
    3f44:	cf 91       	pop	r28
    3f46:	1f 91       	pop	r17
    3f48:	08 95       	ret

00003f4a <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3f4a:	ef 92       	push	r14
    3f4c:	ff 92       	push	r15
    3f4e:	0f 93       	push	r16
    3f50:	1f 93       	push	r17
    3f52:	df 93       	push	r29
    3f54:	cf 93       	push	r28
    3f56:	0f 92       	push	r0
    3f58:	cd b7       	in	r28, 0x3d	; 61
    3f5a:	de b7       	in	r29, 0x3e	; 62
    3f5c:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3f5e:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3f62:	e0 91 f2 06 	lds	r30, 0x06F2
    3f66:	f0 91 f3 06 	lds	r31, 0x06F3
    3f6a:	81 e0       	ldi	r24, 0x01	; 1
    3f6c:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3f6e:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3f72:	e0 91 f2 06 	lds	r30, 0x06F2
    3f76:	f0 91 f3 06 	lds	r31, 0x06F3
    3f7a:	e8 2e       	mov	r14, r24
    3f7c:	ff 24       	eor	r15, r15
    3f7e:	0e 0d       	add	r16, r14
    3f80:	1f 1d       	adc	r17, r15
    3f82:	16 8b       	std	Z+22, r17	; 0x16
    3f84:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3f86:	88 3f       	cpi	r24, 0xF8	; 248
    3f88:	90 f4       	brcc	.+36     	; 0x3fae <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f8a:	89 83       	std	Y+1, r24	; 0x01
    3f8c:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    3f90:	08 94       	sec
    3f92:	e1 1c       	adc	r14, r1
    3f94:	f1 1c       	adc	r15, r1
    3f96:	28 2f       	mov	r18, r24
    3f98:	30 e0       	ldi	r19, 0x00	; 0
    3f9a:	99 81       	ldd	r25, Y+1	; 0x01
    3f9c:	e2 16       	cp	r14, r18
    3f9e:	f3 06       	cpc	r15, r19
    3fa0:	34 f4       	brge	.+12     	; 0x3fae <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3fa2:	89 2f       	mov	r24, r25
    3fa4:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3fa6:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3faa:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3fae:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3fb2:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3fb6:	81 e0       	ldi	r24, 0x01	; 1
    3fb8:	0f 90       	pop	r0
    3fba:	cf 91       	pop	r28
    3fbc:	df 91       	pop	r29
    3fbe:	1f 91       	pop	r17
    3fc0:	0f 91       	pop	r16
    3fc2:	ff 90       	pop	r15
    3fc4:	ef 90       	pop	r14
    3fc6:	08 95       	ret

00003fc8 <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3fc8:	1f 93       	push	r17
    3fca:	cf 93       	push	r28
    3fcc:	df 93       	push	r29
    3fce:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3fd0:	0e 94 97 19 	call	0x332e	; 0x332e <nrk_stack_check>

	if (p == 0)
    3fd4:	20 97       	sbiw	r28, 0x00	; 0
    3fd6:	11 f4       	brne	.+4      	; 0x3fdc <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3fd8:	c1 e0       	ldi	r28, 0x01	; 1
    3fda:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3fdc:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3fe0:	e0 91 f2 06 	lds	r30, 0x06F2
    3fe4:	f0 91 f3 06 	lds	r31, 0x06F3
    3fe8:	81 e0       	ldi	r24, 0x01	; 1
    3fea:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3fec:	d0 a3       	std	Z+32, r29	; 0x20
    3fee:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3ff0:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    3ff4:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3ff6:	88 3f       	cpi	r24, 0xF8	; 248
    3ff8:	88 f4       	brcc	.+34     	; 0x401c <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ffa:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    3ffe:	21 2f       	mov	r18, r17
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	2f 5f       	subi	r18, 0xFF	; 255
    4004:	3f 4f       	sbci	r19, 0xFF	; 255
    4006:	48 2f       	mov	r20, r24
    4008:	50 e0       	ldi	r21, 0x00	; 0
    400a:	24 17       	cp	r18, r20
    400c:	35 07       	cpc	r19, r21
    400e:	34 f4       	brge	.+12     	; 0x401c <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    4010:	81 2f       	mov	r24, r17
    4012:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    4014:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4018:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    401c:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    4020:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    4024:	81 e0       	ldi	r24, 0x01	; 1
    4026:	df 91       	pop	r29
    4028:	cf 91       	pop	r28
    402a:	1f 91       	pop	r17
    402c:	08 95       	ret

0000402e <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    402e:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    4030:	0e 94 97 19 	call	0x332e	; 0x332e <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    4034:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    4038:	e0 91 f2 06 	lds	r30, 0x06F2
    403c:	f0 91 f3 06 	lds	r31, 0x06F3
    4040:	81 e0       	ldi	r24, 0x01	; 1
    4042:	90 e0       	ldi	r25, 0x00	; 0
    4044:	90 a3       	std	Z+32, r25	; 0x20
    4046:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    4048:	81 e0       	ldi	r24, 0x01	; 1
    404a:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    404c:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    4050:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4052:	88 3f       	cpi	r24, 0xF8	; 248
    4054:	88 f4       	brcc	.+34     	; 0x4078 <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4056:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    405a:	21 2f       	mov	r18, r17
    405c:	30 e0       	ldi	r19, 0x00	; 0
    405e:	2f 5f       	subi	r18, 0xFF	; 255
    4060:	3f 4f       	sbci	r19, 0xFF	; 255
    4062:	48 2f       	mov	r20, r24
    4064:	50 e0       	ldi	r21, 0x00	; 0
    4066:	24 17       	cp	r18, r20
    4068:	35 07       	cpc	r19, r21
    406a:	34 f4       	brge	.+12     	; 0x4078 <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    406c:	81 2f       	mov	r24, r17
    406e:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4070:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4074:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    4078:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    407c:	0e 94 ef 1e 	call	0x3dde	; 0x3dde <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    4080:	81 e0       	ldi	r24, 0x01	; 1
    4082:	1f 91       	pop	r17
    4084:	08 95       	ret

00004086 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4086:	e0 91 f2 06 	lds	r30, 0x06F2
    408a:	f0 91 f3 06 	lds	r31, 0x06F3
    408e:	80 85       	ldd	r24, Z+8	; 0x08
    4090:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    4094:	e0 91 f2 06 	lds	r30, 0x06F2
    4098:	f0 91 f3 06 	lds	r31, 0x06F3
    409c:	84 e0       	ldi	r24, 0x04	; 4
    409e:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    40a0:	0e 94 17 20 	call	0x402e	; 0x402e <nrk_wait_until_next_period>
	return NRK_OK;
}
    40a4:	81 e0       	ldi	r24, 0x01	; 1
    40a6:	08 95       	ret

000040a8 <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    40a8:	8f 92       	push	r8
    40aa:	9f 92       	push	r9
    40ac:	af 92       	push	r10
    40ae:	bf 92       	push	r11
    40b0:	cf 92       	push	r12
    40b2:	df 92       	push	r13
    40b4:	ef 92       	push	r14
    40b6:	ff 92       	push	r15
    40b8:	0f 93       	push	r16
    40ba:	1f 93       	push	r17
    40bc:	df 93       	push	r29
    40be:	cf 93       	push	r28
    40c0:	cd b7       	in	r28, 0x3d	; 61
    40c2:	de b7       	in	r29, 0x3e	; 62
    40c4:	60 97       	sbiw	r28, 0x10	; 16
    40c6:	0f b6       	in	r0, 0x3f	; 63
    40c8:	f8 94       	cli
    40ca:	de bf       	out	0x3e, r29	; 62
    40cc:	0f be       	out	0x3f, r0	; 63
    40ce:	cd bf       	out	0x3d, r28	; 61
    40d0:	29 87       	std	Y+9, r18	; 0x09
    40d2:	3a 87       	std	Y+10, r19	; 0x0a
    40d4:	4b 87       	std	Y+11, r20	; 0x0b
    40d6:	5c 87       	std	Y+12, r21	; 0x0c
    40d8:	6d 87       	std	Y+13, r22	; 0x0d
    40da:	7e 87       	std	Y+14, r23	; 0x0e
    40dc:	8f 87       	std	Y+15, r24	; 0x0f
    40de:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    40e0:	ce 01       	movw	r24, r28
    40e2:	01 96       	adiw	r24, 0x01	; 1
    40e4:	0e 94 b0 20 	call	0x4160	; 0x4160 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    40e8:	ce 01       	movw	r24, r28
    40ea:	09 96       	adiw	r24, 0x09	; 9
    40ec:	09 85       	ldd	r16, Y+9	; 0x09
    40ee:	1a 85       	ldd	r17, Y+10	; 0x0a
    40f0:	2b 85       	ldd	r18, Y+11	; 0x0b
    40f2:	3c 85       	ldd	r19, Y+12	; 0x0c
    40f4:	4d 85       	ldd	r20, Y+13	; 0x0d
    40f6:	5e 85       	ldd	r21, Y+14	; 0x0e
    40f8:	6f 85       	ldd	r22, Y+15	; 0x0f
    40fa:	78 89       	ldd	r23, Y+16	; 0x10
    40fc:	89 80       	ldd	r8, Y+1	; 0x01
    40fe:	9a 80       	ldd	r9, Y+2	; 0x02
    4100:	ab 80       	ldd	r10, Y+3	; 0x03
    4102:	bc 80       	ldd	r11, Y+4	; 0x04
    4104:	cd 80       	ldd	r12, Y+5	; 0x05
    4106:	de 80       	ldd	r13, Y+6	; 0x06
    4108:	ef 80       	ldd	r14, Y+7	; 0x07
    410a:	f8 84       	ldd	r15, Y+8	; 0x08
    410c:	0e 94 0e 21 	call	0x421c	; 0x421c <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    4110:	8f 3f       	cpi	r24, 0xFF	; 255
    4112:	61 f0       	breq	.+24     	; 0x412c <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    4114:	29 85       	ldd	r18, Y+9	; 0x09
    4116:	3a 85       	ldd	r19, Y+10	; 0x0a
    4118:	4b 85       	ldd	r20, Y+11	; 0x0b
    411a:	5c 85       	ldd	r21, Y+12	; 0x0c
    411c:	6d 85       	ldd	r22, Y+13	; 0x0d
    411e:	7e 85       	ldd	r23, Y+14	; 0x0e
    4120:	8f 85       	ldd	r24, Y+15	; 0x0f
    4122:	98 89       	ldd	r25, Y+16	; 0x10
    4124:	0e 94 f9 1e 	call	0x3df2	; 0x3df2 <nrk_wait>

	return NRK_OK;
    4128:	81 e0       	ldi	r24, 0x01	; 1
    412a:	01 c0       	rjmp	.+2      	; 0x412e <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    412c:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    412e:	60 96       	adiw	r28, 0x10	; 16
    4130:	0f b6       	in	r0, 0x3f	; 63
    4132:	f8 94       	cli
    4134:	de bf       	out	0x3e, r29	; 62
    4136:	0f be       	out	0x3f, r0	; 63
    4138:	cd bf       	out	0x3d, r28	; 61
    413a:	cf 91       	pop	r28
    413c:	df 91       	pop	r29
    413e:	1f 91       	pop	r17
    4140:	0f 91       	pop	r16
    4142:	ff 90       	pop	r15
    4144:	ef 90       	pop	r14
    4146:	df 90       	pop	r13
    4148:	cf 90       	pop	r12
    414a:	bf 90       	pop	r11
    414c:	af 90       	pop	r10
    414e:	9f 90       	pop	r9
    4150:	8f 90       	pop	r8
    4152:	08 95       	ret

00004154 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    4154:	e0 91 f2 06 	lds	r30, 0x06F2
    4158:	f0 91 f3 06 	lds	r31, 0x06F3
}
    415c:	80 85       	ldd	r24, Z+8	; 0x08
    415e:	08 95       	ret

00004160 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4160:	ef 92       	push	r14
    4162:	ff 92       	push	r15
    4164:	0f 93       	push	r16
    4166:	1f 93       	push	r17
    4168:	cf 93       	push	r28
    416a:	df 93       	push	r29
    416c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    416e:	1c 82       	std	Y+4, r1	; 0x04
    4170:	1d 82       	std	Y+5, r1	; 0x05
    4172:	1e 82       	std	Y+6, r1	; 0x06
    4174:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4176:	80 91 e9 06 	lds	r24, 0x06E9
    417a:	90 91 ea 06 	lds	r25, 0x06EA
    417e:	a0 91 eb 06 	lds	r26, 0x06EB
    4182:	b0 91 ec 06 	lds	r27, 0x06EC
    4186:	88 83       	st	Y, r24
    4188:	99 83       	std	Y+1, r25	; 0x01
    418a:	aa 83       	std	Y+2, r26	; 0x02
    418c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    418e:	e0 90 ed 06 	lds	r14, 0x06ED
    4192:	f0 90 ee 06 	lds	r15, 0x06EE
    4196:	00 91 ef 06 	lds	r16, 0x06EF
    419a:	10 91 f0 06 	lds	r17, 0x06F0
    419e:	ec 82       	std	Y+4, r14	; 0x04
    41a0:	fd 82       	std	Y+5, r15	; 0x05
    41a2:	0e 83       	std	Y+6, r16	; 0x06
    41a4:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    41a6:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    41aa:	68 2f       	mov	r22, r24
    41ac:	70 e0       	ldi	r23, 0x00	; 0
    41ae:	80 e0       	ldi	r24, 0x00	; 0
    41b0:	90 e0       	ldi	r25, 0x00	; 0
    41b2:	23 eb       	ldi	r18, 0xB3	; 179
    41b4:	36 ee       	ldi	r19, 0xE6	; 230
    41b6:	4e e0       	ldi	r20, 0x0E	; 14
    41b8:	50 e0       	ldi	r21, 0x00	; 0
    41ba:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    41be:	6e 0d       	add	r22, r14
    41c0:	7f 1d       	adc	r23, r15
    41c2:	80 1f       	adc	r24, r16
    41c4:	91 1f       	adc	r25, r17
    41c6:	6c 83       	std	Y+4, r22	; 0x04
    41c8:	7d 83       	std	Y+5, r23	; 0x05
    41ca:	8e 83       	std	Y+6, r24	; 0x06
    41cc:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    41ce:	13 c0       	rjmp	.+38     	; 0x41f6 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    41d0:	80 50       	subi	r24, 0x00	; 0
    41d2:	9a 4c       	sbci	r25, 0xCA	; 202
    41d4:	aa 49       	sbci	r26, 0x9A	; 154
    41d6:	bb 43       	sbci	r27, 0x3B	; 59
    41d8:	8c 83       	std	Y+4, r24	; 0x04
    41da:	9d 83       	std	Y+5, r25	; 0x05
    41dc:	ae 83       	std	Y+6, r26	; 0x06
    41de:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    41e0:	88 81       	ld	r24, Y
    41e2:	99 81       	ldd	r25, Y+1	; 0x01
    41e4:	aa 81       	ldd	r26, Y+2	; 0x02
    41e6:	bb 81       	ldd	r27, Y+3	; 0x03
    41e8:	01 96       	adiw	r24, 0x01	; 1
    41ea:	a1 1d       	adc	r26, r1
    41ec:	b1 1d       	adc	r27, r1
    41ee:	88 83       	st	Y, r24
    41f0:	99 83       	std	Y+1, r25	; 0x01
    41f2:	aa 83       	std	Y+2, r26	; 0x02
    41f4:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    41f6:	8c 81       	ldd	r24, Y+4	; 0x04
    41f8:	9d 81       	ldd	r25, Y+5	; 0x05
    41fa:	ae 81       	ldd	r26, Y+6	; 0x06
    41fc:	bf 81       	ldd	r27, Y+7	; 0x07
    41fe:	80 30       	cpi	r24, 0x00	; 0
    4200:	2a ec       	ldi	r18, 0xCA	; 202
    4202:	92 07       	cpc	r25, r18
    4204:	2a e9       	ldi	r18, 0x9A	; 154
    4206:	a2 07       	cpc	r26, r18
    4208:	2b e3       	ldi	r18, 0x3B	; 59
    420a:	b2 07       	cpc	r27, r18
    420c:	08 f7       	brcc	.-62     	; 0x41d0 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    420e:	df 91       	pop	r29
    4210:	cf 91       	pop	r28
    4212:	1f 91       	pop	r17
    4214:	0f 91       	pop	r16
    4216:	ff 90       	pop	r15
    4218:	ef 90       	pop	r14
    421a:	08 95       	ret

0000421c <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    421c:	8f 92       	push	r8
    421e:	9f 92       	push	r9
    4220:	af 92       	push	r10
    4222:	bf 92       	push	r11
    4224:	cf 92       	push	r12
    4226:	df 92       	push	r13
    4228:	ef 92       	push	r14
    422a:	ff 92       	push	r15
    422c:	0f 93       	push	r16
    422e:	1f 93       	push	r17
    4230:	df 93       	push	r29
    4232:	cf 93       	push	r28
    4234:	cd b7       	in	r28, 0x3d	; 61
    4236:	de b7       	in	r29, 0x3e	; 62
    4238:	60 97       	sbiw	r28, 0x10	; 16
    423a:	0f b6       	in	r0, 0x3f	; 63
    423c:	f8 94       	cli
    423e:	de bf       	out	0x3e, r29	; 62
    4240:	0f be       	out	0x3f, r0	; 63
    4242:	cd bf       	out	0x3d, r28	; 61
    4244:	fc 01       	movw	r30, r24
    4246:	09 83       	std	Y+1, r16	; 0x01
    4248:	1a 83       	std	Y+2, r17	; 0x02
    424a:	2b 83       	std	Y+3, r18	; 0x03
    424c:	3c 83       	std	Y+4, r19	; 0x04
    424e:	4d 83       	std	Y+5, r20	; 0x05
    4250:	5e 83       	std	Y+6, r21	; 0x06
    4252:	6f 83       	std	Y+7, r22	; 0x07
    4254:	78 87       	std	Y+8, r23	; 0x08
    4256:	89 86       	std	Y+9, r8	; 0x09
    4258:	9a 86       	std	Y+10, r9	; 0x0a
    425a:	ab 86       	std	Y+11, r10	; 0x0b
    425c:	bc 86       	std	Y+12, r11	; 0x0c
    425e:	cd 86       	std	Y+13, r12	; 0x0d
    4260:	de 86       	std	Y+14, r13	; 0x0e
    4262:	ef 86       	std	Y+15, r14	; 0x0f
    4264:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4266:	e9 80       	ldd	r14, Y+1	; 0x01
    4268:	fa 80       	ldd	r15, Y+2	; 0x02
    426a:	0b 81       	ldd	r16, Y+3	; 0x03
    426c:	1c 81       	ldd	r17, Y+4	; 0x04
    426e:	2d 81       	ldd	r18, Y+5	; 0x05
    4270:	3e 81       	ldd	r19, Y+6	; 0x06
    4272:	4f 81       	ldd	r20, Y+7	; 0x07
    4274:	58 85       	ldd	r21, Y+8	; 0x08
    4276:	a9 84       	ldd	r10, Y+9	; 0x09
    4278:	ba 84       	ldd	r11, Y+10	; 0x0a
    427a:	cb 84       	ldd	r12, Y+11	; 0x0b
    427c:	dc 84       	ldd	r13, Y+12	; 0x0c
    427e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4280:	9e 85       	ldd	r25, Y+14	; 0x0e
    4282:	af 85       	ldd	r26, Y+15	; 0x0f
    4284:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4286:	ea 14       	cp	r14, r10
    4288:	fb 04       	cpc	r15, r11
    428a:	0c 05       	cpc	r16, r12
    428c:	1d 05       	cpc	r17, r13
    428e:	08 f4       	brcc	.+2      	; 0x4292 <nrk_time_sub+0x76>
    4290:	40 c0       	rjmp	.+128    	; 0x4312 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4292:	ae 14       	cp	r10, r14
    4294:	bf 04       	cpc	r11, r15
    4296:	c0 06       	cpc	r12, r16
    4298:	d1 06       	cpc	r13, r17
    429a:	91 f4       	brne	.+36     	; 0x42c0 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    429c:	28 17       	cp	r18, r24
    429e:	39 07       	cpc	r19, r25
    42a0:	4a 07       	cpc	r20, r26
    42a2:	5b 07       	cpc	r21, r27
    42a4:	b0 f1       	brcs	.+108    	; 0x4312 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    42a6:	28 1b       	sub	r18, r24
    42a8:	39 0b       	sbc	r19, r25
    42aa:	4a 0b       	sbc	r20, r26
    42ac:	5b 0b       	sbc	r21, r27
    42ae:	24 83       	std	Z+4, r18	; 0x04
    42b0:	35 83       	std	Z+5, r19	; 0x05
    42b2:	46 83       	std	Z+6, r20	; 0x06
    42b4:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    42b6:	10 82       	st	Z, r1
    42b8:	11 82       	std	Z+1, r1	; 0x01
    42ba:	12 82       	std	Z+2, r1	; 0x02
    42bc:	13 82       	std	Z+3, r1	; 0x03
    42be:	27 c0       	rjmp	.+78     	; 0x430e <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    42c0:	28 17       	cp	r18, r24
    42c2:	39 07       	cpc	r19, r25
    42c4:	4a 07       	cpc	r20, r26
    42c6:	5b 07       	cpc	r21, r27
    42c8:	90 f4       	brcc	.+36     	; 0x42ee <nrk_time_sub+0xd2>
{
	high.secs--;
    42ca:	08 94       	sec
    42cc:	e1 08       	sbc	r14, r1
    42ce:	f1 08       	sbc	r15, r1
    42d0:	01 09       	sbc	r16, r1
    42d2:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    42d4:	ea 18       	sub	r14, r10
    42d6:	fb 08       	sbc	r15, r11
    42d8:	0c 09       	sbc	r16, r12
    42da:	1d 09       	sbc	r17, r13
    42dc:	e0 82       	st	Z, r14
    42de:	f1 82       	std	Z+1, r15	; 0x01
    42e0:	02 83       	std	Z+2, r16	; 0x02
    42e2:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    42e4:	20 50       	subi	r18, 0x00	; 0
    42e6:	36 43       	sbci	r19, 0x36	; 54
    42e8:	45 46       	sbci	r20, 0x65	; 101
    42ea:	54 4c       	sbci	r21, 0xC4	; 196
    42ec:	08 c0       	rjmp	.+16     	; 0x42fe <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    42ee:	ea 18       	sub	r14, r10
    42f0:	fb 08       	sbc	r15, r11
    42f2:	0c 09       	sbc	r16, r12
    42f4:	1d 09       	sbc	r17, r13
    42f6:	e0 82       	st	Z, r14
    42f8:	f1 82       	std	Z+1, r15	; 0x01
    42fa:	02 83       	std	Z+2, r16	; 0x02
    42fc:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    42fe:	28 1b       	sub	r18, r24
    4300:	39 0b       	sbc	r19, r25
    4302:	4a 0b       	sbc	r20, r26
    4304:	5b 0b       	sbc	r21, r27
    4306:	24 83       	std	Z+4, r18	; 0x04
    4308:	35 83       	std	Z+5, r19	; 0x05
    430a:	46 83       	std	Z+6, r20	; 0x06
    430c:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    430e:	81 e0       	ldi	r24, 0x01	; 1
    4310:	01 c0       	rjmp	.+2      	; 0x4314 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4312:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4314:	60 96       	adiw	r28, 0x10	; 16
    4316:	0f b6       	in	r0, 0x3f	; 63
    4318:	f8 94       	cli
    431a:	de bf       	out	0x3e, r29	; 62
    431c:	0f be       	out	0x3f, r0	; 63
    431e:	cd bf       	out	0x3d, r28	; 61
    4320:	cf 91       	pop	r28
    4322:	df 91       	pop	r29
    4324:	1f 91       	pop	r17
    4326:	0f 91       	pop	r16
    4328:	ff 90       	pop	r15
    432a:	ef 90       	pop	r14
    432c:	df 90       	pop	r13
    432e:	cf 90       	pop	r12
    4330:	bf 90       	pop	r11
    4332:	af 90       	pop	r10
    4334:	9f 90       	pop	r9
    4336:	8f 90       	pop	r8
    4338:	08 95       	ret

0000433a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    433a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    433c:	14 c0       	rjmp	.+40     	; 0x4366 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    433e:	20 50       	subi	r18, 0x00	; 0
    4340:	3a 4c       	sbci	r19, 0xCA	; 202
    4342:	4a 49       	sbci	r20, 0x9A	; 154
    4344:	5b 43       	sbci	r21, 0x3B	; 59
    4346:	24 83       	std	Z+4, r18	; 0x04
    4348:	35 83       	std	Z+5, r19	; 0x05
    434a:	46 83       	std	Z+6, r20	; 0x06
    434c:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    434e:	20 81       	ld	r18, Z
    4350:	31 81       	ldd	r19, Z+1	; 0x01
    4352:	42 81       	ldd	r20, Z+2	; 0x02
    4354:	53 81       	ldd	r21, Z+3	; 0x03
    4356:	2f 5f       	subi	r18, 0xFF	; 255
    4358:	3f 4f       	sbci	r19, 0xFF	; 255
    435a:	4f 4f       	sbci	r20, 0xFF	; 255
    435c:	5f 4f       	sbci	r21, 0xFF	; 255
    435e:	20 83       	st	Z, r18
    4360:	31 83       	std	Z+1, r19	; 0x01
    4362:	42 83       	std	Z+2, r20	; 0x02
    4364:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4366:	24 81       	ldd	r18, Z+4	; 0x04
    4368:	35 81       	ldd	r19, Z+5	; 0x05
    436a:	46 81       	ldd	r20, Z+6	; 0x06
    436c:	57 81       	ldd	r21, Z+7	; 0x07
    436e:	20 30       	cpi	r18, 0x00	; 0
    4370:	8a ec       	ldi	r24, 0xCA	; 202
    4372:	38 07       	cpc	r19, r24
    4374:	8a e9       	ldi	r24, 0x9A	; 154
    4376:	48 07       	cpc	r20, r24
    4378:	8b e3       	ldi	r24, 0x3B	; 59
    437a:	58 07       	cpc	r21, r24
    437c:	00 f7       	brcc	.-64     	; 0x433e <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    437e:	08 95       	ret

00004380 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4380:	8f 92       	push	r8
    4382:	9f 92       	push	r9
    4384:	af 92       	push	r10
    4386:	bf 92       	push	r11
    4388:	cf 92       	push	r12
    438a:	df 92       	push	r13
    438c:	ef 92       	push	r14
    438e:	ff 92       	push	r15
    4390:	0f 93       	push	r16
    4392:	1f 93       	push	r17
    4394:	df 93       	push	r29
    4396:	cf 93       	push	r28
    4398:	cd b7       	in	r28, 0x3d	; 61
    439a:	de b7       	in	r29, 0x3e	; 62
    439c:	60 97       	sbiw	r28, 0x10	; 16
    439e:	0f b6       	in	r0, 0x3f	; 63
    43a0:	f8 94       	cli
    43a2:	de bf       	out	0x3e, r29	; 62
    43a4:	0f be       	out	0x3f, r0	; 63
    43a6:	cd bf       	out	0x3d, r28	; 61
    43a8:	09 83       	std	Y+1, r16	; 0x01
    43aa:	1a 83       	std	Y+2, r17	; 0x02
    43ac:	2b 83       	std	Y+3, r18	; 0x03
    43ae:	3c 83       	std	Y+4, r19	; 0x04
    43b0:	4d 83       	std	Y+5, r20	; 0x05
    43b2:	5e 83       	std	Y+6, r21	; 0x06
    43b4:	6f 83       	std	Y+7, r22	; 0x07
    43b6:	78 87       	std	Y+8, r23	; 0x08
    43b8:	89 86       	std	Y+9, r8	; 0x09
    43ba:	9a 86       	std	Y+10, r9	; 0x0a
    43bc:	ab 86       	std	Y+11, r10	; 0x0b
    43be:	bc 86       	std	Y+12, r11	; 0x0c
    43c0:	cd 86       	std	Y+13, r12	; 0x0d
    43c2:	de 86       	std	Y+14, r13	; 0x0e
    43c4:	ef 86       	std	Y+15, r14	; 0x0f
    43c6:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    43c8:	29 85       	ldd	r18, Y+9	; 0x09
    43ca:	3a 85       	ldd	r19, Y+10	; 0x0a
    43cc:	4b 85       	ldd	r20, Y+11	; 0x0b
    43ce:	5c 85       	ldd	r21, Y+12	; 0x0c
    43d0:	e9 80       	ldd	r14, Y+1	; 0x01
    43d2:	fa 80       	ldd	r15, Y+2	; 0x02
    43d4:	0b 81       	ldd	r16, Y+3	; 0x03
    43d6:	1c 81       	ldd	r17, Y+4	; 0x04
    43d8:	2e 0d       	add	r18, r14
    43da:	3f 1d       	adc	r19, r15
    43dc:	40 1f       	adc	r20, r16
    43de:	51 1f       	adc	r21, r17
    43e0:	fc 01       	movw	r30, r24
    43e2:	20 83       	st	Z, r18
    43e4:	31 83       	std	Z+1, r19	; 0x01
    43e6:	42 83       	std	Z+2, r20	; 0x02
    43e8:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    43ea:	2d 85       	ldd	r18, Y+13	; 0x0d
    43ec:	3e 85       	ldd	r19, Y+14	; 0x0e
    43ee:	4f 85       	ldd	r20, Y+15	; 0x0f
    43f0:	58 89       	ldd	r21, Y+16	; 0x10
    43f2:	ed 80       	ldd	r14, Y+5	; 0x05
    43f4:	fe 80       	ldd	r15, Y+6	; 0x06
    43f6:	0f 81       	ldd	r16, Y+7	; 0x07
    43f8:	18 85       	ldd	r17, Y+8	; 0x08
    43fa:	2e 0d       	add	r18, r14
    43fc:	3f 1d       	adc	r19, r15
    43fe:	40 1f       	adc	r20, r16
    4400:	51 1f       	adc	r21, r17
    4402:	24 83       	std	Z+4, r18	; 0x04
    4404:	35 83       	std	Z+5, r19	; 0x05
    4406:	46 83       	std	Z+6, r20	; 0x06
    4408:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    440a:	0e 94 9d 21 	call	0x433a	; 0x433a <nrk_time_compact_nanos>
return NRK_OK;
}
    440e:	81 e0       	ldi	r24, 0x01	; 1
    4410:	60 96       	adiw	r28, 0x10	; 16
    4412:	0f b6       	in	r0, 0x3f	; 63
    4414:	f8 94       	cli
    4416:	de bf       	out	0x3e, r29	; 62
    4418:	0f be       	out	0x3f, r0	; 63
    441a:	cd bf       	out	0x3d, r28	; 61
    441c:	cf 91       	pop	r28
    441e:	df 91       	pop	r29
    4420:	1f 91       	pop	r17
    4422:	0f 91       	pop	r16
    4424:	ff 90       	pop	r15
    4426:	ef 90       	pop	r14
    4428:	df 90       	pop	r13
    442a:	cf 90       	pop	r12
    442c:	bf 90       	pop	r11
    442e:	af 90       	pop	r10
    4430:	9f 90       	pop	r9
    4432:	8f 90       	pop	r8
    4434:	08 95       	ret

00004436 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4436:	60 93 e9 06 	sts	0x06E9, r22
    443a:	70 93 ea 06 	sts	0x06EA, r23
    443e:	80 93 eb 06 	sts	0x06EB, r24
    4442:	90 93 ec 06 	sts	0x06EC, r25
  nrk_system_time.nano_secs=nano_secs;
    4446:	20 93 ed 06 	sts	0x06ED, r18
    444a:	30 93 ee 06 	sts	0x06EE, r19
    444e:	40 93 ef 06 	sts	0x06EF, r20
    4452:	50 93 f0 06 	sts	0x06F0, r21
}
    4456:	08 95       	ret

00004458 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4458:	8f 92       	push	r8
    445a:	9f 92       	push	r9
    445c:	af 92       	push	r10
    445e:	bf 92       	push	r11
    4460:	cf 92       	push	r12
    4462:	df 92       	push	r13
    4464:	ef 92       	push	r14
    4466:	ff 92       	push	r15
    4468:	0f 93       	push	r16
    446a:	1f 93       	push	r17
    446c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    446e:	20 81       	ld	r18, Z
    4470:	31 81       	ldd	r19, Z+1	; 0x01
    4472:	42 81       	ldd	r20, Z+2	; 0x02
    4474:	53 81       	ldd	r21, Z+3	; 0x03
    4476:	64 81       	ldd	r22, Z+4	; 0x04
    4478:	75 81       	ldd	r23, Z+5	; 0x05
    447a:	86 81       	ldd	r24, Z+6	; 0x06
    447c:	97 81       	ldd	r25, Z+7	; 0x07
    447e:	21 15       	cp	r18, r1
    4480:	31 05       	cpc	r19, r1
    4482:	41 05       	cpc	r20, r1
    4484:	51 05       	cpc	r21, r1
    4486:	09 f4       	brne	.+2      	; 0x448a <_nrk_time_to_ticks+0x32>
    4488:	61 c0       	rjmp	.+194    	; 0x454c <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    448a:	22 34       	cpi	r18, 0x42	; 66
    448c:	31 05       	cpc	r19, r1
    448e:	41 05       	cpc	r20, r1
    4490:	51 05       	cpc	r21, r1
    4492:	08 f0       	brcs	.+2      	; 0x4496 <_nrk_time_to_ticks+0x3e>
    4494:	62 c0       	rjmp	.+196    	; 0x455a <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4496:	5b 01       	movw	r10, r22
    4498:	6c 01       	movw	r12, r24
    449a:	ee 24       	eor	r14, r14
    449c:	ff 24       	eor	r15, r15
    449e:	87 01       	movw	r16, r14
    44a0:	60 e0       	ldi	r22, 0x00	; 0
    44a2:	38 c0       	rjmp	.+112    	; 0x4514 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    44a4:	8a 2c       	mov	r8, r10
    44a6:	ab 2d       	mov	r26, r11
    44a8:	a6 53       	subi	r26, 0x36	; 54
    44aa:	f1 e0       	ldi	r31, 0x01	; 1
    44ac:	ab 15       	cp	r26, r11
    44ae:	08 f0       	brcs	.+2      	; 0x44b2 <_nrk_time_to_ticks+0x5a>
    44b0:	f0 e0       	ldi	r31, 0x00	; 0
    44b2:	8c 2d       	mov	r24, r12
    44b4:	86 56       	subi	r24, 0x66	; 102
    44b6:	91 e0       	ldi	r25, 0x01	; 1
    44b8:	8c 15       	cp	r24, r12
    44ba:	08 f0       	brcs	.+2      	; 0x44be <_nrk_time_to_ticks+0x66>
    44bc:	90 e0       	ldi	r25, 0x00	; 0
    44be:	f8 0f       	add	r31, r24
    44c0:	71 e0       	ldi	r23, 0x01	; 1
    44c2:	f8 17       	cp	r31, r24
    44c4:	08 f0       	brcs	.+2      	; 0x44c8 <_nrk_time_to_ticks+0x70>
    44c6:	70 e0       	ldi	r23, 0x00	; 0
    44c8:	97 2b       	or	r25, r23
    44ca:	7d 2d       	mov	r23, r13
    44cc:	75 5c       	subi	r23, 0xC5	; 197
    44ce:	e1 e0       	ldi	r30, 0x01	; 1
    44d0:	7d 15       	cp	r23, r13
    44d2:	08 f0       	brcs	.+2      	; 0x44d6 <_nrk_time_to_ticks+0x7e>
    44d4:	e0 e0       	ldi	r30, 0x00	; 0
    44d6:	97 0f       	add	r25, r23
    44d8:	81 e0       	ldi	r24, 0x01	; 1
    44da:	97 17       	cp	r25, r23
    44dc:	08 f0       	brcs	.+2      	; 0x44e0 <_nrk_time_to_ticks+0x88>
    44de:	80 e0       	ldi	r24, 0x00	; 0
    44e0:	8e 2b       	or	r24, r30
    44e2:	8e 0d       	add	r24, r14
    44e4:	e1 e0       	ldi	r30, 0x01	; 1
    44e6:	8e 15       	cp	r24, r14
    44e8:	08 f0       	brcs	.+2      	; 0x44ec <_nrk_time_to_ticks+0x94>
    44ea:	e0 e0       	ldi	r30, 0x00	; 0
    44ec:	ef 0d       	add	r30, r15
    44ee:	71 e0       	ldi	r23, 0x01	; 1
    44f0:	ef 15       	cp	r30, r15
    44f2:	08 f0       	brcs	.+2      	; 0x44f6 <_nrk_time_to_ticks+0x9e>
    44f4:	70 e0       	ldi	r23, 0x00	; 0
    44f6:	70 0f       	add	r23, r16
    44f8:	b1 e0       	ldi	r27, 0x01	; 1
    44fa:	70 17       	cp	r23, r16
    44fc:	08 f0       	brcs	.+2      	; 0x4500 <_nrk_time_to_ticks+0xa8>
    44fe:	b0 e0       	ldi	r27, 0x00	; 0
    4500:	b1 0f       	add	r27, r17
    4502:	a8 2c       	mov	r10, r8
    4504:	ba 2e       	mov	r11, r26
    4506:	cf 2e       	mov	r12, r31
    4508:	d9 2e       	mov	r13, r25
    450a:	e8 2e       	mov	r14, r24
    450c:	fe 2e       	mov	r15, r30
    450e:	07 2f       	mov	r16, r23
    4510:	1b 2f       	mov	r17, r27
    4512:	6f 5f       	subi	r22, 0xFF	; 255
    4514:	86 2f       	mov	r24, r22
    4516:	90 e0       	ldi	r25, 0x00	; 0
    4518:	a0 e0       	ldi	r26, 0x00	; 0
    451a:	b0 e0       	ldi	r27, 0x00	; 0
    451c:	82 17       	cp	r24, r18
    451e:	93 07       	cpc	r25, r19
    4520:	a4 07       	cpc	r26, r20
    4522:	b5 07       	cpc	r27, r21
    4524:	08 f4       	brcc	.+2      	; 0x4528 <_nrk_time_to_ticks+0xd0>
    4526:	be cf       	rjmp	.-132    	; 0x44a4 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4528:	95 01       	movw	r18, r10
    452a:	a6 01       	movw	r20, r12
    452c:	b7 01       	movw	r22, r14
    452e:	c8 01       	movw	r24, r16
    4530:	a3 eb       	ldi	r26, 0xB3	; 179
    4532:	aa 2e       	mov	r10, r26
    4534:	f6 ee       	ldi	r31, 0xE6	; 230
    4536:	bf 2e       	mov	r11, r31
    4538:	ee e0       	ldi	r30, 0x0E	; 14
    453a:	ce 2e       	mov	r12, r30
    453c:	dd 24       	eor	r13, r13
    453e:	ee 24       	eor	r14, r14
    4540:	ff 24       	eor	r15, r15
    4542:	00 e0       	ldi	r16, 0x00	; 0
    4544:	10 e0       	ldi	r17, 0x00	; 0
    4546:	0e 94 b7 33 	call	0x676e	; 0x676e <__udivdi3>
    454a:	09 c0       	rjmp	.+18     	; 0x455e <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    454c:	23 eb       	ldi	r18, 0xB3	; 179
    454e:	36 ee       	ldi	r19, 0xE6	; 230
    4550:	4e e0       	ldi	r20, 0x0E	; 14
    4552:	50 e0       	ldi	r21, 0x00	; 0
    4554:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    4558:	02 c0       	rjmp	.+4      	; 0x455e <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    455a:	20 e0       	ldi	r18, 0x00	; 0
    455c:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    455e:	c9 01       	movw	r24, r18
    4560:	1f 91       	pop	r17
    4562:	0f 91       	pop	r16
    4564:	ff 90       	pop	r15
    4566:	ef 90       	pop	r14
    4568:	df 90       	pop	r13
    456a:	cf 90       	pop	r12
    456c:	bf 90       	pop	r11
    456e:	af 90       	pop	r10
    4570:	9f 90       	pop	r9
    4572:	8f 90       	pop	r8
    4574:	08 95       	ret

00004576 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4576:	ef 92       	push	r14
    4578:	ff 92       	push	r15
    457a:	0f 93       	push	r16
    457c:	1f 93       	push	r17
    457e:	df 93       	push	r29
    4580:	cf 93       	push	r28
    4582:	cd b7       	in	r28, 0x3d	; 61
    4584:	de b7       	in	r29, 0x3e	; 62
    4586:	28 97       	sbiw	r28, 0x08	; 8
    4588:	0f b6       	in	r0, 0x3f	; 63
    458a:	f8 94       	cli
    458c:	de bf       	out	0x3e, r29	; 62
    458e:	0f be       	out	0x3f, r0	; 63
    4590:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4592:	7b 01       	movw	r14, r22
    4594:	8c 01       	movw	r16, r24
    4596:	ba e0       	ldi	r27, 0x0A	; 10
    4598:	16 95       	lsr	r17
    459a:	07 95       	ror	r16
    459c:	f7 94       	ror	r15
    459e:	e7 94       	ror	r14
    45a0:	ba 95       	dec	r27
    45a2:	d1 f7       	brne	.-12     	; 0x4598 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    45a4:	e9 82       	std	Y+1, r14	; 0x01
    45a6:	fa 82       	std	Y+2, r15	; 0x02
    45a8:	0b 83       	std	Y+3, r16	; 0x03
    45aa:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    45ac:	73 70       	andi	r23, 0x03	; 3
    45ae:	80 70       	andi	r24, 0x00	; 0
    45b0:	90 70       	andi	r25, 0x00	; 0
    45b2:	23 eb       	ldi	r18, 0xB3	; 179
    45b4:	36 ee       	ldi	r19, 0xE6	; 230
    45b6:	4e e0       	ldi	r20, 0x0E	; 14
    45b8:	50 e0       	ldi	r21, 0x00	; 0
    45ba:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    45be:	6d 83       	std	Y+5, r22	; 0x05
    45c0:	7e 83       	std	Y+6, r23	; 0x06
    45c2:	8f 83       	std	Y+7, r24	; 0x07
    45c4:	98 87       	std	Y+8, r25	; 0x08
    45c6:	2e 2d       	mov	r18, r14
    45c8:	3a 81       	ldd	r19, Y+2	; 0x02
    45ca:	4b 81       	ldd	r20, Y+3	; 0x03
    45cc:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    45ce:	28 96       	adiw	r28, 0x08	; 8
    45d0:	0f b6       	in	r0, 0x3f	; 63
    45d2:	f8 94       	cli
    45d4:	de bf       	out	0x3e, r29	; 62
    45d6:	0f be       	out	0x3f, r0	; 63
    45d8:	cd bf       	out	0x3d, r28	; 61
    45da:	cf 91       	pop	r28
    45dc:	df 91       	pop	r29
    45de:	1f 91       	pop	r17
    45e0:	0f 91       	pop	r16
    45e2:	ff 90       	pop	r15
    45e4:	ef 90       	pop	r14
    45e6:	08 95       	ret

000045e8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    45e8:	8f 92       	push	r8
    45ea:	9f 92       	push	r9
    45ec:	af 92       	push	r10
    45ee:	bf 92       	push	r11
    45f0:	cf 92       	push	r12
    45f2:	df 92       	push	r13
    45f4:	ef 92       	push	r14
    45f6:	ff 92       	push	r15
    45f8:	0f 93       	push	r16
    45fa:	1f 93       	push	r17
    45fc:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    45fe:	20 81       	ld	r18, Z
    4600:	31 81       	ldd	r19, Z+1	; 0x01
    4602:	42 81       	ldd	r20, Z+2	; 0x02
    4604:	53 81       	ldd	r21, Z+3	; 0x03
    4606:	64 81       	ldd	r22, Z+4	; 0x04
    4608:	75 81       	ldd	r23, Z+5	; 0x05
    460a:	86 81       	ldd	r24, Z+6	; 0x06
    460c:	97 81       	ldd	r25, Z+7	; 0x07
    460e:	21 15       	cp	r18, r1
    4610:	31 05       	cpc	r19, r1
    4612:	41 05       	cpc	r20, r1
    4614:	51 05       	cpc	r21, r1
    4616:	09 f4       	brne	.+2      	; 0x461a <_nrk_time_to_ticks_long+0x32>
    4618:	5b c0       	rjmp	.+182    	; 0x46d0 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    461a:	5b 01       	movw	r10, r22
    461c:	6c 01       	movw	r12, r24
    461e:	ee 24       	eor	r14, r14
    4620:	ff 24       	eor	r15, r15
    4622:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4624:	60 e0       	ldi	r22, 0x00	; 0
    4626:	38 c0       	rjmp	.+112    	; 0x4698 <_nrk_time_to_ticks_long+0xb0>
    4628:	8a 2c       	mov	r8, r10
    462a:	ab 2d       	mov	r26, r11
    462c:	a6 53       	subi	r26, 0x36	; 54
    462e:	f1 e0       	ldi	r31, 0x01	; 1
    4630:	ab 15       	cp	r26, r11
    4632:	08 f0       	brcs	.+2      	; 0x4636 <_nrk_time_to_ticks_long+0x4e>
    4634:	f0 e0       	ldi	r31, 0x00	; 0
    4636:	8c 2d       	mov	r24, r12
    4638:	86 56       	subi	r24, 0x66	; 102
    463a:	91 e0       	ldi	r25, 0x01	; 1
    463c:	8c 15       	cp	r24, r12
    463e:	08 f0       	brcs	.+2      	; 0x4642 <_nrk_time_to_ticks_long+0x5a>
    4640:	90 e0       	ldi	r25, 0x00	; 0
    4642:	f8 0f       	add	r31, r24
    4644:	71 e0       	ldi	r23, 0x01	; 1
    4646:	f8 17       	cp	r31, r24
    4648:	08 f0       	brcs	.+2      	; 0x464c <_nrk_time_to_ticks_long+0x64>
    464a:	70 e0       	ldi	r23, 0x00	; 0
    464c:	97 2b       	or	r25, r23
    464e:	7d 2d       	mov	r23, r13
    4650:	75 5c       	subi	r23, 0xC5	; 197
    4652:	e1 e0       	ldi	r30, 0x01	; 1
    4654:	7d 15       	cp	r23, r13
    4656:	08 f0       	brcs	.+2      	; 0x465a <_nrk_time_to_ticks_long+0x72>
    4658:	e0 e0       	ldi	r30, 0x00	; 0
    465a:	97 0f       	add	r25, r23
    465c:	81 e0       	ldi	r24, 0x01	; 1
    465e:	97 17       	cp	r25, r23
    4660:	08 f0       	brcs	.+2      	; 0x4664 <_nrk_time_to_ticks_long+0x7c>
    4662:	80 e0       	ldi	r24, 0x00	; 0
    4664:	8e 2b       	or	r24, r30
    4666:	8e 0d       	add	r24, r14
    4668:	e1 e0       	ldi	r30, 0x01	; 1
    466a:	8e 15       	cp	r24, r14
    466c:	08 f0       	brcs	.+2      	; 0x4670 <_nrk_time_to_ticks_long+0x88>
    466e:	e0 e0       	ldi	r30, 0x00	; 0
    4670:	ef 0d       	add	r30, r15
    4672:	71 e0       	ldi	r23, 0x01	; 1
    4674:	ef 15       	cp	r30, r15
    4676:	08 f0       	brcs	.+2      	; 0x467a <_nrk_time_to_ticks_long+0x92>
    4678:	70 e0       	ldi	r23, 0x00	; 0
    467a:	70 0f       	add	r23, r16
    467c:	b1 e0       	ldi	r27, 0x01	; 1
    467e:	70 17       	cp	r23, r16
    4680:	08 f0       	brcs	.+2      	; 0x4684 <_nrk_time_to_ticks_long+0x9c>
    4682:	b0 e0       	ldi	r27, 0x00	; 0
    4684:	b1 0f       	add	r27, r17
    4686:	a8 2c       	mov	r10, r8
    4688:	ba 2e       	mov	r11, r26
    468a:	cf 2e       	mov	r12, r31
    468c:	d9 2e       	mov	r13, r25
    468e:	e8 2e       	mov	r14, r24
    4690:	fe 2e       	mov	r15, r30
    4692:	07 2f       	mov	r16, r23
    4694:	1b 2f       	mov	r17, r27
    4696:	6f 5f       	subi	r22, 0xFF	; 255
    4698:	86 2f       	mov	r24, r22
    469a:	90 e0       	ldi	r25, 0x00	; 0
    469c:	a0 e0       	ldi	r26, 0x00	; 0
    469e:	b0 e0       	ldi	r27, 0x00	; 0
    46a0:	82 17       	cp	r24, r18
    46a2:	93 07       	cpc	r25, r19
    46a4:	a4 07       	cpc	r26, r20
    46a6:	b5 07       	cpc	r27, r21
    46a8:	08 f4       	brcc	.+2      	; 0x46ac <_nrk_time_to_ticks_long+0xc4>
    46aa:	be cf       	rjmp	.-132    	; 0x4628 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    46ac:	95 01       	movw	r18, r10
    46ae:	a6 01       	movw	r20, r12
    46b0:	b7 01       	movw	r22, r14
    46b2:	c8 01       	movw	r24, r16
    46b4:	e3 eb       	ldi	r30, 0xB3	; 179
    46b6:	ae 2e       	mov	r10, r30
    46b8:	06 ee       	ldi	r16, 0xE6	; 230
    46ba:	b0 2e       	mov	r11, r16
    46bc:	1e e0       	ldi	r17, 0x0E	; 14
    46be:	c1 2e       	mov	r12, r17
    46c0:	dd 24       	eor	r13, r13
    46c2:	ee 24       	eor	r14, r14
    46c4:	ff 24       	eor	r15, r15
    46c6:	00 e0       	ldi	r16, 0x00	; 0
    46c8:	10 e0       	ldi	r17, 0x00	; 0
    46ca:	0e 94 b7 33 	call	0x676e	; 0x676e <__udivdi3>
    46ce:	06 c0       	rjmp	.+12     	; 0x46dc <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    46d0:	23 eb       	ldi	r18, 0xB3	; 179
    46d2:	36 ee       	ldi	r19, 0xE6	; 230
    46d4:	4e e0       	ldi	r20, 0x0E	; 14
    46d6:	50 e0       	ldi	r21, 0x00	; 0
    46d8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    46dc:	b9 01       	movw	r22, r18
    46de:	ca 01       	movw	r24, r20
}
return ticks;
}
    46e0:	1f 91       	pop	r17
    46e2:	0f 91       	pop	r16
    46e4:	ff 90       	pop	r15
    46e6:	ef 90       	pop	r14
    46e8:	df 90       	pop	r13
    46ea:	cf 90       	pop	r12
    46ec:	bf 90       	pop	r11
    46ee:	af 90       	pop	r10
    46f0:	9f 90       	pop	r9
    46f2:	8f 90       	pop	r8
    46f4:	08 95       	ret

000046f6 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    46f6:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    46f8:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    46fa:	0e 94 97 19 	call	0x332e	; 0x332e <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    46fe:	0e 94 62 26 	call	0x4cc4	; 0x4cc4 <_nrk_get_next_wakeup>
    4702:	85 31       	cpi	r24, 0x15	; 21
    4704:	10 f4       	brcc	.+4      	; 0x470a <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4706:	10 93 e6 06 	sts	0x06E6, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    470a:	0e 94 d4 27 	call	0x4fa8	; 0x4fa8 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    470e:	80 91 8d 05 	lds	r24, 0x058D
    4712:	85 35       	cpi	r24, 0x55	; 85
    4714:	19 f0       	breq	.+6      	; 0x471c <nrk_idle_task+0x26>
    4716:	88 e0       	ldi	r24, 0x08	; 8
    4718:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    471c:	80 91 7e 10 	lds	r24, 0x107E
    4720:	85 35       	cpi	r24, 0x55	; 85
    4722:	59 f3       	breq	.-42     	; 0x46fa <nrk_idle_task+0x4>
    4724:	88 e0       	ldi	r24, 0x08	; 8
    4726:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>
    472a:	e7 cf       	rjmp	.-50     	; 0x46fa <nrk_idle_task+0x4>

0000472c <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    472c:	2f 92       	push	r2
    472e:	3f 92       	push	r3
    4730:	4f 92       	push	r4
    4732:	5f 92       	push	r5
    4734:	6f 92       	push	r6
    4736:	7f 92       	push	r7
    4738:	8f 92       	push	r8
    473a:	9f 92       	push	r9
    473c:	af 92       	push	r10
    473e:	bf 92       	push	r11
    4740:	cf 92       	push	r12
    4742:	df 92       	push	r13
    4744:	ef 92       	push	r14
    4746:	ff 92       	push	r15
    4748:	0f 93       	push	r16
    474a:	1f 93       	push	r17
    474c:	df 93       	push	r29
    474e:	cf 93       	push	r28
    4750:	0f 92       	push	r0
    4752:	cd b7       	in	r28, 0x3d	; 61
    4754:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    4756:	0e 94 61 26 	call	0x4cc2	; 0x4cc2 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    475a:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    475e:	0e 94 dd 25 	call	0x4bba	; 0x4bba <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4762:	0e 94 e3 25 	call	0x4bc6	; 0x4bc6 <_nrk_high_speed_timer_get>
    4766:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4768:	8a ef       	ldi	r24, 0xFA	; 250
    476a:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    476e:	60 91 68 05 	lds	r22, 0x0568
    4772:	70 e0       	ldi	r23, 0x00	; 0
    4774:	80 e0       	ldi	r24, 0x00	; 0
    4776:	90 e0       	ldi	r25, 0x00	; 0
    4778:	23 eb       	ldi	r18, 0xB3	; 179
    477a:	36 ee       	ldi	r19, 0xE6	; 230
    477c:	4e e0       	ldi	r20, 0x0E	; 14
    477e:	50 e0       	ldi	r21, 0x00	; 0
    4780:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    4784:	7b 01       	movw	r14, r22
    4786:	8c 01       	movw	r16, r24
    4788:	80 91 ed 06 	lds	r24, 0x06ED
    478c:	90 91 ee 06 	lds	r25, 0x06EE
    4790:	a0 91 ef 06 	lds	r26, 0x06EF
    4794:	b0 91 f0 06 	lds	r27, 0x06F0
    4798:	e8 0e       	add	r14, r24
    479a:	f9 1e       	adc	r15, r25
    479c:	0a 1f       	adc	r16, r26
    479e:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47a0:	c8 01       	movw	r24, r16
    47a2:	b7 01       	movw	r22, r14
    47a4:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    47a8:	e6 1a       	sub	r14, r22
    47aa:	f7 0a       	sbc	r15, r23
    47ac:	08 0b       	sbc	r16, r24
    47ae:	19 0b       	sbc	r17, r25
    47b0:	80 91 e9 06 	lds	r24, 0x06E9
    47b4:	90 91 ea 06 	lds	r25, 0x06EA
    47b8:	a0 91 eb 06 	lds	r26, 0x06EB
    47bc:	b0 91 ec 06 	lds	r27, 0x06EC

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47c0:	73 eb       	ldi	r23, 0xB3	; 179
    47c2:	a7 2e       	mov	r10, r23
    47c4:	76 ee       	ldi	r23, 0xE6	; 230
    47c6:	b7 2e       	mov	r11, r23
    47c8:	7e e0       	ldi	r23, 0x0E	; 14
    47ca:	c7 2e       	mov	r12, r23
    47cc:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    47ce:	14 c0       	rjmp	.+40     	; 0x47f8 <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    47d0:	80 e0       	ldi	r24, 0x00	; 0
    47d2:	96 e3       	ldi	r25, 0x36	; 54
    47d4:	a5 e6       	ldi	r26, 0x65	; 101
    47d6:	b4 ec       	ldi	r27, 0xC4	; 196
    47d8:	e8 0e       	add	r14, r24
    47da:	f9 1e       	adc	r15, r25
    47dc:	0a 1f       	adc	r16, r26
    47de:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47e0:	c8 01       	movw	r24, r16
    47e2:	b7 01       	movw	r22, r14
    47e4:	a6 01       	movw	r20, r12
    47e6:	95 01       	movw	r18, r10
    47e8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    47ec:	e6 1a       	sub	r14, r22
    47ee:	f7 0a       	sbc	r15, r23
    47f0:	08 0b       	sbc	r16, r24
    47f2:	19 0b       	sbc	r17, r25
    47f4:	d4 01       	movw	r26, r8
    47f6:	c3 01       	movw	r24, r6
    47f8:	3c 01       	movw	r6, r24
    47fa:	4d 01       	movw	r8, r26
    47fc:	08 94       	sec
    47fe:	61 1c       	adc	r6, r1
    4800:	71 1c       	adc	r7, r1
    4802:	81 1c       	adc	r8, r1
    4804:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4806:	e0 e0       	ldi	r30, 0x00	; 0
    4808:	ee 16       	cp	r14, r30
    480a:	ea ec       	ldi	r30, 0xCA	; 202
    480c:	fe 06       	cpc	r15, r30
    480e:	ea e9       	ldi	r30, 0x9A	; 154
    4810:	0e 07       	cpc	r16, r30
    4812:	eb e3       	ldi	r30, 0x3B	; 59
    4814:	1e 07       	cpc	r17, r30
    4816:	e0 f6       	brcc	.-72     	; 0x47d0 <_nrk_scheduler+0xa4>
    4818:	80 93 e9 06 	sts	0x06E9, r24
    481c:	90 93 ea 06 	sts	0x06EA, r25
    4820:	a0 93 eb 06 	sts	0x06EB, r26
    4824:	b0 93 ec 06 	sts	0x06EC, r27
    4828:	e0 92 ed 06 	sts	0x06ED, r14
    482c:	f0 92 ee 06 	sts	0x06EE, r15
    4830:	00 93 ef 06 	sts	0x06EF, r16
    4834:	10 93 f0 06 	sts	0x06F0, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    4838:	e0 91 f2 06 	lds	r30, 0x06F2
    483c:	f0 91 f3 06 	lds	r31, 0x06F3
    4840:	85 81       	ldd	r24, Z+5	; 0x05
    4842:	88 23       	and	r24, r24
    4844:	b9 f0       	breq	.+46     	; 0x4874 <_nrk_scheduler+0x148>
    4846:	81 85       	ldd	r24, Z+9	; 0x09
    4848:	84 30       	cpi	r24, 0x04	; 4
    484a:	a1 f0       	breq	.+40     	; 0x4874 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    484c:	87 81       	ldd	r24, Z+7	; 0x07
    484e:	82 30       	cpi	r24, 0x02	; 2
    4850:	29 f0       	breq	.+10     	; 0x485c <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4852:	88 23       	and	r24, r24
    4854:	41 f0       	breq	.+16     	; 0x4866 <_nrk_scheduler+0x13a>
    4856:	86 81       	ldd	r24, Z+6	; 0x06
    4858:	88 23       	and	r24, r24
    485a:	11 f4       	brne	.+4      	; 0x4860 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    485c:	85 e0       	ldi	r24, 0x05	; 5
    485e:	01 c0       	rjmp	.+2      	; 0x4862 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4860:	83 e0       	ldi	r24, 0x03	; 3
    4862:	81 87       	std	Z+9, r24	; 0x09
    4864:	04 c0       	rjmp	.+8      	; 0x486e <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4866:	83 e0       	ldi	r24, 0x03	; 3
    4868:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    486a:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    486c:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    486e:	80 85       	ldd	r24, Z+8	; 0x08
    4870:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4874:	e0 91 f2 06 	lds	r30, 0x06F2
    4878:	f0 91 f3 06 	lds	r31, 0x06F3
    487c:	85 8d       	ldd	r24, Z+29	; 0x1d
    487e:	96 8d       	ldd	r25, Z+30	; 0x1e
    4880:	00 97       	sbiw	r24, 0x00	; 0
    4882:	99 f1       	breq	.+102    	; 0x48ea <_nrk_scheduler+0x1be>
    4884:	60 85       	ldd	r22, Z+8	; 0x08
    4886:	66 23       	and	r22, r22
    4888:	81 f1       	breq	.+96     	; 0x48ea <_nrk_scheduler+0x1be>
    488a:	81 85       	ldd	r24, Z+9	; 0x09
    488c:	84 30       	cpi	r24, 0x04	; 4
    488e:	69 f1       	breq	.+90     	; 0x48ea <_nrk_scheduler+0x1be>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    4890:	21 8d       	ldd	r18, Z+25	; 0x19
    4892:	32 8d       	ldd	r19, Z+26	; 0x1a
    4894:	80 91 68 05 	lds	r24, 0x0568
    4898:	90 e0       	ldi	r25, 0x00	; 0
    489a:	28 17       	cp	r18, r24
    489c:	39 07       	cpc	r19, r25
    489e:	50 f4       	brcc	.+20     	; 0x48b4 <_nrk_scheduler+0x188>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    48a0:	82 e0       	ldi	r24, 0x02	; 2
    48a2:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    48a6:	e0 91 f2 06 	lds	r30, 0x06F2
    48aa:	f0 91 f3 06 	lds	r31, 0x06F3
    48ae:	12 8e       	std	Z+26, r1	; 0x1a
    48b0:	11 8e       	std	Z+25, r1	; 0x19
    48b2:	04 c0       	rjmp	.+8      	; 0x48bc <_nrk_scheduler+0x190>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    48b4:	28 1b       	sub	r18, r24
    48b6:	39 0b       	sbc	r19, r25
    48b8:	32 8f       	std	Z+26, r19	; 0x1a
    48ba:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    48bc:	e0 91 f2 06 	lds	r30, 0x06F2
    48c0:	f0 91 f3 06 	lds	r31, 0x06F3
    48c4:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    48c6:	21 8d       	ldd	r18, Z+25	; 0x19
    48c8:	32 8d       	ldd	r19, Z+26	; 0x1a
    48ca:	21 15       	cp	r18, r1
    48cc:	31 05       	cpc	r19, r1
    48ce:	69 f4       	brne	.+26     	; 0x48ea <_nrk_scheduler+0x1be>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    48d0:	83 e0       	ldi	r24, 0x03	; 3
    48d2:	60 2f       	mov	r22, r16
    48d4:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    48d8:	e0 91 f2 06 	lds	r30, 0x06F2
    48dc:	f0 91 f3 06 	lds	r31, 0x06F3
    48e0:	83 e0       	ldi	r24, 0x03	; 3
    48e2:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    48e4:	80 2f       	mov	r24, r16
    48e6:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <nrk_rem_from_readyQ>
    48ea:	6f e2       	ldi	r22, 0x2F	; 47
    48ec:	26 2e       	mov	r2, r22
    48ee:	66 e0       	ldi	r22, 0x06	; 6
    48f0:	36 2e       	mov	r3, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    48f2:	00 e6       	ldi	r16, 0x60	; 96
    48f4:	1a ee       	ldi	r17, 0xEA	; 234
    48f6:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    48f8:	51 e0       	ldi	r21, 0x01	; 1
    48fa:	65 2e       	mov	r6, r21
    48fc:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    48fe:	4a ef       	ldi	r20, 0xFA	; 250
    4900:	e4 2e       	mov	r14, r20
    4902:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4904:	32 e0       	ldi	r19, 0x02	; 2
    4906:	93 2e       	mov	r9, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4908:	91 e0       	ldi	r25, 0x01	; 1
    490a:	a9 2e       	mov	r10, r25
    490c:	b1 2c       	mov	r11, r1
    490e:	c1 2c       	mov	r12, r1
    4910:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4912:	d1 01       	movw	r26, r2
    4914:	13 96       	adiw	r26, 0x03	; 3
    4916:	8c 91       	ld	r24, X
    4918:	13 97       	sbiw	r26, 0x03	; 3
    491a:	8f 3f       	cpi	r24, 0xFF	; 255
    491c:	09 f4       	brne	.+2      	; 0x4920 <_nrk_scheduler+0x1f4>
    491e:	c4 c0       	rjmp	.+392    	; 0x4aa8 <_nrk_scheduler+0x37c>
        nrk_task_TCB[task_ID].suspend_flag=0;
    4920:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4922:	88 23       	and	r24, r24
    4924:	09 f4       	brne	.+2      	; 0x4928 <_nrk_scheduler+0x1fc>
    4926:	43 c0       	rjmp	.+134    	; 0x49ae <_nrk_scheduler+0x282>
    4928:	14 96       	adiw	r26, 0x04	; 4
    492a:	8c 91       	ld	r24, X
    492c:	14 97       	sbiw	r26, 0x04	; 4
    492e:	84 30       	cpi	r24, 0x04	; 4
    4930:	f1 f1       	breq	.+124    	; 0x49ae <_nrk_scheduler+0x282>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4932:	50 96       	adiw	r26, 0x10	; 16
    4934:	4d 91       	ld	r20, X+
    4936:	5c 91       	ld	r21, X
    4938:	51 97       	sbiw	r26, 0x11	; 17
    493a:	80 91 68 05 	lds	r24, 0x0568
    493e:	90 e0       	ldi	r25, 0x00	; 0
    4940:	48 17       	cp	r20, r24
    4942:	59 07       	cpc	r21, r25
    4944:	38 f0       	brcs	.+14     	; 0x4954 <_nrk_scheduler+0x228>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4946:	48 1b       	sub	r20, r24
    4948:	59 0b       	sbc	r21, r25
    494a:	51 96       	adiw	r26, 0x11	; 17
    494c:	5c 93       	st	X, r21
    494e:	4e 93       	st	-X, r20
    4950:	50 97       	sbiw	r26, 0x10	; 16
    4952:	03 c0       	rjmp	.+6      	; 0x495a <_nrk_scheduler+0x22e>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    4954:	f1 01       	movw	r30, r2
    4956:	11 8a       	std	Z+17, r1	; 0x11
    4958:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    495a:	d1 01       	movw	r26, r2
    495c:	52 96       	adiw	r26, 0x12	; 18
    495e:	4d 91       	ld	r20, X+
    4960:	5c 91       	ld	r21, X
    4962:	53 97       	sbiw	r26, 0x13	; 19
    4964:	48 17       	cp	r20, r24
    4966:	59 07       	cpc	r21, r25
    4968:	38 f0       	brcs	.+14     	; 0x4978 <_nrk_scheduler+0x24c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    496a:	48 1b       	sub	r20, r24
    496c:	59 0b       	sbc	r21, r25
    496e:	53 96       	adiw	r26, 0x13	; 19
    4970:	5c 93       	st	X, r21
    4972:	4e 93       	st	-X, r20
    4974:	52 97       	sbiw	r26, 0x12	; 18
    4976:	12 c0       	rjmp	.+36     	; 0x499c <_nrk_scheduler+0x270>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    4978:	f1 01       	movw	r30, r2
    497a:	66 89       	ldd	r22, Z+22	; 0x16
    497c:	77 89       	ldd	r23, Z+23	; 0x17
    497e:	86 17       	cp	r24, r22
    4980:	97 07       	cpc	r25, r23
    4982:	28 f4       	brcc	.+10     	; 0x498e <_nrk_scheduler+0x262>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4984:	68 1b       	sub	r22, r24
    4986:	79 0b       	sbc	r23, r25
    4988:	73 8b       	std	Z+19, r23	; 0x13
    498a:	62 8b       	std	Z+18, r22	; 0x12
    498c:	07 c0       	rjmp	.+14     	; 0x499c <_nrk_scheduler+0x270>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    498e:	0e 94 52 41 	call	0x82a4	; 0x82a4 <__udivmodhi4>
    4992:	d1 01       	movw	r26, r2
    4994:	53 96       	adiw	r26, 0x13	; 19
    4996:	9c 93       	st	X, r25
    4998:	8e 93       	st	-X, r24
    499a:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    499c:	f1 01       	movw	r30, r2
    499e:	82 89       	ldd	r24, Z+18	; 0x12
    49a0:	93 89       	ldd	r25, Z+19	; 0x13
    49a2:	00 97       	sbiw	r24, 0x00	; 0
    49a4:	21 f4       	brne	.+8      	; 0x49ae <_nrk_scheduler+0x282>
    49a6:	86 89       	ldd	r24, Z+22	; 0x16
    49a8:	97 89       	ldd	r25, Z+23	; 0x17
    49aa:	93 8b       	std	Z+19, r25	; 0x13
    49ac:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    49ae:	d1 01       	movw	r26, r2
    49b0:	14 96       	adiw	r26, 0x04	; 4
    49b2:	8c 91       	ld	r24, X
    49b4:	14 97       	sbiw	r26, 0x04	; 4
    49b6:	83 30       	cpi	r24, 0x03	; 3
    49b8:	09 f0       	breq	.+2      	; 0x49bc <_nrk_scheduler+0x290>
    49ba:	76 c0       	rjmp	.+236    	; 0x4aa8 <_nrk_scheduler+0x37c>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    49bc:	50 96       	adiw	r26, 0x10	; 16
    49be:	8d 91       	ld	r24, X+
    49c0:	9c 91       	ld	r25, X
    49c2:	51 97       	sbiw	r26, 0x11	; 17
    49c4:	00 97       	sbiw	r24, 0x00	; 0
    49c6:	09 f0       	breq	.+2      	; 0x49ca <_nrk_scheduler+0x29e>
    49c8:	66 c0       	rjmp	.+204    	; 0x4a96 <_nrk_scheduler+0x36a>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    49ca:	12 96       	adiw	r26, 0x02	; 2
    49cc:	8c 91       	ld	r24, X
    49ce:	12 97       	sbiw	r26, 0x02	; 2
    49d0:	88 23       	and	r24, r24
    49d2:	a9 f0       	breq	.+42     	; 0x49fe <_nrk_scheduler+0x2d2>
    49d4:	11 96       	adiw	r26, 0x01	; 1
    49d6:	8c 91       	ld	r24, X
    49d8:	11 97       	sbiw	r26, 0x01	; 1
    49da:	88 23       	and	r24, r24
    49dc:	81 f0       	breq	.+32     	; 0x49fe <_nrk_scheduler+0x2d2>
    49de:	d6 01       	movw	r26, r12
    49e0:	c5 01       	movw	r24, r10
    49e2:	00 90 e2 06 	lds	r0, 0x06E2
    49e6:	04 c0       	rjmp	.+8      	; 0x49f0 <_nrk_scheduler+0x2c4>
    49e8:	88 0f       	add	r24, r24
    49ea:	99 1f       	adc	r25, r25
    49ec:	aa 1f       	adc	r26, r26
    49ee:	bb 1f       	adc	r27, r27
    49f0:	0a 94       	dec	r0
    49f2:	d2 f7       	brpl	.-12     	; 0x49e8 <_nrk_scheduler+0x2bc>
    49f4:	f1 01       	movw	r30, r2
    49f6:	84 87       	std	Z+12, r24	; 0x0c
    49f8:	95 87       	std	Z+13, r25	; 0x0d
    49fa:	a6 87       	std	Z+14, r26	; 0x0e
    49fc:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    49fe:	d1 01       	movw	r26, r2
    4a00:	12 96       	adiw	r26, 0x02	; 2
    4a02:	1c 92       	st	X, r1
    4a04:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4a06:	11 96       	adiw	r26, 0x01	; 1
    4a08:	1c 92       	st	X, r1
    4a0a:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    4a0c:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4a0e:	5a 96       	adiw	r26, 0x1a	; 26
    4a10:	4d 91       	ld	r20, X+
    4a12:	5c 91       	ld	r21, X
    4a14:	5b 97       	sbiw	r26, 0x1b	; 27
    4a16:	56 96       	adiw	r26, 0x16	; 22
    4a18:	8d 91       	ld	r24, X+
    4a1a:	9c 91       	ld	r25, X
    4a1c:	57 97       	sbiw	r26, 0x17	; 23
    4a1e:	58 96       	adiw	r26, 0x18	; 24
    4a20:	6d 91       	ld	r22, X+
    4a22:	7c 91       	ld	r23, X
    4a24:	59 97       	sbiw	r26, 0x19	; 25
    4a26:	41 30       	cpi	r20, 0x01	; 1
    4a28:	51 05       	cpc	r21, r1
    4a2a:	d9 f4       	brne	.+54     	; 0x4a62 <_nrk_scheduler+0x336>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4a2c:	55 96       	adiw	r26, 0x15	; 21
    4a2e:	7c 93       	st	X, r23
    4a30:	6e 93       	st	-X, r22
    4a32:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    4a34:	14 96       	adiw	r26, 0x04	; 4
    4a36:	9c 92       	st	X, r9
    4a38:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4a3a:	52 96       	adiw	r26, 0x12	; 18
    4a3c:	4d 91       	ld	r20, X+
    4a3e:	5c 91       	ld	r21, X
    4a40:	53 97       	sbiw	r26, 0x13	; 19
    4a42:	51 96       	adiw	r26, 0x11	; 17
    4a44:	5c 93       	st	X, r21
    4a46:	4e 93       	st	-X, r20
    4a48:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4a4a:	00 97       	sbiw	r24, 0x00	; 0
    4a4c:	21 f4       	brne	.+8      	; 0x4a56 <_nrk_scheduler+0x32a>
    4a4e:	51 96       	adiw	r26, 0x11	; 17
    4a50:	fc 92       	st	X, r15
    4a52:	ee 92       	st	-X, r14
    4a54:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    4a56:	82 2f       	mov	r24, r18
    4a58:	29 83       	std	Y+1, r18	; 0x01
    4a5a:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <nrk_add_to_readyQ>
    4a5e:	29 81       	ldd	r18, Y+1	; 0x01
    4a60:	1a c0       	rjmp	.+52     	; 0x4a96 <_nrk_scheduler+0x36a>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4a62:	f1 01       	movw	r30, r2
    4a64:	75 8b       	std	Z+21, r23	; 0x15
    4a66:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4a68:	ba 01       	movw	r22, r20
    4a6a:	61 50       	subi	r22, 0x01	; 1
    4a6c:	70 40       	sbci	r23, 0x00	; 0
    4a6e:	68 9f       	mul	r22, r24
    4a70:	a0 01       	movw	r20, r0
    4a72:	69 9f       	mul	r22, r25
    4a74:	50 0d       	add	r21, r0
    4a76:	78 9f       	mul	r23, r24
    4a78:	50 0d       	add	r21, r0
    4a7a:	11 24       	eor	r1, r1
    4a7c:	51 8b       	std	Z+17, r21	; 0x11
    4a7e:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4a80:	53 8b       	std	Z+19, r21	; 0x13
    4a82:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4a84:	00 97       	sbiw	r24, 0x00	; 0
    4a86:	11 f4       	brne	.+4      	; 0x4a8c <_nrk_scheduler+0x360>
    4a88:	f1 8a       	std	Z+17, r15	; 0x11
    4a8a:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    4a8c:	d1 01       	movw	r26, r2
    4a8e:	5b 96       	adiw	r26, 0x1b	; 27
    4a90:	7c 92       	st	X, r7
    4a92:	6e 92       	st	-X, r6
    4a94:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4a96:	f1 01       	movw	r30, r2
    4a98:	80 89       	ldd	r24, Z+16	; 0x10
    4a9a:	91 89       	ldd	r25, Z+17	; 0x11
    4a9c:	00 97       	sbiw	r24, 0x00	; 0
    4a9e:	21 f0       	breq	.+8      	; 0x4aa8 <_nrk_scheduler+0x37c>
    4aa0:	80 17       	cp	r24, r16
    4aa2:	91 07       	cpc	r25, r17
    4aa4:	08 f4       	brcc	.+2      	; 0x4aa8 <_nrk_scheduler+0x37c>
    4aa6:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4aa8:	2f 5f       	subi	r18, 0xFF	; 255
    4aaa:	81 e2       	ldi	r24, 0x21	; 33
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	28 0e       	add	r2, r24
    4ab0:	39 1e       	adc	r3, r25
    4ab2:	25 30       	cpi	r18, 0x05	; 5
    4ab4:	09 f0       	breq	.+2      	; 0x4ab8 <_nrk_scheduler+0x38c>
    4ab6:	2d cf       	rjmp	.-422    	; 0x4912 <_nrk_scheduler+0x1e6>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4ab8:	0e 94 25 1d 	call	0x3a4a	; 0x3a4a <nrk_get_high_ready_task_ID>
    4abc:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4abe:	28 2f       	mov	r18, r24
    4ac0:	33 27       	eor	r19, r19
    4ac2:	27 fd       	sbrc	r18, 7
    4ac4:	30 95       	com	r19
    4ac6:	f9 01       	movw	r30, r18
    4ac8:	85 e0       	ldi	r24, 0x05	; 5
    4aca:	ee 0f       	add	r30, r30
    4acc:	ff 1f       	adc	r31, r31
    4ace:	8a 95       	dec	r24
    4ad0:	e1 f7       	brne	.-8      	; 0x4aca <_nrk_scheduler+0x39e>
    4ad2:	e2 0f       	add	r30, r18
    4ad4:	f3 1f       	adc	r31, r19
    4ad6:	e6 5d       	subi	r30, 0xD6	; 214
    4ad8:	f9 4f       	sbci	r31, 0xF9	; 249
    4ada:	82 85       	ldd	r24, Z+10	; 0x0a
    4adc:	80 93 f4 06 	sts	0x06F4, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4ae0:	f0 93 e4 06 	sts	0x06E4, r31
    4ae4:	e0 93 e3 06 	sts	0x06E3, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4ae8:	ee 20       	and	r14, r14
    4aea:	b9 f0       	breq	.+46     	; 0x4b1a <_nrk_scheduler+0x3ee>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4aec:	25 8d       	ldd	r18, Z+29	; 0x1d
    4aee:	36 8d       	ldd	r19, Z+30	; 0x1e
    4af0:	21 15       	cp	r18, r1
    4af2:	31 05       	cpc	r19, r1
    4af4:	51 f0       	breq	.+20     	; 0x4b0a <_nrk_scheduler+0x3de>
    4af6:	21 8d       	ldd	r18, Z+25	; 0x19
    4af8:	32 8d       	ldd	r19, Z+26	; 0x1a
    4afa:	2a 3f       	cpi	r18, 0xFA	; 250
    4afc:	31 05       	cpc	r19, r1
    4afe:	28 f4       	brcc	.+10     	; 0x4b0a <_nrk_scheduler+0x3de>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4b00:	20 17       	cp	r18, r16
    4b02:	31 07       	cpc	r19, r17
    4b04:	08 f4       	brcc	.+2      	; 0x4b08 <_nrk_scheduler+0x3dc>
    4b06:	4b c0       	rjmp	.+150    	; 0x4b9e <_nrk_scheduler+0x472>
    4b08:	0d c0       	rjmp	.+26     	; 0x4b24 <_nrk_scheduler+0x3f8>
    4b0a:	98 01       	movw	r18, r16
    4b0c:	0b 3f       	cpi	r16, 0xFB	; 251
    4b0e:	11 05       	cpc	r17, r1
    4b10:	08 f4       	brcc	.+2      	; 0x4b14 <_nrk_scheduler+0x3e8>
    4b12:	45 c0       	rjmp	.+138    	; 0x4b9e <_nrk_scheduler+0x472>
    4b14:	2a ef       	ldi	r18, 0xFA	; 250
    4b16:	30 e0       	ldi	r19, 0x00	; 0
    4b18:	42 c0       	rjmp	.+132    	; 0x4b9e <_nrk_scheduler+0x472>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4b1a:	0b 3f       	cpi	r16, 0xFB	; 251
    4b1c:	11 05       	cpc	r17, r1
    4b1e:	10 f0       	brcs	.+4      	; 0x4b24 <_nrk_scheduler+0x3f8>
    4b20:	0a ef       	ldi	r16, 0xFA	; 250
    4b22:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4b24:	80 93 e5 06 	sts	0x06E5, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4b28:	f0 93 f3 06 	sts	0x06F3, r31
    4b2c:	e0 93 f2 06 	sts	0x06F2, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    4b30:	00 93 68 05 	sts	0x0568, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4b34:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    4b38:	28 2f       	mov	r18, r24
    4b3a:	30 e0       	ldi	r19, 0x00	; 0
    4b3c:	2f 5f       	subi	r18, 0xFF	; 255
    4b3e:	3f 4f       	sbci	r19, 0xFF	; 255
    4b40:	20 17       	cp	r18, r16
    4b42:	31 07       	cpc	r19, r17
    4b44:	40 f0       	brcs	.+16     	; 0x4b56 <_nrk_scheduler+0x42a>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4b46:	0e 94 68 26 	call	0x4cd0	; 0x4cd0 <_nrk_os_timer_get>
    4b4a:	08 2f       	mov	r16, r24
    4b4c:	10 e0       	ldi	r17, 0x00	; 0
    4b4e:	0e 5f       	subi	r16, 0xFE	; 254
    4b50:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    4b52:	00 93 68 05 	sts	0x0568, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4b56:	ee 20       	and	r14, r14
    4b58:	11 f0       	breq	.+4      	; 0x4b5e <_nrk_scheduler+0x432>
    4b5a:	10 92 e6 06 	sts	0x06E6, r1

    _nrk_set_next_wakeup(next_wake);
    4b5e:	80 2f       	mov	r24, r16
    4b60:	0e 94 65 26 	call	0x4cca	; 0x4cca <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    4b64:	c2 01       	movw	r24, r4
    4b66:	6e ee       	ldi	r22, 0xEE	; 238
    4b68:	72 e0       	ldi	r23, 0x02	; 2
    4b6a:	0e 94 f4 25 	call	0x4be8	; 0x4be8 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    4b6e:	0e 94 29 28 	call	0x5052	; 0x5052 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    4b72:	0e 94 8c 33 	call	0x6718	; 0x6718 <nrk_start_high_ready_task>

}
    4b76:	0f 90       	pop	r0
    4b78:	cf 91       	pop	r28
    4b7a:	df 91       	pop	r29
    4b7c:	1f 91       	pop	r17
    4b7e:	0f 91       	pop	r16
    4b80:	ff 90       	pop	r15
    4b82:	ef 90       	pop	r14
    4b84:	df 90       	pop	r13
    4b86:	cf 90       	pop	r12
    4b88:	bf 90       	pop	r11
    4b8a:	af 90       	pop	r10
    4b8c:	9f 90       	pop	r9
    4b8e:	8f 90       	pop	r8
    4b90:	7f 90       	pop	r7
    4b92:	6f 90       	pop	r6
    4b94:	5f 90       	pop	r5
    4b96:	4f 90       	pop	r4
    4b98:	3f 90       	pop	r3
    4b9a:	2f 90       	pop	r2
    4b9c:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4b9e:	89 01       	movw	r16, r18
    4ba0:	c1 cf       	rjmp	.-126    	; 0x4b24 <_nrk_scheduler+0x3f8>

00004ba2 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    4baa:	01 97       	sbiw	r24, 0x01	; 1
    4bac:	d1 f7       	brne	.-12     	; 0x4ba2 <nrk_spin_wait_us>

}
    4bae:	08 95       	ret

00004bb0 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4bb0:	1e bc       	out	0x2e, r1	; 46
}
    4bb2:	08 95       	ret

00004bb4 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4bb4:	81 e0       	ldi	r24, 0x01	; 1
    4bb6:	8e bd       	out	0x2e, r24	; 46
}
    4bb8:	08 95       	ret

00004bba <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4bba:	80 b5       	in	r24, 0x20	; 32
    4bbc:	81 60       	ori	r24, 0x01	; 1
    4bbe:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4bc0:	1d bc       	out	0x2d, r1	; 45
    4bc2:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4bc4:	08 95       	ret

00004bc6 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4bc6:	df 93       	push	r29
    4bc8:	cf 93       	push	r28
    4bca:	00 d0       	rcall	.+0      	; 0x4bcc <_nrk_high_speed_timer_get+0x6>
    4bcc:	cd b7       	in	r28, 0x3d	; 61
    4bce:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4bd0:	8c b5       	in	r24, 0x2c	; 44
    4bd2:	9d b5       	in	r25, 0x2d	; 45
    4bd4:	9a 83       	std	Y+2, r25	; 0x02
    4bd6:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4bd8:	29 81       	ldd	r18, Y+1	; 0x01
    4bda:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4bdc:	c9 01       	movw	r24, r18
    4bde:	0f 90       	pop	r0
    4be0:	0f 90       	pop	r0
    4be2:	cf 91       	pop	r28
    4be4:	df 91       	pop	r29
    4be6:	08 95       	ret

00004be8 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4be8:	ef 92       	push	r14
    4bea:	ff 92       	push	r15
    4bec:	0f 93       	push	r16
    4bee:	1f 93       	push	r17
    4bf0:	cf 93       	push	r28
    4bf2:	df 93       	push	r29
    4bf4:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4bf6:	8f ef       	ldi	r24, 0xFF	; 255
    4bf8:	c9 37       	cpi	r28, 0x79	; 121
    4bfa:	d8 07       	cpc	r29, r24
    4bfc:	10 f0       	brcs	.+4      	; 0x4c02 <nrk_high_speed_timer_wait+0x1a>
    4bfe:	c0 e0       	ldi	r28, 0x00	; 0
    4c00:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4c02:	7e 01       	movw	r14, r28
    4c04:	00 e0       	ldi	r16, 0x00	; 0
    4c06:	10 e0       	ldi	r17, 0x00	; 0
    4c08:	80 e0       	ldi	r24, 0x00	; 0
    4c0a:	90 e0       	ldi	r25, 0x00	; 0
    4c0c:	e6 0e       	add	r14, r22
    4c0e:	f7 1e       	adc	r15, r23
    4c10:	08 1f       	adc	r16, r24
    4c12:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4c14:	91 e0       	ldi	r25, 0x01	; 1
    4c16:	e9 16       	cp	r14, r25
    4c18:	90 e0       	ldi	r25, 0x00	; 0
    4c1a:	f9 06       	cpc	r15, r25
    4c1c:	91 e0       	ldi	r25, 0x01	; 1
    4c1e:	09 07       	cpc	r16, r25
    4c20:	90 e0       	ldi	r25, 0x00	; 0
    4c22:	19 07       	cpc	r17, r25
    4c24:	68 f0       	brcs	.+26     	; 0x4c40 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4c26:	80 e0       	ldi	r24, 0x00	; 0
    4c28:	90 e0       	ldi	r25, 0x00	; 0
    4c2a:	af ef       	ldi	r26, 0xFF	; 255
    4c2c:	bf ef       	ldi	r27, 0xFF	; 255
    4c2e:	e8 0e       	add	r14, r24
    4c30:	f9 1e       	adc	r15, r25
    4c32:	0a 1f       	adc	r16, r26
    4c34:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4c36:	0e 94 e3 25 	call	0x4bc6	; 0x4bc6 <_nrk_high_speed_timer_get>
    4c3a:	c8 17       	cp	r28, r24
    4c3c:	d9 07       	cpc	r29, r25
    4c3e:	d8 f3       	brcs	.-10     	; 0x4c36 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4c40:	0e 94 e3 25 	call	0x4bc6	; 0x4bc6 <_nrk_high_speed_timer_get>
    4c44:	8e 15       	cp	r24, r14
    4c46:	9f 05       	cpc	r25, r15
    4c48:	d8 f3       	brcs	.-10     	; 0x4c40 <nrk_high_speed_timer_wait+0x58>
}
    4c4a:	df 91       	pop	r29
    4c4c:	cf 91       	pop	r28
    4c4e:	1f 91       	pop	r17
    4c50:	0f 91       	pop	r16
    4c52:	ff 90       	pop	r15
    4c54:	ef 90       	pop	r14
    4c56:	08 95       	ret

00004c58 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4c58:	82 bf       	out	0x32, r24	; 50
}
    4c5a:	08 95       	ret

00004c5c <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4c5c:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4c5e:	87 b7       	in	r24, 0x37	; 55
    4c60:	8d 7f       	andi	r24, 0xFD	; 253
    4c62:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4c64:	87 b7       	in	r24, 0x37	; 55
    4c66:	8e 7f       	andi	r24, 0xFE	; 254
    4c68:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4c6a:	08 95       	ret

00004c6c <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4c6c:	8b e0       	ldi	r24, 0x0B	; 11
    4c6e:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4c70:	87 b7       	in	r24, 0x37	; 55
    4c72:	83 60       	ori	r24, 0x03	; 3
    4c74:	87 bf       	out	0x37, r24	; 55
}
    4c76:	08 95       	ret

00004c78 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4c78:	80 b5       	in	r24, 0x20	; 32
    4c7a:	82 60       	ori	r24, 0x02	; 2
    4c7c:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4c7e:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4c80:	10 92 9a 04 	sts	0x049A, r1
    _nrk_prev_timer_val=0;
    4c84:	10 92 68 05 	sts	0x0568, r1
}
    4c88:	08 95       	ret

00004c8a <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4c8a:	8e ef       	ldi	r24, 0xFE	; 254
    4c8c:	80 93 68 05 	sts	0x0568, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4c90:	98 e0       	ldi	r25, 0x08	; 8
    4c92:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4c94:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4c96:	83 e0       	ldi	r24, 0x03	; 3
    4c98:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4c9a:	8b e0       	ldi	r24, 0x0B	; 11
    4c9c:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4c9e:	80 b5       	in	r24, 0x20	; 32
    4ca0:	87 60       	ori	r24, 0x07	; 7
    4ca2:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4ca4:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4ca6:	81 e0       	ldi	r24, 0x01	; 1
    4ca8:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4caa:	1d bc       	out	0x2d, r1	; 45
    4cac:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4cae:	80 b5       	in	r24, 0x20	; 32
    4cb0:	81 60       	ori	r24, 0x01	; 1
    4cb2:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4cb4:	0e 94 3c 26 	call	0x4c78	; 0x4c78 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4cb8:	0e 94 36 26 	call	0x4c6c	; 0x4c6c <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4cbc:	10 92 9a 04 	sts	0x049A, r1
}
    4cc0:	08 95       	ret

00004cc2 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4cc2:	08 95       	ret

00004cc4 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4cc4:	81 b7       	in	r24, 0x31	; 49
}
    4cc6:	8f 5f       	subi	r24, 0xFF	; 255
    4cc8:	08 95       	ret

00004cca <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4cca:	81 50       	subi	r24, 0x01	; 1
    4ccc:	81 bf       	out	0x31, r24	; 49
}
    4cce:	08 95       	ret

00004cd0 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4cd0:	82 b7       	in	r24, 0x32	; 50
}
    4cd2:	08 95       	ret

00004cd4 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4cd4:	1f 92       	push	r1
    4cd6:	0f 92       	push	r0
    4cd8:	0f b6       	in	r0, 0x3f	; 63
    4cda:	0f 92       	push	r0
    4cdc:	0b b6       	in	r0, 0x3b	; 59
    4cde:	0f 92       	push	r0
    4ce0:	11 24       	eor	r1, r1
    4ce2:	2f 93       	push	r18
    4ce4:	3f 93       	push	r19
    4ce6:	4f 93       	push	r20
    4ce8:	5f 93       	push	r21
    4cea:	6f 93       	push	r22
    4cec:	7f 93       	push	r23
    4cee:	8f 93       	push	r24
    4cf0:	9f 93       	push	r25
    4cf2:	af 93       	push	r26
    4cf4:	bf 93       	push	r27
    4cf6:	ef 93       	push	r30
    4cf8:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4cfa:	8a e0       	ldi	r24, 0x0A	; 10
    4cfc:	60 e0       	ldi	r22, 0x00	; 0
    4cfe:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
}
    4d02:	ff 91       	pop	r31
    4d04:	ef 91       	pop	r30
    4d06:	bf 91       	pop	r27
    4d08:	af 91       	pop	r26
    4d0a:	9f 91       	pop	r25
    4d0c:	8f 91       	pop	r24
    4d0e:	7f 91       	pop	r23
    4d10:	6f 91       	pop	r22
    4d12:	5f 91       	pop	r21
    4d14:	4f 91       	pop	r20
    4d16:	3f 91       	pop	r19
    4d18:	2f 91       	pop	r18
    4d1a:	0f 90       	pop	r0
    4d1c:	0b be       	out	0x3b, r0	; 59
    4d1e:	0f 90       	pop	r0
    4d20:	0f be       	out	0x3f, r0	; 63
    4d22:	0f 90       	pop	r0
    4d24:	1f 90       	pop	r1
    4d26:	18 95       	reti

00004d28 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4d28:	0f 92       	push	r0
    4d2a:	0f b6       	in	r0, 0x3f	; 63
    4d2c:	0f 92       	push	r0
    4d2e:	1f 92       	push	r1
    4d30:	2f 92       	push	r2
    4d32:	3f 92       	push	r3
    4d34:	4f 92       	push	r4
    4d36:	5f 92       	push	r5
    4d38:	6f 92       	push	r6
    4d3a:	7f 92       	push	r7
    4d3c:	8f 92       	push	r8
    4d3e:	9f 92       	push	r9
    4d40:	af 92       	push	r10
    4d42:	bf 92       	push	r11
    4d44:	cf 92       	push	r12
    4d46:	df 92       	push	r13
    4d48:	ef 92       	push	r14
    4d4a:	ff 92       	push	r15
    4d4c:	0f 93       	push	r16
    4d4e:	1f 93       	push	r17
    4d50:	2f 93       	push	r18
    4d52:	3f 93       	push	r19
    4d54:	4f 93       	push	r20
    4d56:	5f 93       	push	r21
    4d58:	6f 93       	push	r22
    4d5a:	7f 93       	push	r23
    4d5c:	8f 93       	push	r24
    4d5e:	9f 93       	push	r25
    4d60:	af 93       	push	r26
    4d62:	bf 93       	push	r27
    4d64:	cf 93       	push	r28
    4d66:	df 93       	push	r29
    4d68:	ef 93       	push	r30
    4d6a:	ff 93       	push	r31
    4d6c:	a0 91 f2 06 	lds	r26, 0x06F2
    4d70:	b0 91 f3 06 	lds	r27, 0x06F3
    4d74:	0d b6       	in	r0, 0x3d	; 61
    4d76:	0d 92       	st	X+, r0
    4d78:	0e b6       	in	r0, 0x3e	; 62
    4d7a:	0d 92       	st	X+, r0
    4d7c:	1f 92       	push	r1
    4d7e:	a0 91 42 05 	lds	r26, 0x0542
    4d82:	b0 91 43 05 	lds	r27, 0x0543
    4d86:	1e 90       	ld	r1, -X
    4d88:	be bf       	out	0x3e, r27	; 62
    4d8a:	ad bf       	out	0x3d, r26	; 61
    4d8c:	08 95       	ret

00004d8e <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4d8e:	88 23       	and	r24, r24
    4d90:	19 f4       	brne	.+6      	; 0x4d98 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4d92:	87 b7       	in	r24, 0x37	; 55
    4d94:	8f 77       	andi	r24, 0x7F	; 127
    4d96:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4d98:	8f ef       	ldi	r24, 0xFF	; 255
    4d9a:	08 95       	ret

00004d9c <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4d9c:	88 23       	and	r24, r24
    4d9e:	19 f4       	brne	.+6      	; 0x4da6 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4da0:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4da2:	81 e0       	ldi	r24, 0x01	; 1
    4da4:	08 95       	ret
    }
    return NRK_ERROR;
    4da6:	8f ef       	ldi	r24, 0xFF	; 255
}
    4da8:	08 95       	ret

00004daa <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4daa:	88 23       	and	r24, r24
    4dac:	19 f4       	brne	.+6      	; 0x4db4 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4dae:	24 b5       	in	r18, 0x24	; 36
    4db0:	30 e0       	ldi	r19, 0x00	; 0
    4db2:	02 c0       	rjmp	.+4      	; 0x4db8 <nrk_timer_int_read+0xe>
    }
    return 0;
    4db4:	20 e0       	ldi	r18, 0x00	; 0
    4db6:	30 e0       	ldi	r19, 0x00	; 0

}
    4db8:	c9 01       	movw	r24, r18
    4dba:	08 95       	ret

00004dbc <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4dbc:	88 23       	and	r24, r24
    4dbe:	29 f4       	brne	.+10     	; 0x4dca <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4dc0:	87 b7       	in	r24, 0x37	; 55
    4dc2:	80 68       	ori	r24, 0x80	; 128
    4dc4:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4dc6:	81 e0       	ldi	r24, 0x01	; 1
    4dc8:	08 95       	ret
    }
    return NRK_ERROR;
    4dca:	8f ef       	ldi	r24, 0xFF	; 255
}
    4dcc:	08 95       	ret

00004dce <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4dce:	88 23       	and	r24, r24
    4dd0:	59 f5       	brne	.+86     	; 0x4e28 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4dd2:	cb 01       	movw	r24, r22
    4dd4:	01 97       	sbiw	r24, 0x01	; 1
    4dd6:	85 30       	cpi	r24, 0x05	; 5
    4dd8:	91 05       	cpc	r25, r1
    4dda:	10 f4       	brcc	.+4      	; 0x4de0 <nrk_timer_int_configure+0x12>
    4ddc:	60 93 67 05 	sts	0x0567, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4de0:	88 e0       	ldi	r24, 0x08	; 8
    4de2:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4de4:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4de6:	30 93 96 03 	sts	0x0396, r19
    4dea:	20 93 95 03 	sts	0x0395, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4dee:	80 91 67 05 	lds	r24, 0x0567
    4df2:	81 30       	cpi	r24, 0x01	; 1
    4df4:	19 f4       	brne	.+6      	; 0x4dfc <nrk_timer_int_configure+0x2e>
    4df6:	85 b5       	in	r24, 0x25	; 37
    4df8:	81 60       	ori	r24, 0x01	; 1
    4dfa:	09 c0       	rjmp	.+18     	; 0x4e0e <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4dfc:	82 30       	cpi	r24, 0x02	; 2
    4dfe:	19 f4       	brne	.+6      	; 0x4e06 <nrk_timer_int_configure+0x38>
    4e00:	85 b5       	in	r24, 0x25	; 37
    4e02:	82 60       	ori	r24, 0x02	; 2
    4e04:	04 c0       	rjmp	.+8      	; 0x4e0e <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4e06:	83 30       	cpi	r24, 0x03	; 3
    4e08:	29 f4       	brne	.+10     	; 0x4e14 <nrk_timer_int_configure+0x46>
    4e0a:	85 b5       	in	r24, 0x25	; 37
    4e0c:	83 60       	ori	r24, 0x03	; 3
    4e0e:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4e10:	81 e0       	ldi	r24, 0x01	; 1
    4e12:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4e14:	84 30       	cpi	r24, 0x04	; 4
    4e16:	19 f4       	brne	.+6      	; 0x4e1e <nrk_timer_int_configure+0x50>
    4e18:	85 b5       	in	r24, 0x25	; 37
    4e1a:	84 60       	ori	r24, 0x04	; 4
    4e1c:	f8 cf       	rjmp	.-16     	; 0x4e0e <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4e1e:	85 30       	cpi	r24, 0x05	; 5
    4e20:	29 f4       	brne	.+10     	; 0x4e2c <nrk_timer_int_configure+0x5e>
    4e22:	85 b5       	in	r24, 0x25	; 37
    4e24:	85 60       	ori	r24, 0x05	; 5
    4e26:	f3 cf       	rjmp	.-26     	; 0x4e0e <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4e28:	8f ef       	ldi	r24, 0xFF	; 255
    4e2a:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4e2c:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4e2e:	08 95       	ret

00004e30 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4e30:	1f 92       	push	r1
    4e32:	0f 92       	push	r0
    4e34:	0f b6       	in	r0, 0x3f	; 63
    4e36:	0f 92       	push	r0
    4e38:	0b b6       	in	r0, 0x3b	; 59
    4e3a:	0f 92       	push	r0
    4e3c:	11 24       	eor	r1, r1
    4e3e:	2f 93       	push	r18
    4e40:	3f 93       	push	r19
    4e42:	4f 93       	push	r20
    4e44:	5f 93       	push	r21
    4e46:	6f 93       	push	r22
    4e48:	7f 93       	push	r23
    4e4a:	8f 93       	push	r24
    4e4c:	9f 93       	push	r25
    4e4e:	af 93       	push	r26
    4e50:	bf 93       	push	r27
    4e52:	ef 93       	push	r30
    4e54:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4e56:	e0 91 95 03 	lds	r30, 0x0395
    4e5a:	f0 91 96 03 	lds	r31, 0x0396
    4e5e:	30 97       	sbiw	r30, 0x00	; 0
    4e60:	11 f0       	breq	.+4      	; 0x4e66 <__vector_9+0x36>
    4e62:	09 95       	icall
    4e64:	04 c0       	rjmp	.+8      	; 0x4e6e <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4e66:	8a e0       	ldi	r24, 0x0A	; 10
    4e68:	60 e0       	ldi	r22, 0x00	; 0
    4e6a:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
    return;
}
    4e6e:	ff 91       	pop	r31
    4e70:	ef 91       	pop	r30
    4e72:	bf 91       	pop	r27
    4e74:	af 91       	pop	r26
    4e76:	9f 91       	pop	r25
    4e78:	8f 91       	pop	r24
    4e7a:	7f 91       	pop	r23
    4e7c:	6f 91       	pop	r22
    4e7e:	5f 91       	pop	r21
    4e80:	4f 91       	pop	r20
    4e82:	3f 91       	pop	r19
    4e84:	2f 91       	pop	r18
    4e86:	0f 90       	pop	r0
    4e88:	0b be       	out	0x3b, r0	; 59
    4e8a:	0f 90       	pop	r0
    4e8c:	0f be       	out	0x3f, r0	; 63
    4e8e:	0f 90       	pop	r0
    4e90:	1f 90       	pop	r1
    4e92:	18 95       	reti

00004e94 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4e94:	04 b6       	in	r0, 0x34	; 52
    4e96:	03 fc       	sbrc	r0, 3
    4e98:	02 c0       	rjmp	.+4      	; 0x4e9e <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4e9a:	80 e0       	ldi	r24, 0x00	; 0
    4e9c:	01 c0       	rjmp	.+2      	; 0x4ea0 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4e9e:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4ea0:	04 b6       	in	r0, 0x34	; 52
    4ea2:	02 fe       	sbrs	r0, 2
    4ea4:	06 c0       	rjmp	.+12     	; 0x4eb2 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4ea6:	94 b7       	in	r25, 0x34	; 52
    4ea8:	9b 7f       	andi	r25, 0xFB	; 251
    4eaa:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4eac:	04 b6       	in	r0, 0x34	; 52
    4eae:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4eb0:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4eb2:	04 b6       	in	r0, 0x34	; 52
    4eb4:	01 fe       	sbrs	r0, 1
    4eb6:	05 c0       	rjmp	.+10     	; 0x4ec2 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4eb8:	94 b7       	in	r25, 0x34	; 52
    4eba:	9d 7f       	andi	r25, 0xFD	; 253
    4ebc:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4ebe:	82 60       	ori	r24, 0x02	; 2
    4ec0:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4ec2:	88 23       	and	r24, r24
    4ec4:	59 f4       	brne	.+22     	; 0x4edc <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4ec6:	04 b6       	in	r0, 0x34	; 52
    4ec8:	00 fe       	sbrs	r0, 0
    4eca:	04 c0       	rjmp	.+8      	; 0x4ed4 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4ecc:	94 b7       	in	r25, 0x34	; 52
    4ece:	9e 7f       	andi	r25, 0xFE	; 254
    4ed0:	94 bf       	out	0x34, r25	; 52
    4ed2:	01 c0       	rjmp	.+2      	; 0x4ed6 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4ed4:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4ed6:	93 b7       	in	r25, 0x33	; 51
    4ed8:	91 11       	cpse	r25, r1
    4eda:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4edc:	08 95       	ret

00004ede <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4ede:	8f ef       	ldi	r24, 0xFF	; 255
    4ee0:	08 95       	ret

00004ee2 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4ee2:	8f ef       	ldi	r24, 0xFF	; 255
    4ee4:	08 95       	ret

00004ee6 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4ee6:	8f ef       	ldi	r24, 0xFF	; 255
    4ee8:	08 95       	ret

00004eea <__vector_1>:



SIGNAL(INT0_vect) {
    4eea:	1f 92       	push	r1
    4eec:	0f 92       	push	r0
    4eee:	0f b6       	in	r0, 0x3f	; 63
    4ef0:	0f 92       	push	r0
    4ef2:	0b b6       	in	r0, 0x3b	; 59
    4ef4:	0f 92       	push	r0
    4ef6:	11 24       	eor	r1, r1
    4ef8:	2f 93       	push	r18
    4efa:	3f 93       	push	r19
    4efc:	4f 93       	push	r20
    4efe:	5f 93       	push	r21
    4f00:	6f 93       	push	r22
    4f02:	7f 93       	push	r23
    4f04:	8f 93       	push	r24
    4f06:	9f 93       	push	r25
    4f08:	af 93       	push	r26
    4f0a:	bf 93       	push	r27
    4f0c:	ef 93       	push	r30
    4f0e:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4f10:	8a e0       	ldi	r24, 0x0A	; 10
    4f12:	60 e0       	ldi	r22, 0x00	; 0
    4f14:	0e 94 65 18 	call	0x30ca	; 0x30ca <nrk_kernel_error_add>
	return;  	
}
    4f18:	ff 91       	pop	r31
    4f1a:	ef 91       	pop	r30
    4f1c:	bf 91       	pop	r27
    4f1e:	af 91       	pop	r26
    4f20:	9f 91       	pop	r25
    4f22:	8f 91       	pop	r24
    4f24:	7f 91       	pop	r23
    4f26:	6f 91       	pop	r22
    4f28:	5f 91       	pop	r21
    4f2a:	4f 91       	pop	r20
    4f2c:	3f 91       	pop	r19
    4f2e:	2f 91       	pop	r18
    4f30:	0f 90       	pop	r0
    4f32:	0b be       	out	0x3b, r0	; 59
    4f34:	0f 90       	pop	r0
    4f36:	0f be       	out	0x3f, r0	; 63
    4f38:	0f 90       	pop	r0
    4f3a:	1f 90       	pop	r1
    4f3c:	18 95       	reti

00004f3e <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4f3e:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f42:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4f44:	84 b7       	in	r24, 0x34	; 52
    4f46:	87 7f       	andi	r24, 0xF7	; 247
    4f48:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4f4a:	81 b5       	in	r24, 0x21	; 33
    4f4c:	88 61       	ori	r24, 0x18	; 24
    4f4e:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4f50:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4f52:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>
}
    4f56:	08 95       	ret

00004f58 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4f58:	0e 94 8e 14 	call	0x291c	; 0x291c <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4f5c:	84 b7       	in	r24, 0x34	; 52
    4f5e:	87 7f       	andi	r24, 0xF7	; 247
    4f60:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f62:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4f64:	81 b5       	in	r24, 0x21	; 33
    4f66:	88 61       	ori	r24, 0x18	; 24
    4f68:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4f6a:	8f e0       	ldi	r24, 0x0F	; 15
    4f6c:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4f6e:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

}
    4f72:	08 95       	ret

00004f74 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4f74:	04 b6       	in	r0, 0x34	; 52
    4f76:	03 fc       	sbrc	r0, 3
    4f78:	02 c0       	rjmp	.+4      	; 0x4f7e <nrk_watchdog_check+0xa>
    4f7a:	81 e0       	ldi	r24, 0x01	; 1
    4f7c:	08 95       	ret
    return NRK_ERROR;
    4f7e:	8f ef       	ldi	r24, 0xFF	; 255
}
    4f80:	08 95       	ret

00004f82 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f82:	a8 95       	wdr

}
    4f84:	08 95       	ret

00004f86 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4f86:	08 95       	ret

00004f88 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4f88:	fc 01       	movw	r30, r24
    4f8a:	76 83       	std	Z+6, r23	; 0x06
    4f8c:	65 83       	std	Z+5, r22	; 0x05
}
    4f8e:	08 95       	ret

00004f90 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4f90:	85 b7       	in	r24, 0x35	; 53
    4f92:	83 7e       	andi	r24, 0xE3	; 227
    4f94:	88 61       	ori	r24, 0x18	; 24
    4f96:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4f98:	85 b7       	in	r24, 0x35	; 53
    4f9a:	80 62       	ori	r24, 0x20	; 32
    4f9c:	85 bf       	out	0x35, r24	; 53
    4f9e:	88 95       	sleep
    4fa0:	85 b7       	in	r24, 0x35	; 53
    4fa2:	8f 7d       	andi	r24, 0xDF	; 223
    4fa4:	85 bf       	out	0x35, r24	; 53

}
    4fa6:	08 95       	ret

00004fa8 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4fa8:	85 b7       	in	r24, 0x35	; 53
    4faa:	83 7e       	andi	r24, 0xE3	; 227
    4fac:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4fae:	85 b7       	in	r24, 0x35	; 53
    4fb0:	80 62       	ori	r24, 0x20	; 32
    4fb2:	85 bf       	out	0x35, r24	; 53
    4fb4:	88 95       	sleep
    4fb6:	85 b7       	in	r24, 0x35	; 53
    4fb8:	8f 7d       	andi	r24, 0xDF	; 223
    4fba:	85 bf       	out	0x35, r24	; 53

}
    4fbc:	08 95       	ret

00004fbe <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4fbe:	25 e5       	ldi	r18, 0x55	; 85
    4fc0:	fa 01       	movw	r30, r20
    4fc2:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4fc4:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4fc6:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4fc8:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4fca:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4fcc:	12 92       	st	-Z, r1
    4fce:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fd0:	12 92       	st	-Z, r1
    4fd2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fd4:	12 92       	st	-Z, r1
    4fd6:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fd8:	12 92       	st	-Z, r1
    4fda:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fdc:	12 92       	st	-Z, r1
    4fde:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fe0:	12 92       	st	-Z, r1
    4fe2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fe4:	12 92       	st	-Z, r1
    4fe6:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fe8:	12 92       	st	-Z, r1
    4fea:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4fec:	12 92       	st	-Z, r1
    4fee:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ff0:	12 92       	st	-Z, r1
    4ff2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ff4:	12 92       	st	-Z, r1
    4ff6:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ff8:	12 92       	st	-Z, r1
    4ffa:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ffc:	12 92       	st	-Z, r1
    4ffe:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5000:	12 92       	st	-Z, r1
    5002:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5004:	12 92       	st	-Z, r1
    5006:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5008:	12 92       	st	-Z, r1
    500a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    500c:	12 92       	st	-Z, r1
    500e:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    5010:	cf 01       	movw	r24, r30
    5012:	08 95       	ret

00005014 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5014:	ef 92       	push	r14
    5016:	ff 92       	push	r15
    5018:	0f 93       	push	r16
    501a:	1f 93       	push	r17
    501c:	cf 93       	push	r28
    501e:	df 93       	push	r29
    5020:	ec 01       	movw	r28, r24
    5022:	8b 01       	movw	r16, r22
    5024:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5026:	40 32       	cpi	r20, 0x20	; 32
    5028:	51 05       	cpc	r21, r1
    502a:	18 f4       	brcc	.+6      	; 0x5032 <nrk_task_set_stk+0x1e>
    502c:	81 e1       	ldi	r24, 0x11	; 17
    502e:	0e 94 a6 18 	call	0x314c	; 0x314c <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    5032:	08 94       	sec
    5034:	e1 08       	sbc	r14, r1
    5036:	f1 08       	sbc	r15, r1
    5038:	e0 0e       	add	r14, r16
    503a:	f1 1e       	adc	r15, r17
    503c:	fa 82       	std	Y+2, r15	; 0x02
    503e:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    5040:	1c 83       	std	Y+4, r17	; 0x04
    5042:	0b 83       	std	Y+3, r16	; 0x03

}
    5044:	df 91       	pop	r29
    5046:	cf 91       	pop	r28
    5048:	1f 91       	pop	r17
    504a:	0f 91       	pop	r16
    504c:	ff 90       	pop	r15
    504e:	ef 90       	pop	r14
    5050:	08 95       	ret

00005052 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5052:	84 e8       	ldi	r24, 0x84	; 132
    5054:	96 e1       	ldi	r25, 0x16	; 22
    5056:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    505a:	80 93 ff 10 	sts	0x10FF, r24
}
    505e:	08 95       	ret

00005060 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    5060:	85 e5       	ldi	r24, 0x55	; 85
    5062:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5066:	ee ef       	ldi	r30, 0xFE	; 254
    5068:	f0 e1       	ldi	r31, 0x10	; 16
    506a:	f0 93 43 05 	sts	0x0543, r31
    506e:	e0 93 42 05 	sts	0x0542, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5072:	84 e8       	ldi	r24, 0x84	; 132
    5074:	96 e1       	ldi	r25, 0x16	; 22
    5076:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5078:	80 93 ff 10 	sts	0x10FF, r24

}
    507c:	08 95       	ret

0000507e <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    507e:	0e 94 45 26 	call	0x4c8a	; 0x4c8a <_nrk_setup_timer>
    nrk_int_enable();
    5082:	0e 94 90 14 	call	0x2920	; 0x2920 <nrk_int_enable>

}
    5086:	08 95       	ret

00005088 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    5088:	0e 94 9a 28 	call	0x5134	; 0x5134 <i2c_init>
}
    508c:	08 95       	ret

0000508e <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    508e:	1f 93       	push	r17
    5090:	df 93       	push	r29
    5092:	cf 93       	push	r28
    5094:	0f 92       	push	r0
    5096:	cd b7       	in	r28, 0x3d	; 61
    5098:	de b7       	in	r29, 0x3e	; 62
    509a:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    509c:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    509e:	8c 62       	ori	r24, 0x2C	; 44
    50a0:	69 83       	std	Y+1, r22	; 0x01
    50a2:	0e 94 05 29 	call	0x520a	; 0x520a <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    50a6:	69 81       	ldd	r22, Y+1	; 0x01
    50a8:	61 30       	cpi	r22, 0x01	; 1
    50aa:	11 f4       	brne	.+4      	; 0x50b0 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    50ac:	80 e0       	ldi	r24, 0x00	; 0
    50ae:	01 c0       	rjmp	.+2      	; 0x50b2 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    50b0:	80 e8       	ldi	r24, 0x80	; 128
    50b2:	0e 94 cd 28 	call	0x519a	; 0x519a <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    50b6:	81 2f       	mov	r24, r17
    50b8:	0e 94 cd 28 	call	0x519a	; 0x519a <i2c_send>
		
	i2c_stop();
    50bc:	0e 94 c1 28 	call	0x5182	; 0x5182 <i2c_stop>
}
    50c0:	0f 90       	pop	r0
    50c2:	cf 91       	pop	r28
    50c4:	df 91       	pop	r29
    50c6:	1f 91       	pop	r17
    50c8:	08 95       	ret

000050ca <adc_init>:
#include <util/delay.h>



void adc_init()
{
    50ca:	df 93       	push	r29
    50cc:	cf 93       	push	r28
    50ce:	00 d0       	rcall	.+0      	; 0x50d0 <adc_init+0x6>
    50d0:	cd b7       	in	r28, 0x3d	; 61
    50d2:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    50d4:	80 e4       	ldi	r24, 0x40	; 64
    50d6:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    50d8:	86 e0       	ldi	r24, 0x06	; 6
    50da:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    50dc:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    50de:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    50e0:	36 99       	sbic	0x06, 6	; 6
    50e2:	fe cf       	rjmp	.-4      	; 0x50e0 <adc_init+0x16>
  dummy = ADCW;
    50e4:	84 b1       	in	r24, 0x04	; 4
    50e6:	95 b1       	in	r25, 0x05	; 5
    50e8:	9a 83       	std	Y+2, r25	; 0x02
    50ea:	89 83       	std	Y+1, r24	; 0x01
}
    50ec:	0f 90       	pop	r0
    50ee:	0f 90       	pop	r0
    50f0:	cf 91       	pop	r28
    50f2:	df 91       	pop	r29
    50f4:	08 95       	ret

000050f6 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    50f6:	37 98       	cbi	0x06, 7	; 6
}
    50f8:	08 95       	ret

000050fa <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    50fa:	97 b1       	in	r25, 0x07	; 7
    50fc:	8f 71       	andi	r24, 0x1F	; 31
    50fe:	90 7e       	andi	r25, 0xE0	; 224
    5100:	89 2b       	or	r24, r25
    5102:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    5104:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    5106:	36 99       	sbic	0x06, 6	; 6
    5108:	fe cf       	rjmp	.-4      	; 0x5106 <adc_GetChannel+0xc>
  return ADCW;
    510a:	24 b1       	in	r18, 0x04	; 4
    510c:	35 b1       	in	r19, 0x05	; 5
}
    510e:	c9 01       	movw	r24, r18
    5110:	08 95       	ret

00005112 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    5112:	8e e1       	ldi	r24, 0x1E	; 30
    5114:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    5118:	bc 01       	movw	r22, r24
    511a:	80 e0       	ldi	r24, 0x00	; 0
    511c:	90 e0       	ldi	r25, 0x00	; 0
    511e:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__floatunsisf>
    5122:	9b 01       	movw	r18, r22
    5124:	ac 01       	movw	r20, r24
    5126:	64 ea       	ldi	r22, 0xA4	; 164
    5128:	70 e7       	ldi	r23, 0x70	; 112
    512a:	8d e9       	ldi	r24, 0x9D	; 157
    512c:	94 e4       	ldi	r25, 0x44	; 68
    512e:	0e 94 21 3e 	call	0x7c42	; 0x7c42 <__divsf3>
}
    5132:	08 95       	ret

00005134 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    5134:	e1 e7       	ldi	r30, 0x71	; 113
    5136:	f0 e0       	ldi	r31, 0x00	; 0
    5138:	80 81       	ld	r24, Z
    513a:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    513c:	81 e0       	ldi	r24, 0x01	; 1
    513e:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    5142:	84 e0       	ldi	r24, 0x04	; 4
    5144:	80 93 74 00 	sts	0x0074, r24
}
    5148:	08 95       	ret

0000514a <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    514a:	80 91 74 00 	lds	r24, 0x0074
    514e:	87 ff       	sbrs	r24, 7
    5150:	fc cf       	rjmp	.-8      	; 0x514a <i2c_waitForInterruptFlag>
}
    5152:	08 95       	ret

00005154 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    5154:	e4 e7       	ldi	r30, 0x74	; 116
    5156:	f0 e0       	ldi	r31, 0x00	; 0
    5158:	80 81       	ld	r24, Z
    515a:	80 68       	ori	r24, 0x80	; 128
    515c:	80 83       	st	Z, r24
}
    515e:	08 95       	ret

00005160 <i2c_start>:



void i2c_start()
{
    5160:	cf 93       	push	r28
    5162:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    5164:	c4 e7       	ldi	r28, 0x74	; 116
    5166:	d0 e0       	ldi	r29, 0x00	; 0
    5168:	88 81       	ld	r24, Y
    516a:	80 62       	ori	r24, 0x20	; 32
    516c:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    516e:	0e 94 aa 28 	call	0x5154	; 0x5154 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    5172:	0e 94 a5 28 	call	0x514a	; 0x514a <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    5176:	88 81       	ld	r24, Y
    5178:	8f 7d       	andi	r24, 0xDF	; 223
    517a:	88 83       	st	Y, r24
}
    517c:	df 91       	pop	r29
    517e:	cf 91       	pop	r28
    5180:	08 95       	ret

00005182 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    5182:	80 91 74 00 	lds	r24, 0x0074
    5186:	80 61       	ori	r24, 0x10	; 16
    5188:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    518c:	0e 94 aa 28 	call	0x5154	; 0x5154 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    5190:	80 91 74 00 	lds	r24, 0x0074
    5194:	84 fd       	sbrc	r24, 4
    5196:	fc cf       	rjmp	.-8      	; 0x5190 <i2c_stop+0xe>
}
    5198:	08 95       	ret

0000519a <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    519a:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    519e:	0e 94 aa 28 	call	0x5154	; 0x5154 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    51a2:	0e 94 a5 28 	call	0x514a	; 0x514a <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    51a6:	80 91 71 00 	lds	r24, 0x0071
    51aa:	88 7f       	andi	r24, 0xF8	; 248
    51ac:	88 32       	cpi	r24, 0x28	; 40
    51ae:	41 f0       	breq	.+16     	; 0x51c0 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    51b0:	90 91 71 00 	lds	r25, 0x0071
    51b4:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    51b6:	81 e0       	ldi	r24, 0x01	; 1
    51b8:	98 31       	cpi	r25, 0x18	; 24
    51ba:	19 f4       	brne	.+6      	; 0x51c2 <i2c_send+0x28>
    51bc:	80 e0       	ldi	r24, 0x00	; 0
    51be:	08 95       	ret
    51c0:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    51c2:	08 95       	ret

000051c4 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    51c4:	00 97       	sbiw	r24, 0x00	; 0
    51c6:	21 f0       	breq	.+8      	; 0x51d0 <i2c_receive+0xc>
    51c8:	80 91 74 00 	lds	r24, 0x0074
    51cc:	80 64       	ori	r24, 0x40	; 64
    51ce:	03 c0       	rjmp	.+6      	; 0x51d6 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    51d0:	80 91 74 00 	lds	r24, 0x0074
    51d4:	8f 7b       	andi	r24, 0xBF	; 191
    51d6:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    51da:	0e 94 aa 28 	call	0x5154	; 0x5154 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    51de:	0e 94 a5 28 	call	0x514a	; 0x514a <i2c_waitForInterruptFlag>
	return TWDR;
    51e2:	80 91 73 00 	lds	r24, 0x0073
}
    51e6:	08 95       	ret

000051e8 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    51e8:	df 93       	push	r29
    51ea:	cf 93       	push	r28
    51ec:	0f 92       	push	r0
    51ee:	cd b7       	in	r28, 0x3d	; 61
    51f0:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    51f2:	89 83       	std	Y+1, r24	; 0x01
    51f4:	0e 94 b0 28 	call	0x5160	; 0x5160 <i2c_start>
	i2c_send((address << 1) | 0x01);
    51f8:	89 81       	ldd	r24, Y+1	; 0x01
    51fa:	88 0f       	add	r24, r24
    51fc:	81 60       	ori	r24, 0x01	; 1
    51fe:	0e 94 cd 28 	call	0x519a	; 0x519a <i2c_send>
}
    5202:	0f 90       	pop	r0
    5204:	cf 91       	pop	r28
    5206:	df 91       	pop	r29
    5208:	08 95       	ret

0000520a <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    520a:	df 93       	push	r29
    520c:	cf 93       	push	r28
    520e:	0f 92       	push	r0
    5210:	cd b7       	in	r28, 0x3d	; 61
    5212:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5214:	89 83       	std	Y+1, r24	; 0x01
    5216:	0e 94 b0 28 	call	0x5160	; 0x5160 <i2c_start>
	i2c_send(address << 1);
    521a:	89 81       	ldd	r24, Y+1	; 0x01
    521c:	88 0f       	add	r24, r24
    521e:	0e 94 cd 28 	call	0x519a	; 0x519a <i2c_send>
}
    5222:	0f 90       	pop	r0
    5224:	cf 91       	pop	r28
    5226:	df 91       	pop	r29
    5228:	08 95       	ret

0000522a <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    522a:	0e 94 65 28 	call	0x50ca	; 0x50ca <adc_init>
	mda100_initDone = 1;
    522e:	81 e0       	ldi	r24, 0x01	; 1
    5230:	80 93 86 03 	sts	0x0386, r24
}
    5234:	08 95       	ret

00005236 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5236:	80 91 86 03 	lds	r24, 0x0386
    523a:	88 23       	and	r24, r24
    523c:	11 f4       	brne	.+4      	; 0x5242 <mda100_Powersave+0xc>
    523e:	0e 94 15 29 	call	0x522a	; 0x522a <mda100_init>
	adc_Powersave();
    5242:	0e 94 7b 28 	call	0x50f6	; 0x50f6 <adc_Powersave>
}
    5246:	08 95       	ret

00005248 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    5248:	df 93       	push	r29
    524a:	cf 93       	push	r28
    524c:	0f 92       	push	r0
    524e:	cd b7       	in	r28, 0x3d	; 61
    5250:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5252:	90 91 86 03 	lds	r25, 0x0386
    5256:	99 23       	and	r25, r25
    5258:	21 f4       	brne	.+8      	; 0x5262 <mda100_LightSensor_Power+0x1a>
    525a:	89 83       	std	Y+1, r24	; 0x01
    525c:	0e 94 15 29 	call	0x522a	; 0x522a <mda100_init>
    5260:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    5262:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    5264:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5266:	81 30       	cpi	r24, 0x01	; 1
    5268:	19 f4       	brne	.+6      	; 0x5270 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    526a:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    526c:	15 9a       	sbi	0x02, 5	; 2
    526e:	02 c0       	rjmp	.+4      	; 0x5274 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5270:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    5272:	15 98       	cbi	0x02, 5	; 2
	}
}
    5274:	0f 90       	pop	r0
    5276:	cf 91       	pop	r28
    5278:	df 91       	pop	r29
    527a:	08 95       	ret

0000527c <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    527c:	df 93       	push	r29
    527e:	cf 93       	push	r28
    5280:	0f 92       	push	r0
    5282:	cd b7       	in	r28, 0x3d	; 61
    5284:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5286:	90 91 86 03 	lds	r25, 0x0386
    528a:	99 23       	and	r25, r25
    528c:	21 f4       	brne	.+8      	; 0x5296 <mda100_TemperatureSensor_Power+0x1a>
    528e:	89 83       	std	Y+1, r24	; 0x01
    5290:	0e 94 15 29 	call	0x522a	; 0x522a <mda100_init>
    5294:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    5296:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    5298:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    529a:	81 30       	cpi	r24, 0x01	; 1
    529c:	19 f4       	brne	.+6      	; 0x52a4 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    529e:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    52a0:	a0 9a       	sbi	0x14, 0	; 20
    52a2:	02 c0       	rjmp	.+4      	; 0x52a8 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    52a4:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    52a6:	a0 98       	cbi	0x14, 0	; 20
	}
}
    52a8:	0f 90       	pop	r0
    52aa:	cf 91       	pop	r28
    52ac:	df 91       	pop	r29
    52ae:	08 95       	ret

000052b0 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    52b0:	80 91 86 03 	lds	r24, 0x0386
    52b4:	88 23       	and	r24, r24
    52b6:	11 f4       	brne	.+4      	; 0x52bc <mda100_LightSensor_GetCounts+0xc>
    52b8:	0e 94 15 29 	call	0x522a	; 0x522a <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    52bc:	81 e0       	ldi	r24, 0x01	; 1
    52be:	0e 94 24 29 	call	0x5248	; 0x5248 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    52c2:	81 e0       	ldi	r24, 0x01	; 1
    52c4:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    52c8:	08 95       	ret

000052ca <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    52ca:	80 91 86 03 	lds	r24, 0x0386
    52ce:	88 23       	and	r24, r24
    52d0:	11 f4       	brne	.+4      	; 0x52d6 <mda100_TemperatureSensor_GetCounts+0xc>
    52d2:	0e 94 15 29 	call	0x522a	; 0x522a <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    52d6:	81 e0       	ldi	r24, 0x01	; 1
    52d8:	0e 94 3e 29 	call	0x527c	; 0x527c <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    52dc:	81 e0       	ldi	r24, 0x01	; 1
    52de:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    52e2:	08 95       	ret

000052e4 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    52e4:	af 92       	push	r10
    52e6:	bf 92       	push	r11
    52e8:	cf 92       	push	r12
    52ea:	df 92       	push	r13
    52ec:	ef 92       	push	r14
    52ee:	ff 92       	push	r15
    52f0:	0f 93       	push	r16
    52f2:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    52f4:	0e 94 65 29 	call	0x52ca	; 0x52ca <mda100_TemperatureSensor_GetCounts>
    52f8:	bc 01       	movw	r22, r24
    52fa:	80 e0       	ldi	r24, 0x00	; 0
    52fc:	90 e0       	ldi	r25, 0x00	; 0
    52fe:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__floatunsisf>
    5302:	8b 01       	movw	r16, r22
    5304:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5306:	60 e0       	ldi	r22, 0x00	; 0
    5308:	70 ec       	ldi	r23, 0xC0	; 192
    530a:	8f e7       	ldi	r24, 0x7F	; 127
    530c:	94 e4       	ldi	r25, 0x44	; 68
    530e:	20 2f       	mov	r18, r16
    5310:	31 2f       	mov	r19, r17
    5312:	4e 2d       	mov	r20, r14
    5314:	5f 2d       	mov	r21, r15
    5316:	0e 94 bc 3d 	call	0x7b78	; 0x7b78 <__subsf3>
    531a:	20 e0       	ldi	r18, 0x00	; 0
    531c:	30 e4       	ldi	r19, 0x40	; 64
    531e:	4c e1       	ldi	r20, 0x1C	; 28
    5320:	56 e4       	ldi	r21, 0x46	; 70
    5322:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    5326:	20 2f       	mov	r18, r16
    5328:	31 2f       	mov	r19, r17
    532a:	4e 2d       	mov	r20, r14
    532c:	5f 2d       	mov	r21, r15
    532e:	0e 94 21 3e 	call	0x7c42	; 0x7c42 <__divsf3>
    5332:	0e 94 4c 3f 	call	0x7e98	; 0x7e98 <log>
    5336:	7b 01       	movw	r14, r22
    5338:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    533a:	20 e0       	ldi	r18, 0x00	; 0
    533c:	30 e0       	ldi	r19, 0x00	; 0
    533e:	40 e4       	ldi	r20, 0x40	; 64
    5340:	50 e4       	ldi	r21, 0x40	; 64
    5342:	0e 94 ef 3f 	call	0x7fde	; 0x7fde <pow>
    5346:	d6 2e       	mov	r13, r22
    5348:	c7 2e       	mov	r12, r23
    534a:	b8 2e       	mov	r11, r24
    534c:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    534e:	c8 01       	movw	r24, r16
    5350:	b7 01       	movw	r22, r14
    5352:	29 e7       	ldi	r18, 0x79	; 121
    5354:	33 ee       	ldi	r19, 0xE3	; 227
    5356:	4d e7       	ldi	r20, 0x7D	; 125
    5358:	59 e3       	ldi	r21, 0x39	; 57
    535a:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    535e:	28 ec       	ldi	r18, 0xC8	; 200
    5360:	32 e6       	ldi	r19, 0x62	; 98
    5362:	44 e8       	ldi	r20, 0x84	; 132
    5364:	5a e3       	ldi	r21, 0x3A	; 58
    5366:	0e 94 bd 3d 	call	0x7b7a	; 0x7b7a <__addsf3>
    536a:	7b 01       	movw	r14, r22
    536c:	8c 01       	movw	r16, r24
    536e:	a6 01       	movw	r20, r12
    5370:	95 01       	movw	r18, r10
    5372:	65 2f       	mov	r22, r21
    5374:	74 2f       	mov	r23, r20
    5376:	83 2f       	mov	r24, r19
    5378:	92 2f       	mov	r25, r18
    537a:	2d e2       	ldi	r18, 0x2D	; 45
    537c:	34 ec       	ldi	r19, 0xC4	; 196
    537e:	4c e1       	ldi	r20, 0x1C	; 28
    5380:	54 e3       	ldi	r21, 0x34	; 52
    5382:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    5386:	9b 01       	movw	r18, r22
    5388:	ac 01       	movw	r20, r24
    538a:	c8 01       	movw	r24, r16
    538c:	b7 01       	movw	r22, r14
    538e:	0e 94 bd 3d 	call	0x7b7a	; 0x7b7a <__addsf3>
    5392:	9b 01       	movw	r18, r22
    5394:	ac 01       	movw	r20, r24
    5396:	60 e0       	ldi	r22, 0x00	; 0
    5398:	70 e0       	ldi	r23, 0x00	; 0
    539a:	80 e8       	ldi	r24, 0x80	; 128
    539c:	9f e3       	ldi	r25, 0x3F	; 63
    539e:	0e 94 21 3e 	call	0x7c42	; 0x7c42 <__divsf3>
}
    53a2:	1f 91       	pop	r17
    53a4:	0f 91       	pop	r16
    53a6:	ff 90       	pop	r15
    53a8:	ef 90       	pop	r14
    53aa:	df 90       	pop	r13
    53ac:	cf 90       	pop	r12
    53ae:	bf 90       	pop	r11
    53b0:	af 90       	pop	r10
    53b2:	08 95       	ret

000053b4 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    53b4:	0e 94 72 29 	call	0x52e4	; 0x52e4 <mda100_TemperatureSensor_GetKelvin>
    53b8:	23 e3       	ldi	r18, 0x33	; 51
    53ba:	33 e9       	ldi	r19, 0x93	; 147
    53bc:	48 e8       	ldi	r20, 0x88	; 136
    53be:	53 e4       	ldi	r21, 0x43	; 67
    53c0:	0e 94 bc 3d 	call	0x7b78	; 0x7b78 <__subsf3>
}
    53c4:	08 95       	ret

000053c6 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    53c6:	0e 94 65 28 	call	0x50ca	; 0x50ca <adc_init>
	ad5242_init();
    53ca:	0e 94 44 28 	call	0x5088	; 0x5088 <ad5242_init>
	mts310cb_initDone = 1;
    53ce:	81 e0       	ldi	r24, 0x01	; 1
    53d0:	80 93 87 03 	sts	0x0387, r24
}
    53d4:	08 95       	ret

000053d6 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    53d6:	80 91 87 03 	lds	r24, 0x0387
    53da:	88 23       	and	r24, r24
    53dc:	11 f4       	brne	.+4      	; 0x53e2 <mts310cb_Powersave+0xc>
    53de:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	adc_Powersave();
    53e2:	0e 94 7b 28 	call	0x50f6	; 0x50f6 <adc_Powersave>
}
    53e6:	08 95       	ret

000053e8 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    53e8:	df 93       	push	r29
    53ea:	cf 93       	push	r28
    53ec:	0f 92       	push	r0
    53ee:	cd b7       	in	r28, 0x3d	; 61
    53f0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    53f2:	90 91 87 03 	lds	r25, 0x0387
    53f6:	99 23       	and	r25, r25
    53f8:	21 f4       	brne	.+8      	; 0x5402 <mts310cb_Accelerometer_Power+0x1a>
    53fa:	89 83       	std	Y+1, r24	; 0x01
    53fc:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    5400:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    5402:	81 30       	cpi	r24, 0x01	; 1
    5404:	11 f4       	brne	.+4      	; 0x540a <mts310cb_Accelerometer_Power+0x22>
    5406:	ac 9a       	sbi	0x15, 4	; 21
    5408:	01 c0       	rjmp	.+2      	; 0x540c <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    540a:	ac 98       	cbi	0x15, 4	; 21
}
    540c:	0f 90       	pop	r0
    540e:	cf 91       	pop	r28
    5410:	df 91       	pop	r29
    5412:	08 95       	ret

00005414 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5414:	df 93       	push	r29
    5416:	cf 93       	push	r28
    5418:	0f 92       	push	r0
    541a:	cd b7       	in	r28, 0x3d	; 61
    541c:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    541e:	90 91 87 03 	lds	r25, 0x0387
    5422:	99 23       	and	r25, r25
    5424:	21 f4       	brne	.+8      	; 0x542e <mts310cb_Magnetometer_Power+0x1a>
    5426:	89 83       	std	Y+1, r24	; 0x01
    5428:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    542c:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    542e:	81 30       	cpi	r24, 0x01	; 1
    5430:	11 f4       	brne	.+4      	; 0x5436 <mts310cb_Magnetometer_Power+0x22>
    5432:	ad 9a       	sbi	0x15, 5	; 21
    5434:	01 c0       	rjmp	.+2      	; 0x5438 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    5436:	ad 98       	cbi	0x15, 5	; 21
}
    5438:	0f 90       	pop	r0
    543a:	cf 91       	pop	r28
    543c:	df 91       	pop	r29
    543e:	08 95       	ret

00005440 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    5440:	1f 93       	push	r17
    5442:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5444:	80 91 87 03 	lds	r24, 0x0387
    5448:	88 23       	and	r24, r24
    544a:	11 f4       	brne	.+4      	; 0x5450 <mts310cb_TemperatureSensor_Power+0x10>
    544c:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    5450:	80 e0       	ldi	r24, 0x00	; 0
    5452:	0e 94 34 2a 	call	0x5468	; 0x5468 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5456:	11 30       	cpi	r17, 0x01	; 1
    5458:	19 f4       	brne	.+6      	; 0x5460 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    545a:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    545c:	a0 9a       	sbi	0x14, 0	; 20
    545e:	02 c0       	rjmp	.+4      	; 0x5464 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    5460:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5462:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5464:	1f 91       	pop	r17
    5466:	08 95       	ret

00005468 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5468:	1f 93       	push	r17
    546a:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    546c:	80 91 87 03 	lds	r24, 0x0387
    5470:	88 23       	and	r24, r24
    5472:	11 f4       	brne	.+4      	; 0x5478 <mts310cb_LightSensor_Power+0x10>
    5474:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    5478:	80 e0       	ldi	r24, 0x00	; 0
    547a:	0e 94 20 2a 	call	0x5440	; 0x5440 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    547e:	11 30       	cpi	r17, 0x01	; 1
    5480:	19 f4       	brne	.+6      	; 0x5488 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    5482:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5484:	15 9a       	sbi	0x02, 5	; 2
    5486:	02 c0       	rjmp	.+4      	; 0x548c <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5488:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    548a:	15 98       	cbi	0x02, 5	; 2
	}
}
    548c:	1f 91       	pop	r17
    548e:	08 95       	ret

00005490 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    5490:	df 93       	push	r29
    5492:	cf 93       	push	r28
    5494:	0f 92       	push	r0
    5496:	cd b7       	in	r28, 0x3d	; 61
    5498:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    549a:	90 91 87 03 	lds	r25, 0x0387
    549e:	99 23       	and	r25, r25
    54a0:	21 f4       	brne	.+8      	; 0x54aa <mts310cb_Sounder_Power+0x1a>
    54a2:	89 83       	std	Y+1, r24	; 0x01
    54a4:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    54a8:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    54aa:	81 30       	cpi	r24, 0x01	; 1
    54ac:	11 f4       	brne	.+4      	; 0x54b2 <mts310cb_Sounder_Power+0x22>
    54ae:	aa 9a       	sbi	0x15, 2	; 21
    54b0:	01 c0       	rjmp	.+2      	; 0x54b4 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    54b2:	aa 98       	cbi	0x15, 2	; 21
}
    54b4:	0f 90       	pop	r0
    54b6:	cf 91       	pop	r28
    54b8:	df 91       	pop	r29
    54ba:	08 95       	ret

000054bc <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    54bc:	df 93       	push	r29
    54be:	cf 93       	push	r28
    54c0:	0f 92       	push	r0
    54c2:	cd b7       	in	r28, 0x3d	; 61
    54c4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    54c6:	90 91 87 03 	lds	r25, 0x0387
    54ca:	99 23       	and	r25, r25
    54cc:	21 f4       	brne	.+8      	; 0x54d6 <mts310cb_Microphone_Power+0x1a>
    54ce:	89 83       	std	Y+1, r24	; 0x01
    54d0:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    54d4:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    54d6:	81 30       	cpi	r24, 0x01	; 1
    54d8:	11 f4       	brne	.+4      	; 0x54de <mts310cb_Microphone_Power+0x22>
    54da:	ab 9a       	sbi	0x15, 3	; 21
    54dc:	01 c0       	rjmp	.+2      	; 0x54e0 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    54de:	ab 98       	cbi	0x15, 3	; 21
}
    54e0:	0f 90       	pop	r0
    54e2:	cf 91       	pop	r28
    54e4:	df 91       	pop	r29
    54e6:	08 95       	ret

000054e8 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    54e8:	df 93       	push	r29
    54ea:	cf 93       	push	r28
    54ec:	0f 92       	push	r0
    54ee:	cd b7       	in	r28, 0x3d	; 61
    54f0:	de b7       	in	r29, 0x3e	; 62
    54f2:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    54f4:	80 91 87 03 	lds	r24, 0x0387
    54f8:	88 23       	and	r24, r24
    54fa:	21 f4       	brne	.+8      	; 0x5504 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    54fc:	49 83       	std	Y+1, r20	; 0x01
    54fe:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    5502:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5504:	80 e0       	ldi	r24, 0x00	; 0
    5506:	61 e0       	ldi	r22, 0x01	; 1
    5508:	0e 94 47 28 	call	0x508e	; 0x508e <ad5242_set>
}
    550c:	0f 90       	pop	r0
    550e:	cf 91       	pop	r28
    5510:	df 91       	pop	r29
    5512:	08 95       	ret

00005514 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5514:	df 93       	push	r29
    5516:	cf 93       	push	r28
    5518:	0f 92       	push	r0
    551a:	cd b7       	in	r28, 0x3d	; 61
    551c:	de b7       	in	r29, 0x3e	; 62
    551e:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5520:	80 91 87 03 	lds	r24, 0x0387
    5524:	88 23       	and	r24, r24
    5526:	21 f4       	brne	.+8      	; 0x5530 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    5528:	49 83       	std	Y+1, r20	; 0x01
    552a:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    552e:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    5530:	80 e0       	ldi	r24, 0x00	; 0
    5532:	62 e0       	ldi	r22, 0x02	; 2
    5534:	0e 94 47 28 	call	0x508e	; 0x508e <ad5242_set>
}
    5538:	0f 90       	pop	r0
    553a:	cf 91       	pop	r28
    553c:	df 91       	pop	r29
    553e:	08 95       	ret

00005540 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    5540:	df 93       	push	r29
    5542:	cf 93       	push	r28
    5544:	0f 92       	push	r0
    5546:	cd b7       	in	r28, 0x3d	; 61
    5548:	de b7       	in	r29, 0x3e	; 62
    554a:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    554c:	80 91 87 03 	lds	r24, 0x0387
    5550:	88 23       	and	r24, r24
    5552:	21 f4       	brne	.+8      	; 0x555c <mts310cb_Microphone_SetGain+0x1c>
    5554:	49 83       	std	Y+1, r20	; 0x01
    5556:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    555a:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    555c:	81 e0       	ldi	r24, 0x01	; 1
    555e:	61 e0       	ldi	r22, 0x01	; 1
    5560:	0e 94 47 28 	call	0x508e	; 0x508e <ad5242_set>
}
    5564:	0f 90       	pop	r0
    5566:	cf 91       	pop	r28
    5568:	df 91       	pop	r29
    556a:	08 95       	ret

0000556c <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    556c:	df 93       	push	r29
    556e:	cf 93       	push	r28
    5570:	0f 92       	push	r0
    5572:	cd b7       	in	r28, 0x3d	; 61
    5574:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5576:	90 91 87 03 	lds	r25, 0x0387
    557a:	99 23       	and	r25, r25
    557c:	21 f4       	brne	.+8      	; 0x5586 <mts310cb_Microphone_SetMode+0x1a>
    557e:	89 83       	std	Y+1, r24	; 0x01
    5580:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
    5584:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5586:	88 23       	and	r24, r24
    5588:	11 f4       	brne	.+4      	; 0x558e <mts310cb_Microphone_SetMode+0x22>
    558a:	ae 9a       	sbi	0x15, 6	; 21
    558c:	03 c0       	rjmp	.+6      	; 0x5594 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    558e:	81 30       	cpi	r24, 0x01	; 1
    5590:	09 f4       	brne	.+2      	; 0x5594 <mts310cb_Microphone_SetMode+0x28>
    5592:	ae 98       	cbi	0x15, 6	; 21
}
    5594:	0f 90       	pop	r0
    5596:	cf 91       	pop	r28
    5598:	df 91       	pop	r29
    559a:	08 95       	ret

0000559c <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    559c:	80 91 87 03 	lds	r24, 0x0387
    55a0:	88 23       	and	r24, r24
    55a2:	11 f4       	brne	.+4      	; 0x55a8 <mts310cb_LightSensor_GetCounts+0xc>
    55a4:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    55a8:	81 e0       	ldi	r24, 0x01	; 1
    55aa:	0e 94 34 2a 	call	0x5468	; 0x5468 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    55ae:	81 e0       	ldi	r24, 0x01	; 1
    55b0:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    55b4:	08 95       	ret

000055b6 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    55b6:	80 91 87 03 	lds	r24, 0x0387
    55ba:	88 23       	and	r24, r24
    55bc:	11 f4       	brne	.+4      	; 0x55c2 <mts310cb_TemperatureSensor_GetCounts+0xc>
    55be:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    55c2:	81 e0       	ldi	r24, 0x01	; 1
    55c4:	0e 94 20 2a 	call	0x5440	; 0x5440 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    55c8:	81 e0       	ldi	r24, 0x01	; 1
    55ca:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    55ce:	08 95       	ret

000055d0 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    55d0:	80 91 87 03 	lds	r24, 0x0387
    55d4:	88 23       	and	r24, r24
    55d6:	11 f4       	brne	.+4      	; 0x55dc <mts310cb_Microphone_GetCounts+0xc>
    55d8:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	return adc_GetChannel(2);
    55dc:	82 e0       	ldi	r24, 0x02	; 2
    55de:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    55e2:	08 95       	ret

000055e4 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    55e4:	80 91 87 03 	lds	r24, 0x0387
    55e8:	88 23       	and	r24, r24
    55ea:	11 f4       	brne	.+4      	; 0x55f0 <mts310cb_Accelerometer_x_GetCounts+0xc>
    55ec:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	return adc_GetChannel(3);
    55f0:	83 e0       	ldi	r24, 0x03	; 3
    55f2:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    55f6:	08 95       	ret

000055f8 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    55f8:	80 91 87 03 	lds	r24, 0x0387
    55fc:	88 23       	and	r24, r24
    55fe:	11 f4       	brne	.+4      	; 0x5604 <mts310cb_Accelerometer_y_GetCounts+0xc>
    5600:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	return adc_GetChannel(4);
    5604:	84 e0       	ldi	r24, 0x04	; 4
    5606:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    560a:	08 95       	ret

0000560c <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    560c:	80 91 87 03 	lds	r24, 0x0387
    5610:	88 23       	and	r24, r24
    5612:	11 f4       	brne	.+4      	; 0x5618 <mts310cb_Magnetometer_x_GetCounts+0xc>
    5614:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	return adc_GetChannel(5);
    5618:	85 e0       	ldi	r24, 0x05	; 5
    561a:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    561e:	08 95       	ret

00005620 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    5620:	80 91 87 03 	lds	r24, 0x0387
    5624:	88 23       	and	r24, r24
    5626:	11 f4       	brne	.+4      	; 0x562c <mts310cb_Magnetometer_y_GetCounts+0xc>
    5628:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <mts310cb_init>
	return adc_GetChannel(6);
    562c:	86 e0       	ldi	r24, 0x06	; 6
    562e:	0e 94 7d 28 	call	0x50fa	; 0x50fa <adc_GetChannel>
}
    5632:	08 95       	ret

00005634 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5634:	89 e9       	ldi	r24, 0x99	; 153
    5636:	93 e0       	ldi	r25, 0x03	; 3
    5638:	01 97       	sbiw	r24, 0x01	; 1
    563a:	f1 f7       	brne	.-4      	; 0x5638 <Maxim_1Wire_ResetPulse+0x4>
    563c:	00 c0       	rjmp	.+0      	; 0x563e <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    563e:	dc 98       	cbi	0x1b, 4	; 27
    5640:	d4 9a       	sbi	0x1a, 4	; 26
    5642:	89 e9       	ldi	r24, 0x99	; 153
    5644:	93 e0       	ldi	r25, 0x03	; 3
    5646:	01 97       	sbiw	r24, 0x01	; 1
    5648:	f1 f7       	brne	.-4      	; 0x5646 <Maxim_1Wire_ResetPulse+0x12>
    564a:	00 c0       	rjmp	.+0      	; 0x564c <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    564c:	d4 98       	cbi	0x1a, 4	; 26
    564e:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    5650:	cc 9b       	sbis	0x19, 4	; 25
    5652:	fe cf       	rjmp	.-4      	; 0x5650 <Maxim_1Wire_ResetPulse+0x1c>
    5654:	80 e0       	ldi	r24, 0x00	; 0
    5656:	07 c0       	rjmp	.+14     	; 0x5666 <Maxim_1Wire_ResetPulse+0x32>
    5658:	91 e3       	ldi	r25, 0x31	; 49
    565a:	9a 95       	dec	r25
    565c:	f1 f7       	brne	.-4      	; 0x565a <Maxim_1Wire_ResetPulse+0x26>
    565e:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    5660:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5662:	8f 31       	cpi	r24, 0x1F	; 31
    5664:	49 f0       	breq	.+18     	; 0x5678 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5666:	cc 99       	sbic	0x19, 4	; 25
    5668:	f7 cf       	rjmp	.-18     	; 0x5658 <Maxim_1Wire_ResetPulse+0x24>
    566a:	89 e9       	ldi	r24, 0x99	; 153
    566c:	93 e0       	ldi	r25, 0x03	; 3
    566e:	01 97       	sbiw	r24, 0x01	; 1
    5670:	f1 f7       	brne	.-4      	; 0x566e <Maxim_1Wire_ResetPulse+0x3a>
    5672:	00 c0       	rjmp	.+0      	; 0x5674 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    5674:	80 e0       	ldi	r24, 0x00	; 0
    5676:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5678:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    567a:	08 95       	ret

0000567c <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    567c:	88 23       	and	r24, r24
    567e:	61 f4       	brne	.+24     	; 0x5698 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    5680:	dc 98       	cbi	0x1b, 4	; 27
    5682:	d4 9a       	sbi	0x1a, 4	; 26
    5684:	84 ec       	ldi	r24, 0xC4	; 196
    5686:	8a 95       	dec	r24
    5688:	f1 f7       	brne	.-4      	; 0x5686 <Maxim_1Wire_WriteBit+0xa>
    568a:	00 c0       	rjmp	.+0      	; 0x568c <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    568c:	d4 98       	cbi	0x1a, 4	; 26
    568e:	dc 9a       	sbi	0x1b, 4	; 27
    5690:	81 e3       	ldi	r24, 0x31	; 49
    5692:	8a 95       	dec	r24
    5694:	f1 f7       	brne	.-4      	; 0x5692 <Maxim_1Wire_WriteBit+0x16>
    5696:	0b c0       	rjmp	.+22     	; 0x56ae <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    5698:	dc 98       	cbi	0x1b, 4	; 27
    569a:	d4 9a       	sbi	0x1a, 4	; 26
    569c:	88 e1       	ldi	r24, 0x18	; 24
    569e:	8a 95       	dec	r24
    56a0:	f1 f7       	brne	.-4      	; 0x569e <Maxim_1Wire_WriteBit+0x22>
    56a2:	00 c0       	rjmp	.+0      	; 0x56a4 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    56a4:	d4 98       	cbi	0x1a, 4	; 26
    56a6:	dc 9a       	sbi	0x1b, 4	; 27
    56a8:	8d ed       	ldi	r24, 0xDD	; 221
    56aa:	8a 95       	dec	r24
    56ac:	f1 f7       	brne	.-4      	; 0x56aa <Maxim_1Wire_WriteBit+0x2e>
    56ae:	00 00       	nop
    56b0:	08 95       	ret

000056b2 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    56b2:	dc 98       	cbi	0x1b, 4	; 27
    56b4:	d4 9a       	sbi	0x1a, 4	; 26
    56b6:	82 e0       	ldi	r24, 0x02	; 2
    56b8:	8a 95       	dec	r24
    56ba:	f1 f7       	brne	.-4      	; 0x56b8 <Maxim_1Wire_ReadBit+0x6>
    56bc:	00 c0       	rjmp	.+0      	; 0x56be <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    56be:	d4 98       	cbi	0x1a, 4	; 26
    56c0:	dc 9a       	sbi	0x1b, 4	; 27
    56c2:	96 e1       	ldi	r25, 0x16	; 22
    56c4:	9a 95       	dec	r25
    56c6:	f1 f7       	brne	.-4      	; 0x56c4 <Maxim_1Wire_ReadBit+0x12>
    56c8:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    56ca:	89 b3       	in	r24, 0x19	; 25
    56cc:	94 ec       	ldi	r25, 0xC4	; 196
    56ce:	9a 95       	dec	r25
    56d0:	f1 f7       	brne	.-4      	; 0x56ce <Maxim_1Wire_ReadBit+0x1c>
    56d2:	00 c0       	rjmp	.+0      	; 0x56d4 <Maxim_1Wire_ReadBit+0x22>
    56d4:	90 e0       	ldi	r25, 0x00	; 0
    56d6:	80 71       	andi	r24, 0x10	; 16
    56d8:	90 70       	andi	r25, 0x00	; 0
    56da:	24 e0       	ldi	r18, 0x04	; 4
    56dc:	95 95       	asr	r25
    56de:	87 95       	ror	r24
    56e0:	2a 95       	dec	r18
    56e2:	e1 f7       	brne	.-8      	; 0x56dc <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    56e4:	08 95       	ret

000056e6 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    56e6:	ff 92       	push	r15
    56e8:	0f 93       	push	r16
    56ea:	1f 93       	push	r17
    56ec:	cf 93       	push	r28
    56ee:	df 93       	push	r29
    56f0:	f8 2e       	mov	r15, r24
    56f2:	c0 e0       	ldi	r28, 0x00	; 0
    56f4:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    56f6:	01 e0       	ldi	r16, 0x01	; 1
    56f8:	10 e0       	ldi	r17, 0x00	; 0
    56fa:	98 01       	movw	r18, r16
    56fc:	0c 2e       	mov	r0, r28
    56fe:	02 c0       	rjmp	.+4      	; 0x5704 <Maxim_1Wire_WriteByte+0x1e>
    5700:	22 0f       	add	r18, r18
    5702:	33 1f       	adc	r19, r19
    5704:	0a 94       	dec	r0
    5706:	e2 f7       	brpl	.-8      	; 0x5700 <Maxim_1Wire_WriteByte+0x1a>
    5708:	8f 2d       	mov	r24, r15
    570a:	82 23       	and	r24, r18
    570c:	0e 94 3e 2b 	call	0x567c	; 0x567c <Maxim_1Wire_WriteBit>
    5710:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5712:	c8 30       	cpi	r28, 0x08	; 8
    5714:	d1 05       	cpc	r29, r1
    5716:	89 f7       	brne	.-30     	; 0x56fa <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    5718:	df 91       	pop	r29
    571a:	cf 91       	pop	r28
    571c:	1f 91       	pop	r17
    571e:	0f 91       	pop	r16
    5720:	ff 90       	pop	r15
    5722:	08 95       	ret

00005724 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5724:	1f 93       	push	r17
    5726:	cf 93       	push	r28
    5728:	df 93       	push	r29
    572a:	c0 e0       	ldi	r28, 0x00	; 0
    572c:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    572e:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    5730:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <Maxim_1Wire_ReadBit>
    5734:	28 2f       	mov	r18, r24
    5736:	30 e0       	ldi	r19, 0x00	; 0
    5738:	0c 2e       	mov	r0, r28
    573a:	02 c0       	rjmp	.+4      	; 0x5740 <Maxim_1Wire_ReadByte+0x1c>
    573c:	22 0f       	add	r18, r18
    573e:	33 1f       	adc	r19, r19
    5740:	0a 94       	dec	r0
    5742:	e2 f7       	brpl	.-8      	; 0x573c <Maxim_1Wire_ReadByte+0x18>
    5744:	12 2b       	or	r17, r18
    5746:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5748:	c8 30       	cpi	r28, 0x08	; 8
    574a:	d1 05       	cpc	r29, r1
    574c:	89 f7       	brne	.-30     	; 0x5730 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    574e:	81 2f       	mov	r24, r17
    5750:	df 91       	pop	r29
    5752:	cf 91       	pop	r28
    5754:	1f 91       	pop	r17
    5756:	08 95       	ret

00005758 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    5758:	8f e0       	ldi	r24, 0x0F	; 15
    575a:	0e 94 73 2b 	call	0x56e6	; 0x56e6 <Maxim_1Wire_WriteByte>
}
    575e:	08 95       	ret

00005760 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    5760:	80 b5       	in	r24, 0x20	; 32
    5762:	8b 7f       	andi	r24, 0xFB	; 251
    5764:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5766:	d4 98       	cbi	0x1a, 4	; 26
    5768:	dc 9a       	sbi	0x1b, 4	; 27
    576a:	86 ef       	ldi	r24, 0xF6	; 246
    576c:	8a 95       	dec	r24
    576e:	f1 f7       	brne	.-4      	; 0x576c <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    5770:	08 95       	ret

00005772 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    5772:	ef 92       	push	r14
    5774:	ff 92       	push	r15
    5776:	0f 93       	push	r16
    5778:	1f 93       	push	r17
    577a:	df 93       	push	r29
    577c:	cf 93       	push	r28
    577e:	00 d0       	rcall	.+0      	; 0x5780 <DS2401_getSerialNumber+0xe>
    5780:	00 d0       	rcall	.+0      	; 0x5782 <DS2401_getSerialNumber+0x10>
    5782:	cd b7       	in	r28, 0x3d	; 61
    5784:	de b7       	in	r29, 0x3e	; 62
    5786:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    5788:	19 82       	std	Y+1, r1	; 0x01
    578a:	1a 82       	std	Y+2, r1	; 0x02
    578c:	1b 82       	std	Y+3, r1	; 0x03
    578e:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    5790:	0e 94 1a 2b 	call	0x5634	; 0x5634 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    5794:	88 23       	and	r24, r24
    5796:	39 f0       	breq	.+14     	; 0x57a6 <DS2401_getSerialNumber+0x34>
    5798:	28 2f       	mov	r18, r24
    579a:	33 27       	eor	r19, r19
    579c:	27 fd       	sbrc	r18, 7
    579e:	30 95       	com	r19
    57a0:	43 2f       	mov	r20, r19
    57a2:	53 2f       	mov	r21, r19
    57a4:	27 c0       	rjmp	.+78     	; 0x57f4 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    57a6:	0e 94 ac 2b 	call	0x5758	; 0x5758 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    57aa:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    57ae:	81 30       	cpi	r24, 0x01	; 1
    57b0:	19 f0       	breq	.+6      	; 0x57b8 <DS2401_getSerialNumber+0x46>
    57b2:	8e ef       	ldi	r24, 0xFE	; 254
    57b4:	f7 01       	movw	r30, r14
    57b6:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    57b8:	8e 01       	movw	r16, r28
    57ba:	0f 5f       	subi	r16, 0xFF	; 255
    57bc:	1f 4f       	sbci	r17, 0xFF	; 255
    57be:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    57c2:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    57c4:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    57c8:	f8 01       	movw	r30, r16
    57ca:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    57cc:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    57d0:	f8 01       	movw	r30, r16
    57d2:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    57d4:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    57d8:	f8 01       	movw	r30, r16
    57da:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    57dc:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    57e0:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    57e4:	0e 94 92 2b 	call	0x5724	; 0x5724 <Maxim_1Wire_ReadByte>
    *valid = 0;
    57e8:	f7 01       	movw	r30, r14
    57ea:	10 82       	st	Z, r1
    return serialNumber;
    57ec:	29 81       	ldd	r18, Y+1	; 0x01
    57ee:	3a 81       	ldd	r19, Y+2	; 0x02
    57f0:	4b 81       	ldd	r20, Y+3	; 0x03
    57f2:	5c 81       	ldd	r21, Y+4	; 0x04
}
    57f4:	b9 01       	movw	r22, r18
    57f6:	ca 01       	movw	r24, r20
    57f8:	0f 90       	pop	r0
    57fa:	0f 90       	pop	r0
    57fc:	0f 90       	pop	r0
    57fe:	0f 90       	pop	r0
    5800:	cf 91       	pop	r28
    5802:	df 91       	pop	r29
    5804:	1f 91       	pop	r17
    5806:	0f 91       	pop	r16
    5808:	ff 90       	pop	r15
    580a:	ef 90       	pop	r14
    580c:	08 95       	ret

0000580e <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    580e:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5810:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5812:	87 ff       	sbrs	r24, 7
    5814:	02 c0       	rjmp	.+4      	; 0x581a <DOGM128_6_usart1_sendByte+0xc>
    5816:	93 9a       	sbi	0x12, 3	; 18
    5818:	01 c0       	rjmp	.+2      	; 0x581c <DOGM128_6_usart1_sendByte+0xe>
    581a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    581c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    581e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    5820:	86 ff       	sbrs	r24, 6
    5822:	02 c0       	rjmp	.+4      	; 0x5828 <DOGM128_6_usart1_sendByte+0x1a>
    5824:	93 9a       	sbi	0x12, 3	; 18
    5826:	01 c0       	rjmp	.+2      	; 0x582a <DOGM128_6_usart1_sendByte+0x1c>
    5828:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    582a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    582c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    582e:	85 ff       	sbrs	r24, 5
    5830:	02 c0       	rjmp	.+4      	; 0x5836 <DOGM128_6_usart1_sendByte+0x28>
    5832:	93 9a       	sbi	0x12, 3	; 18
    5834:	01 c0       	rjmp	.+2      	; 0x5838 <DOGM128_6_usart1_sendByte+0x2a>
    5836:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5838:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    583a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    583c:	84 ff       	sbrs	r24, 4
    583e:	02 c0       	rjmp	.+4      	; 0x5844 <DOGM128_6_usart1_sendByte+0x36>
    5840:	93 9a       	sbi	0x12, 3	; 18
    5842:	01 c0       	rjmp	.+2      	; 0x5846 <DOGM128_6_usart1_sendByte+0x38>
    5844:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5846:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5848:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    584a:	83 ff       	sbrs	r24, 3
    584c:	02 c0       	rjmp	.+4      	; 0x5852 <DOGM128_6_usart1_sendByte+0x44>
    584e:	93 9a       	sbi	0x12, 3	; 18
    5850:	01 c0       	rjmp	.+2      	; 0x5854 <DOGM128_6_usart1_sendByte+0x46>
    5852:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5854:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5856:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    5858:	82 ff       	sbrs	r24, 2
    585a:	02 c0       	rjmp	.+4      	; 0x5860 <DOGM128_6_usart1_sendByte+0x52>
    585c:	93 9a       	sbi	0x12, 3	; 18
    585e:	01 c0       	rjmp	.+2      	; 0x5862 <DOGM128_6_usart1_sendByte+0x54>
    5860:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5862:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5864:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5866:	81 ff       	sbrs	r24, 1
    5868:	02 c0       	rjmp	.+4      	; 0x586e <DOGM128_6_usart1_sendByte+0x60>
    586a:	93 9a       	sbi	0x12, 3	; 18
    586c:	01 c0       	rjmp	.+2      	; 0x5870 <DOGM128_6_usart1_sendByte+0x62>
    586e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5870:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5872:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    5874:	80 ff       	sbrs	r24, 0
    5876:	02 c0       	rjmp	.+4      	; 0x587c <DOGM128_6_usart1_sendByte+0x6e>
    5878:	93 9a       	sbi	0x12, 3	; 18
    587a:	01 c0       	rjmp	.+2      	; 0x587e <DOGM128_6_usart1_sendByte+0x70>
    587c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    587e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    5880:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    5882:	aa 9a       	sbi	0x15, 2	; 21
}
    5884:	08 95       	ret

00005886 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5886:	df 93       	push	r29
    5888:	cf 93       	push	r28
    588a:	00 d0       	rcall	.+0      	; 0x588c <DOGM128_6_clear_display+0x6>
    588c:	0f 92       	push	r0
    588e:	cd b7       	in	r28, 0x3d	; 61
    5890:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    5892:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    5894:	19 82       	std	Y+1, r1	; 0x01
    5896:	1f c0       	rjmp	.+62     	; 0x58d6 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5898:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    589a:	89 81       	ldd	r24, Y+1	; 0x01
    589c:	80 55       	subi	r24, 0x50	; 80
    589e:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    58a2:	80 e1       	ldi	r24, 0x10	; 16
    58a4:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    58a8:	80 e0       	ldi	r24, 0x00	; 0
    58aa:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
    DisA0high;
    58ae:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    58b0:	1b 82       	std	Y+3, r1	; 0x03
    58b2:	1a 82       	std	Y+2, r1	; 0x02
    58b4:	08 c0       	rjmp	.+16     	; 0x58c6 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    58b6:	80 e0       	ldi	r24, 0x00	; 0
    58b8:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    58bc:	8a 81       	ldd	r24, Y+2	; 0x02
    58be:	9b 81       	ldd	r25, Y+3	; 0x03
    58c0:	01 96       	adiw	r24, 0x01	; 1
    58c2:	9b 83       	std	Y+3, r25	; 0x03
    58c4:	8a 83       	std	Y+2, r24	; 0x02
    58c6:	8a 81       	ldd	r24, Y+2	; 0x02
    58c8:	9b 81       	ldd	r25, Y+3	; 0x03
    58ca:	80 38       	cpi	r24, 0x80	; 128
    58cc:	91 05       	cpc	r25, r1
    58ce:	9c f3       	brlt	.-26     	; 0x58b6 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    58d0:	89 81       	ldd	r24, Y+1	; 0x01
    58d2:	8f 5f       	subi	r24, 0xFF	; 255
    58d4:	89 83       	std	Y+1, r24	; 0x01
    58d6:	89 81       	ldd	r24, Y+1	; 0x01
    58d8:	88 30       	cpi	r24, 0x08	; 8
    58da:	f0 f2       	brcs	.-68     	; 0x5898 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    58dc:	0f 90       	pop	r0
    58de:	0f 90       	pop	r0
    58e0:	0f 90       	pop	r0
    58e2:	cf 91       	pop	r28
    58e4:	df 91       	pop	r29
    58e6:	08 95       	ret

000058e8 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    58e8:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    58ea:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    58ec:	85 b3       	in	r24, 0x15	; 21
    58ee:	87 60       	ori	r24, 0x07	; 7
    58f0:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    58f2:	84 b3       	in	r24, 0x14	; 20
    58f4:	87 60       	ori	r24, 0x07	; 7
    58f6:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    58f8:	81 b3       	in	r24, 0x11	; 17
    58fa:	88 62       	ori	r24, 0x28	; 40
    58fc:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    58fe:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5900:	88 e7       	ldi	r24, 0x78	; 120
    5902:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5904:	84 b3       	in	r24, 0x14	; 20
    5906:	87 78       	andi	r24, 0x87	; 135
    5908:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    590a:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    590c:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    590e:	8f ef       	ldi	r24, 0xFF	; 255
    5910:	9f e3       	ldi	r25, 0x3F	; 63
    5912:	a2 e0       	ldi	r26, 0x02	; 2
    5914:	81 50       	subi	r24, 0x01	; 1
    5916:	90 40       	sbci	r25, 0x00	; 0
    5918:	a0 40       	sbci	r26, 0x00	; 0
    591a:	e1 f7       	brne	.-8      	; 0x5914 <DOGM128_6_display_init+0x2c>
    591c:	00 c0       	rjmp	.+0      	; 0x591e <DOGM128_6_display_init+0x36>
    591e:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    5920:	a9 9a       	sbi	0x15, 1	; 21
    5922:	8f ef       	ldi	r24, 0xFF	; 255
    5924:	9f e3       	ldi	r25, 0x3F	; 63
    5926:	a2 e0       	ldi	r26, 0x02	; 2
    5928:	81 50       	subi	r24, 0x01	; 1
    592a:	90 40       	sbci	r25, 0x00	; 0
    592c:	a0 40       	sbci	r26, 0x00	; 0
    592e:	e1 f7       	brne	.-8      	; 0x5928 <DOGM128_6_display_init+0x40>
    5930:	00 c0       	rjmp	.+0      	; 0x5932 <DOGM128_6_display_init+0x4a>
    5932:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5934:	80 e4       	ldi	r24, 0x40	; 64
    5936:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    593a:	81 ea       	ldi	r24, 0xA1	; 161
    593c:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    5940:	80 ec       	ldi	r24, 0xC0	; 192
    5942:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5946:	86 ea       	ldi	r24, 0xA6	; 166
    5948:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    594c:	82 ea       	ldi	r24, 0xA2	; 162
    594e:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    5952:	8f e2       	ldi	r24, 0x2F	; 47
    5954:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    5958:	88 ef       	ldi	r24, 0xF8	; 248
    595a:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    595e:	80 e0       	ldi	r24, 0x00	; 0
    5960:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    5964:	87 e2       	ldi	r24, 0x27	; 39
    5966:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    596a:	81 e8       	ldi	r24, 0x81	; 129
    596c:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    5970:	80 e1       	ldi	r24, 0x10	; 16
    5972:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    5976:	8c ea       	ldi	r24, 0xAC	; 172
    5978:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    597c:	80 e0       	ldi	r24, 0x00	; 0
    597e:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    5982:	8f ea       	ldi	r24, 0xAF	; 175
    5984:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    5988:	0e 94 43 2c 	call	0x5886	; 0x5886 <DOGM128_6_clear_display>
}
    598c:	08 95       	ret

0000598e <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    598e:	81 30       	cpi	r24, 0x01	; 1
    5990:	11 f4       	brne	.+4      	; 0x5996 <DOGM128_6_display_backlight+0x8>
    5992:	c4 9a       	sbi	0x18, 4	; 24
    5994:	08 95       	ret
	else DisBLIGHToff;
    5996:	c4 98       	cbi	0x18, 4	; 24
    5998:	08 95       	ret

0000599a <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    599a:	ef 92       	push	r14
    599c:	ff 92       	push	r15
    599e:	0f 93       	push	r16
    59a0:	1f 93       	push	r17
    59a2:	df 93       	push	r29
    59a4:	cf 93       	push	r28
    59a6:	0f 92       	push	r0
    59a8:	cd b7       	in	r28, 0x3d	; 61
    59aa:	de b7       	in	r29, 0x3e	; 62
    59ac:	08 2f       	mov	r16, r24
    59ae:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    59b0:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    59b2:	84 2f       	mov	r24, r20
    59b4:	80 55       	subi	r24, 0x50	; 80
    59b6:	99 83       	std	Y+1, r25	; 0x01
    59b8:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    59bc:	81 2f       	mov	r24, r17
    59be:	82 95       	swap	r24
    59c0:	8f 70       	andi	r24, 0x0F	; 15
    59c2:	80 61       	ori	r24, 0x10	; 16
    59c4:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    59c8:	81 2f       	mov	r24, r17
    59ca:	8f 70       	andi	r24, 0x0F	; 15
    59cc:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>

	DisA0high;
    59d0:	a8 9a       	sbi	0x15, 0	; 21
    59d2:	99 81       	ldd	r25, Y+1	; 0x01
    59d4:	60 2f       	mov	r22, r16
    59d6:	79 2f       	mov	r23, r25
    59d8:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    59da:	1a c0       	rjmp	.+52     	; 0x5a10 <DOGM128_6_LCD_print+0x76>
    59dc:	00 e0       	ldi	r16, 0x00	; 0
    59de:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    59e0:	d7 01       	movw	r26, r14
    59e2:	ec 91       	ld	r30, X
    59e4:	b5 e0       	ldi	r27, 0x05	; 5
    59e6:	eb 9f       	mul	r30, r27
    59e8:	f0 01       	movw	r30, r0
    59ea:	11 24       	eor	r1, r1
    59ec:	e0 0f       	add	r30, r16
    59ee:	f1 1f       	adc	r31, r17
    59f0:	eb 55       	subi	r30, 0x5B	; 91
    59f2:	fc 4f       	sbci	r31, 0xFC	; 252
    59f4:	84 91       	lpm	r24, Z+
    59f6:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    59fa:	0f 5f       	subi	r16, 0xFF	; 255
    59fc:	1f 4f       	sbci	r17, 0xFF	; 255
    59fe:	05 30       	cpi	r16, 0x05	; 5
    5a00:	11 05       	cpc	r17, r1
    5a02:	71 f7       	brne	.-36     	; 0x59e0 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5a04:	80 e0       	ldi	r24, 0x00	; 0
    5a06:	0e 94 07 2c 	call	0x580e	; 0x580e <DOGM128_6_usart1_sendByte>
    5a0a:	08 94       	sec
    5a0c:	e1 1c       	adc	r14, r1
    5a0e:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5a10:	f7 01       	movw	r30, r14
    5a12:	80 81       	ld	r24, Z
    5a14:	88 23       	and	r24, r24
    5a16:	11 f7       	brne	.-60     	; 0x59dc <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5a18:	0f 90       	pop	r0
    5a1a:	cf 91       	pop	r28
    5a1c:	df 91       	pop	r29
    5a1e:	1f 91       	pop	r17
    5a20:	0f 91       	pop	r16
    5a22:	ff 90       	pop	r15
    5a24:	ef 90       	pop	r14
    5a26:	08 95       	ret

00005a28 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5a28:	60 91 23 07 	lds	r22, 0x0723
    5a2c:	70 91 24 07 	lds	r23, 0x0724
    5a30:	90 e0       	ldi	r25, 0x00	; 0
    5a32:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
}
    5a36:	08 95       	ret

00005a38 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5a38:	80 e0       	ldi	r24, 0x00	; 0
    5a3a:	0e 94 68 11 	call	0x22d0	; 0x22d0 <nrk_uart_data_ready>
    5a3e:	88 23       	and	r24, r24
    5a40:	49 f0       	breq	.+18     	; 0x5a54 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    5a42:	80 91 21 07 	lds	r24, 0x0721
    5a46:	90 91 22 07 	lds	r25, 0x0722
    5a4a:	0e 94 f8 42 	call	0x85f0	; 0x85f0 <fgetc>
    5a4e:	28 2f       	mov	r18, r24
    5a50:	30 e0       	ldi	r19, 0x00	; 0
    5a52:	02 c0       	rjmp	.+4      	; 0x5a58 <USART0_getchar+0x20>
	else return -1;
    5a54:	2f ef       	ldi	r18, 0xFF	; 255
    5a56:	3f ef       	ldi	r19, 0xFF	; 255
}
    5a58:	c9 01       	movw	r24, r18
    5a5a:	08 95       	ret

00005a5c <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    5a5c:	bf 92       	push	r11
    5a5e:	cf 92       	push	r12
    5a60:	df 92       	push	r13
    5a62:	ef 92       	push	r14
    5a64:	ff 92       	push	r15
    5a66:	0f 93       	push	r16
    5a68:	1f 93       	push	r17
    5a6a:	df 93       	push	r29
    5a6c:	cf 93       	push	r28
    5a6e:	00 d0       	rcall	.+0      	; 0x5a70 <eDIP240_7_Display_send_packet+0x14>
    5a70:	00 d0       	rcall	.+0      	; 0x5a72 <eDIP240_7_Display_send_packet+0x16>
    5a72:	0f 92       	push	r0
    5a74:	cd b7       	in	r28, 0x3d	; 61
    5a76:	de b7       	in	r29, 0x3e	; 62
    5a78:	d8 2e       	mov	r13, r24
    5a7a:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    5a7c:	20 ea       	ldi	r18, 0xA0	; 160
    5a7e:	36 e8       	ldi	r19, 0x86	; 134
    5a80:	41 e0       	ldi	r20, 0x01	; 1
    5a82:	50 e0       	ldi	r21, 0x00	; 0
    5a84:	29 83       	std	Y+1, r18	; 0x01
    5a86:	3a 83       	std	Y+2, r19	; 0x02
    5a88:	4b 83       	std	Y+3, r20	; 0x03
    5a8a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    5a8c:	81 e1       	ldi	r24, 0x11	; 17
    5a8e:	9d 83       	std	Y+5, r25	; 0x05
    5a90:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    5a94:	8b 2d       	mov	r24, r11
    5a96:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 checksum = 0x11 + length;
    5a9a:	81 e1       	ldi	r24, 0x11	; 17
    5a9c:	c8 2e       	mov	r12, r24
    5a9e:	cb 0c       	add	r12, r11
 while(i < length)
    5aa0:	9d 81       	ldd	r25, Y+5	; 0x05
    5aa2:	0d 2d       	mov	r16, r13
    5aa4:	19 2f       	mov	r17, r25
    5aa6:	09 c0       	rjmp	.+18     	; 0x5aba <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5aa8:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    5aaa:	f8 01       	movw	r30, r16
    5aac:	81 91       	ld	r24, Z+
    5aae:	8f 01       	movw	r16, r30
    5ab0:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
	checksum += data[i];
    5ab4:	f7 01       	movw	r30, r14
    5ab6:	80 81       	ld	r24, Z
    5ab8:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5aba:	80 2f       	mov	r24, r16
    5abc:	8d 19       	sub	r24, r13
    5abe:	8b 15       	cp	r24, r11
    5ac0:	98 f3       	brcs	.-26     	; 0x5aa8 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5ac2:	8c 2d       	mov	r24, r12
    5ac4:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ac8:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5acc:	29 81       	ldd	r18, Y+1	; 0x01
    5ace:	3a 81       	ldd	r19, Y+2	; 0x02
    5ad0:	4b 81       	ldd	r20, Y+3	; 0x03
    5ad2:	5c 81       	ldd	r21, Y+4	; 0x04
    5ad4:	21 50       	subi	r18, 0x01	; 1
    5ad6:	30 40       	sbci	r19, 0x00	; 0
    5ad8:	40 40       	sbci	r20, 0x00	; 0
    5ada:	50 40       	sbci	r21, 0x00	; 0
    5adc:	29 83       	std	Y+1, r18	; 0x01
    5ade:	3a 83       	std	Y+2, r19	; 0x02
    5ae0:	4b 83       	std	Y+3, r20	; 0x03
    5ae2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5ae4:	86 30       	cpi	r24, 0x06	; 6
    5ae6:	51 f0       	breq	.+20     	; 0x5afc <eDIP240_7_Display_send_packet+0xa0>
    5ae8:	89 81       	ldd	r24, Y+1	; 0x01
    5aea:	9a 81       	ldd	r25, Y+2	; 0x02
    5aec:	ab 81       	ldd	r26, Y+3	; 0x03
    5aee:	bc 81       	ldd	r27, Y+4	; 0x04
    5af0:	00 97       	sbiw	r24, 0x00	; 0
    5af2:	a1 05       	cpc	r26, r1
    5af4:	b1 05       	cpc	r27, r1
    5af6:	41 f7       	brne	.-48     	; 0x5ac8 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5af8:	8f ef       	ldi	r24, 0xFF	; 255
    5afa:	01 c0       	rjmp	.+2      	; 0x5afe <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    5afc:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5afe:	0f 90       	pop	r0
    5b00:	0f 90       	pop	r0
    5b02:	0f 90       	pop	r0
    5b04:	0f 90       	pop	r0
    5b06:	0f 90       	pop	r0
    5b08:	cf 91       	pop	r28
    5b0a:	df 91       	pop	r29
    5b0c:	1f 91       	pop	r17
    5b0e:	0f 91       	pop	r16
    5b10:	ff 90       	pop	r15
    5b12:	ef 90       	pop	r14
    5b14:	df 90       	pop	r13
    5b16:	cf 90       	pop	r12
    5b18:	bf 90       	pop	r11
    5b1a:	08 95       	ret

00005b1c <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    5b1c:	cf 92       	push	r12
    5b1e:	df 92       	push	r13
    5b20:	ef 92       	push	r14
    5b22:	ff 92       	push	r15
    5b24:	0f 93       	push	r16
    5b26:	1f 93       	push	r17
    5b28:	df 93       	push	r29
    5b2a:	cf 93       	push	r28
    5b2c:	00 d0       	rcall	.+0      	; 0x5b2e <eDIP240_7_Display_get_buffer+0x12>
    5b2e:	00 d0       	rcall	.+0      	; 0x5b30 <eDIP240_7_Display_get_buffer+0x14>
    5b30:	cd b7       	in	r28, 0x3d	; 61
    5b32:	de b7       	in	r29, 0x3e	; 62
    5b34:	f8 2e       	mov	r15, r24
    5b36:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5b38:	20 ea       	ldi	r18, 0xA0	; 160
    5b3a:	36 e8       	ldi	r19, 0x86	; 134
    5b3c:	41 e0       	ldi	r20, 0x01	; 1
    5b3e:	50 e0       	ldi	r21, 0x00	; 0
    5b40:	29 83       	std	Y+1, r18	; 0x01
    5b42:	3a 83       	std	Y+2, r19	; 0x02
    5b44:	4b 83       	std	Y+3, r20	; 0x03
    5b46:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5b48:	82 e1       	ldi	r24, 0x12	; 18
    5b4a:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5b4e:	81 e0       	ldi	r24, 0x01	; 1
    5b50:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    5b54:	83 e5       	ldi	r24, 0x53	; 83
    5b56:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    5b5a:	86 e6       	ldi	r24, 0x66	; 102
    5b5c:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b60:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5b64:	29 81       	ldd	r18, Y+1	; 0x01
    5b66:	3a 81       	ldd	r19, Y+2	; 0x02
    5b68:	4b 81       	ldd	r20, Y+3	; 0x03
    5b6a:	5c 81       	ldd	r21, Y+4	; 0x04
    5b6c:	21 50       	subi	r18, 0x01	; 1
    5b6e:	30 40       	sbci	r19, 0x00	; 0
    5b70:	40 40       	sbci	r20, 0x00	; 0
    5b72:	50 40       	sbci	r21, 0x00	; 0
    5b74:	29 83       	std	Y+1, r18	; 0x01
    5b76:	3a 83       	std	Y+2, r19	; 0x02
    5b78:	4b 83       	std	Y+3, r20	; 0x03
    5b7a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5b7c:	86 30       	cpi	r24, 0x06	; 6
    5b7e:	61 f0       	breq	.+24     	; 0x5b98 <eDIP240_7_Display_get_buffer+0x7c>
    5b80:	29 81       	ldd	r18, Y+1	; 0x01
    5b82:	3a 81       	ldd	r19, Y+2	; 0x02
    5b84:	4b 81       	ldd	r20, Y+3	; 0x03
    5b86:	5c 81       	ldd	r21, Y+4	; 0x04
    5b88:	21 15       	cp	r18, r1
    5b8a:	31 05       	cpc	r19, r1
    5b8c:	41 05       	cpc	r20, r1
    5b8e:	51 05       	cpc	r21, r1
    5b90:	39 f7       	brne	.-50     	; 0x5b60 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    5b92:	ee 24       	eor	r14, r14
    5b94:	e3 94       	inc	r14
    5b96:	01 c0       	rjmp	.+2      	; 0x5b9a <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5b98:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5b9a:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5b9e:	2f ef       	ldi	r18, 0xFF	; 255
    5ba0:	8f 3f       	cpi	r24, 0xFF	; 255
    5ba2:	92 07       	cpc	r25, r18
    5ba4:	d1 f3       	breq	.-12     	; 0x5b9a <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5ba6:	81 31       	cpi	r24, 0x11	; 17
    5ba8:	91 05       	cpc	r25, r1
    5baa:	59 f5       	brne	.+86     	; 0x5c02 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5bac:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5bb0:	ef ef       	ldi	r30, 0xFF	; 255
    5bb2:	8f 3f       	cpi	r24, 0xFF	; 255
    5bb4:	9e 07       	cpc	r25, r30
    5bb6:	d1 f3       	breq	.-12     	; 0x5bac <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5bb8:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5bba:	91 e1       	ldi	r25, 0x11	; 17
    5bbc:	c9 2e       	mov	r12, r25
    5bbe:	cd 0c       	add	r12, r13
	while (i < length)
    5bc0:	80 2f       	mov	r24, r16
    5bc2:	0f 2d       	mov	r16, r15
    5bc4:	18 2f       	mov	r17, r24
    5bc6:	0a c0       	rjmp	.+20     	; 0x5bdc <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5bc8:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5bcc:	ff ef       	ldi	r31, 0xFF	; 255
    5bce:	8f 3f       	cpi	r24, 0xFF	; 255
    5bd0:	9f 07       	cpc	r25, r31
    5bd2:	d1 f3       	breq	.-12     	; 0x5bc8 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5bd4:	f8 01       	movw	r30, r16
    5bd6:	81 93       	st	Z+, r24
    5bd8:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5bda:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5bdc:	80 2f       	mov	r24, r16
    5bde:	8f 19       	sub	r24, r15
    5be0:	8d 15       	cp	r24, r13
    5be2:	90 f3       	brcs	.-28     	; 0x5bc8 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5be4:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5be8:	ff ef       	ldi	r31, 0xFF	; 255
    5bea:	8f 3f       	cpi	r24, 0xFF	; 255
    5bec:	9f 07       	cpc	r25, r31
    5bee:	d1 f3       	breq	.-12     	; 0x5be4 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5bf0:	2c 2d       	mov	r18, r12
    5bf2:	30 e0       	ldi	r19, 0x00	; 0
    5bf4:	82 17       	cp	r24, r18
    5bf6:	93 07       	cpc	r25, r19
    5bf8:	21 f4       	brne	.+8      	; 0x5c02 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5bfa:	ee 20       	and	r14, r14
    5bfc:	11 f4       	brne	.+4      	; 0x5c02 <eDIP240_7_Display_get_buffer+0xe6>
    5bfe:	8d 2d       	mov	r24, r13
    5c00:	01 c0       	rjmp	.+2      	; 0x5c04 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5c02:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c04:	0f 90       	pop	r0
    5c06:	0f 90       	pop	r0
    5c08:	0f 90       	pop	r0
    5c0a:	0f 90       	pop	r0
    5c0c:	cf 91       	pop	r28
    5c0e:	df 91       	pop	r29
    5c10:	1f 91       	pop	r17
    5c12:	0f 91       	pop	r16
    5c14:	ff 90       	pop	r15
    5c16:	ef 90       	pop	r14
    5c18:	df 90       	pop	r13
    5c1a:	cf 90       	pop	r12
    5c1c:	08 95       	ret

00005c1e <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5c1e:	cf 92       	push	r12
    5c20:	df 92       	push	r13
    5c22:	ef 92       	push	r14
    5c24:	ff 92       	push	r15
    5c26:	0f 93       	push	r16
    5c28:	1f 93       	push	r17
    5c2a:	df 93       	push	r29
    5c2c:	cf 93       	push	r28
    5c2e:	00 d0       	rcall	.+0      	; 0x5c30 <eDIP240_7_Display_request_buffer_info+0x12>
    5c30:	00 d0       	rcall	.+0      	; 0x5c32 <eDIP240_7_Display_request_buffer_info+0x14>
    5c32:	cd b7       	in	r28, 0x3d	; 61
    5c34:	de b7       	in	r29, 0x3e	; 62
    5c36:	8c 01       	movw	r16, r24
    5c38:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c3a:	80 e4       	ldi	r24, 0x40	; 64
    5c3c:	92 e4       	ldi	r25, 0x42	; 66
    5c3e:	af e0       	ldi	r26, 0x0F	; 15
    5c40:	b0 e0       	ldi	r27, 0x00	; 0
    5c42:	89 83       	std	Y+1, r24	; 0x01
    5c44:	9a 83       	std	Y+2, r25	; 0x02
    5c46:	ab 83       	std	Y+3, r26	; 0x03
    5c48:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5c4a:	82 e1       	ldi	r24, 0x12	; 18
    5c4c:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5c50:	81 e0       	ldi	r24, 0x01	; 1
    5c52:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5c56:	89 e4       	ldi	r24, 0x49	; 73
    5c58:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5c5c:	8c e5       	ldi	r24, 0x5C	; 92
    5c5e:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c62:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5c66:	29 81       	ldd	r18, Y+1	; 0x01
    5c68:	3a 81       	ldd	r19, Y+2	; 0x02
    5c6a:	4b 81       	ldd	r20, Y+3	; 0x03
    5c6c:	5c 81       	ldd	r21, Y+4	; 0x04
    5c6e:	21 50       	subi	r18, 0x01	; 1
    5c70:	30 40       	sbci	r19, 0x00	; 0
    5c72:	40 40       	sbci	r20, 0x00	; 0
    5c74:	50 40       	sbci	r21, 0x00	; 0
    5c76:	29 83       	std	Y+1, r18	; 0x01
    5c78:	3a 83       	std	Y+2, r19	; 0x02
    5c7a:	4b 83       	std	Y+3, r20	; 0x03
    5c7c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c7e:	86 30       	cpi	r24, 0x06	; 6
    5c80:	59 f0       	breq	.+22     	; 0x5c98 <eDIP240_7_Display_request_buffer_info+0x7a>
    5c82:	89 81       	ldd	r24, Y+1	; 0x01
    5c84:	9a 81       	ldd	r25, Y+2	; 0x02
    5c86:	ab 81       	ldd	r26, Y+3	; 0x03
    5c88:	bc 81       	ldd	r27, Y+4	; 0x04
    5c8a:	00 97       	sbiw	r24, 0x00	; 0
    5c8c:	a1 05       	cpc	r26, r1
    5c8e:	b1 05       	cpc	r27, r1
    5c90:	41 f7       	brne	.-48     	; 0x5c62 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5c92:	dd 24       	eor	r13, r13
    5c94:	d3 94       	inc	r13
    5c96:	01 c0       	rjmp	.+2      	; 0x5c9a <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5c98:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5c9a:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5c9e:	2f ef       	ldi	r18, 0xFF	; 255
    5ca0:	8f 3f       	cpi	r24, 0xFF	; 255
    5ca2:	92 07       	cpc	r25, r18
    5ca4:	d1 f3       	breq	.-12     	; 0x5c9a <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5ca6:	82 31       	cpi	r24, 0x12	; 18
    5ca8:	91 05       	cpc	r25, r1
    5caa:	51 f5       	brne	.+84     	; 0x5d00 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5cac:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5cb0:	ef ef       	ldi	r30, 0xFF	; 255
    5cb2:	8f 3f       	cpi	r24, 0xFF	; 255
    5cb4:	9e 07       	cpc	r25, r30
    5cb6:	d1 f3       	breq	.-12     	; 0x5cac <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5cb8:	82 30       	cpi	r24, 0x02	; 2
    5cba:	11 f5       	brne	.+68     	; 0x5d00 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cbc:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5cc0:	ff ef       	ldi	r31, 0xFF	; 255
    5cc2:	8f 3f       	cpi	r24, 0xFF	; 255
    5cc4:	9f 07       	cpc	r25, r31
    5cc6:	d1 f3       	breq	.-12     	; 0x5cbc <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5cc8:	24 e1       	ldi	r18, 0x14	; 20
    5cca:	c2 2e       	mov	r12, r18
    5ccc:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5cce:	f8 01       	movw	r30, r16
    5cd0:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cd2:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5cd6:	ff ef       	ldi	r31, 0xFF	; 255
    5cd8:	8f 3f       	cpi	r24, 0xFF	; 255
    5cda:	9f 07       	cpc	r25, r31
    5cdc:	d1 f3       	breq	.-12     	; 0x5cd2 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5cde:	0c 2d       	mov	r16, r12
    5ce0:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5ce2:	f7 01       	movw	r30, r14
    5ce4:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5ce6:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5cea:	ff ef       	ldi	r31, 0xFF	; 255
    5cec:	8f 3f       	cpi	r24, 0xFF	; 255
    5cee:	9f 07       	cpc	r25, r31
    5cf0:	d1 f3       	breq	.-12     	; 0x5ce6 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5cf2:	20 2f       	mov	r18, r16
    5cf4:	30 e0       	ldi	r19, 0x00	; 0
    5cf6:	82 17       	cp	r24, r18
    5cf8:	93 07       	cpc	r25, r19
    5cfa:	11 f4       	brne	.+4      	; 0x5d00 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5cfc:	dd 20       	and	r13, r13
    5cfe:	11 f0       	breq	.+4      	; 0x5d04 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5d00:	8f ef       	ldi	r24, 0xFF	; 255
    5d02:	01 c0       	rjmp	.+2      	; 0x5d06 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5d04:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5d06:	0f 90       	pop	r0
    5d08:	0f 90       	pop	r0
    5d0a:	0f 90       	pop	r0
    5d0c:	0f 90       	pop	r0
    5d0e:	cf 91       	pop	r28
    5d10:	df 91       	pop	r29
    5d12:	1f 91       	pop	r17
    5d14:	0f 91       	pop	r16
    5d16:	ff 90       	pop	r15
    5d18:	ef 90       	pop	r14
    5d1a:	df 90       	pop	r13
    5d1c:	cf 90       	pop	r12
    5d1e:	08 95       	ret

00005d20 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5d20:	0f 93       	push	r16
    5d22:	1f 93       	push	r17
    5d24:	df 93       	push	r29
    5d26:	cf 93       	push	r28
    5d28:	00 d0       	rcall	.+0      	; 0x5d2a <eDIP240_7_Display_set_protocol+0xa>
    5d2a:	00 d0       	rcall	.+0      	; 0x5d2c <eDIP240_7_Display_set_protocol+0xc>
    5d2c:	cd b7       	in	r28, 0x3d	; 61
    5d2e:	de b7       	in	r29, 0x3e	; 62
    5d30:	18 2f       	mov	r17, r24
    5d32:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5d34:	20 e4       	ldi	r18, 0x40	; 64
    5d36:	32 e4       	ldi	r19, 0x42	; 66
    5d38:	4f e0       	ldi	r20, 0x0F	; 15
    5d3a:	50 e0       	ldi	r21, 0x00	; 0
    5d3c:	29 83       	std	Y+1, r18	; 0x01
    5d3e:	3a 83       	std	Y+2, r19	; 0x02
    5d40:	4b 83       	std	Y+3, r20	; 0x03
    5d42:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d44:	82 e1       	ldi	r24, 0x12	; 18
    5d46:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(3);
    5d4a:	83 e0       	ldi	r24, 0x03	; 3
    5d4c:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('D');
    5d50:	84 e4       	ldi	r24, 0x44	; 68
    5d52:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5d56:	81 2f       	mov	r24, r17
    5d58:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(timeout);
    5d5c:	80 2f       	mov	r24, r16
    5d5e:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5d62:	81 2f       	mov	r24, r17
    5d64:	87 5a       	subi	r24, 0xA7	; 167
    5d66:	80 0f       	add	r24, r16
    5d68:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d6c:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5d70:	29 81       	ldd	r18, Y+1	; 0x01
    5d72:	3a 81       	ldd	r19, Y+2	; 0x02
    5d74:	4b 81       	ldd	r20, Y+3	; 0x03
    5d76:	5c 81       	ldd	r21, Y+4	; 0x04
    5d78:	21 50       	subi	r18, 0x01	; 1
    5d7a:	30 40       	sbci	r19, 0x00	; 0
    5d7c:	40 40       	sbci	r20, 0x00	; 0
    5d7e:	50 40       	sbci	r21, 0x00	; 0
    5d80:	29 83       	std	Y+1, r18	; 0x01
    5d82:	3a 83       	std	Y+2, r19	; 0x02
    5d84:	4b 83       	std	Y+3, r20	; 0x03
    5d86:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d88:	86 30       	cpi	r24, 0x06	; 6
    5d8a:	51 f0       	breq	.+20     	; 0x5da0 <eDIP240_7_Display_set_protocol+0x80>
    5d8c:	89 81       	ldd	r24, Y+1	; 0x01
    5d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    5d90:	ab 81       	ldd	r26, Y+3	; 0x03
    5d92:	bc 81       	ldd	r27, Y+4	; 0x04
    5d94:	00 97       	sbiw	r24, 0x00	; 0
    5d96:	a1 05       	cpc	r26, r1
    5d98:	b1 05       	cpc	r27, r1
    5d9a:	41 f7       	brne	.-48     	; 0x5d6c <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5d9c:	8f ef       	ldi	r24, 0xFF	; 255
    5d9e:	01 c0       	rjmp	.+2      	; 0x5da2 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5da0:	80 e0       	ldi	r24, 0x00	; 0
}
    5da2:	0f 90       	pop	r0
    5da4:	0f 90       	pop	r0
    5da6:	0f 90       	pop	r0
    5da8:	0f 90       	pop	r0
    5daa:	cf 91       	pop	r28
    5dac:	df 91       	pop	r29
    5dae:	1f 91       	pop	r17
    5db0:	0f 91       	pop	r16
    5db2:	08 95       	ret

00005db4 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5db4:	bf 92       	push	r11
    5db6:	cf 92       	push	r12
    5db8:	df 92       	push	r13
    5dba:	ef 92       	push	r14
    5dbc:	ff 92       	push	r15
    5dbe:	0f 93       	push	r16
    5dc0:	1f 93       	push	r17
    5dc2:	df 93       	push	r29
    5dc4:	cf 93       	push	r28
    5dc6:	00 d0       	rcall	.+0      	; 0x5dc8 <eDIP240_7_Display_get_protocoll_info+0x14>
    5dc8:	00 d0       	rcall	.+0      	; 0x5dca <eDIP240_7_Display_get_protocoll_info+0x16>
    5dca:	cd b7       	in	r28, 0x3d	; 61
    5dcc:	de b7       	in	r29, 0x3e	; 62
    5dce:	6c 01       	movw	r12, r24
    5dd0:	8b 01       	movw	r16, r22
    5dd2:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5dd4:	80 e4       	ldi	r24, 0x40	; 64
    5dd6:	92 e4       	ldi	r25, 0x42	; 66
    5dd8:	af e0       	ldi	r26, 0x0F	; 15
    5dda:	b0 e0       	ldi	r27, 0x00	; 0
    5ddc:	89 83       	std	Y+1, r24	; 0x01
    5dde:	9a 83       	std	Y+2, r25	; 0x02
    5de0:	ab 83       	std	Y+3, r26	; 0x03
    5de2:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5de4:	82 e1       	ldi	r24, 0x12	; 18
    5de6:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(1);
    5dea:	81 e0       	ldi	r24, 0x01	; 1
    5dec:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('P');
    5df0:	80 e5       	ldi	r24, 0x50	; 80
    5df2:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5df6:	83 e6       	ldi	r24, 0x63	; 99
    5df8:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5dfc:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5e00:	29 81       	ldd	r18, Y+1	; 0x01
    5e02:	3a 81       	ldd	r19, Y+2	; 0x02
    5e04:	4b 81       	ldd	r20, Y+3	; 0x03
    5e06:	5c 81       	ldd	r21, Y+4	; 0x04
    5e08:	21 50       	subi	r18, 0x01	; 1
    5e0a:	30 40       	sbci	r19, 0x00	; 0
    5e0c:	40 40       	sbci	r20, 0x00	; 0
    5e0e:	50 40       	sbci	r21, 0x00	; 0
    5e10:	29 83       	std	Y+1, r18	; 0x01
    5e12:	3a 83       	std	Y+2, r19	; 0x02
    5e14:	4b 83       	std	Y+3, r20	; 0x03
    5e16:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e18:	86 30       	cpi	r24, 0x06	; 6
    5e1a:	49 f0       	breq	.+18     	; 0x5e2e <eDIP240_7_Display_get_protocoll_info+0x7a>
    5e1c:	89 81       	ldd	r24, Y+1	; 0x01
    5e1e:	9a 81       	ldd	r25, Y+2	; 0x02
    5e20:	ab 81       	ldd	r26, Y+3	; 0x03
    5e22:	bc 81       	ldd	r27, Y+4	; 0x04
    5e24:	00 97       	sbiw	r24, 0x00	; 0
    5e26:	a1 05       	cpc	r26, r1
    5e28:	b1 05       	cpc	r27, r1
    5e2a:	41 f7       	brne	.-48     	; 0x5dfc <eDIP240_7_Display_get_protocoll_info+0x48>
    5e2c:	3b c0       	rjmp	.+118    	; 0x5ea4 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5e2e:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e32:	2f ef       	ldi	r18, 0xFF	; 255
    5e34:	8f 3f       	cpi	r24, 0xFF	; 255
    5e36:	92 07       	cpc	r25, r18
    5e38:	d1 f3       	breq	.-12     	; 0x5e2e <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5e3a:	82 31       	cpi	r24, 0x12	; 18
    5e3c:	91 05       	cpc	r25, r1
    5e3e:	91 f5       	brne	.+100    	; 0x5ea4 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5e40:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e44:	ef ef       	ldi	r30, 0xFF	; 255
    5e46:	8f 3f       	cpi	r24, 0xFF	; 255
    5e48:	9e 07       	cpc	r25, r30
    5e4a:	d1 f3       	breq	.-12     	; 0x5e40 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5e4c:	83 30       	cpi	r24, 0x03	; 3
    5e4e:	51 f5       	brne	.+84     	; 0x5ea4 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e50:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e54:	ff ef       	ldi	r31, 0xFF	; 255
    5e56:	8f 3f       	cpi	r24, 0xFF	; 255
    5e58:	9f 07       	cpc	r25, r31
    5e5a:	d1 f3       	breq	.-12     	; 0x5e50 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5e5c:	35 e1       	ldi	r19, 0x15	; 21
    5e5e:	b3 2e       	mov	r11, r19
    5e60:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5e62:	f6 01       	movw	r30, r12
    5e64:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e66:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e6a:	ff ef       	ldi	r31, 0xFF	; 255
    5e6c:	8f 3f       	cpi	r24, 0xFF	; 255
    5e6e:	9f 07       	cpc	r25, r31
    5e70:	d1 f3       	breq	.-12     	; 0x5e66 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5e72:	cb 2c       	mov	r12, r11
    5e74:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5e76:	f8 01       	movw	r30, r16
    5e78:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e7a:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e7e:	ff ef       	ldi	r31, 0xFF	; 255
    5e80:	8f 3f       	cpi	r24, 0xFF	; 255
    5e82:	9f 07       	cpc	r25, r31
    5e84:	d1 f3       	breq	.-12     	; 0x5e7a <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5e86:	0c 2d       	mov	r16, r12
    5e88:	08 0f       	add	r16, r24
	  *timeout = ch;
    5e8a:	f7 01       	movw	r30, r14
    5e8c:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5e8e:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5e92:	ff ef       	ldi	r31, 0xFF	; 255
    5e94:	8f 3f       	cpi	r24, 0xFF	; 255
    5e96:	9f 07       	cpc	r25, r31
    5e98:	d1 f3       	breq	.-12     	; 0x5e8e <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5e9a:	20 2f       	mov	r18, r16
    5e9c:	30 e0       	ldi	r19, 0x00	; 0
    5e9e:	82 17       	cp	r24, r18
    5ea0:	93 07       	cpc	r25, r19
    5ea2:	11 f0       	breq	.+4      	; 0x5ea8 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5ea4:	8f ef       	ldi	r24, 0xFF	; 255
    5ea6:	01 c0       	rjmp	.+2      	; 0x5eaa <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5ea8:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5eaa:	0f 90       	pop	r0
    5eac:	0f 90       	pop	r0
    5eae:	0f 90       	pop	r0
    5eb0:	0f 90       	pop	r0
    5eb2:	cf 91       	pop	r28
    5eb4:	df 91       	pop	r29
    5eb6:	1f 91       	pop	r17
    5eb8:	0f 91       	pop	r16
    5eba:	ff 90       	pop	r15
    5ebc:	ef 90       	pop	r14
    5ebe:	df 90       	pop	r13
    5ec0:	cf 90       	pop	r12
    5ec2:	bf 90       	pop	r11
    5ec4:	08 95       	ret

00005ec6 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5ec6:	ef 92       	push	r14
    5ec8:	ff 92       	push	r15
    5eca:	0f 93       	push	r16
    5ecc:	1f 93       	push	r17
    5ece:	df 93       	push	r29
    5ed0:	cf 93       	push	r28
    5ed2:	00 d0       	rcall	.+0      	; 0x5ed4 <eDIP240_7_Display_repeat_last_packet+0xe>
    5ed4:	00 d0       	rcall	.+0      	; 0x5ed6 <eDIP240_7_Display_repeat_last_packet+0x10>
    5ed6:	cd b7       	in	r28, 0x3d	; 61
    5ed8:	de b7       	in	r29, 0x3e	; 62
    5eda:	f8 2e       	mov	r15, r24
    5edc:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5ede:	20 e4       	ldi	r18, 0x40	; 64
    5ee0:	32 e4       	ldi	r19, 0x42	; 66
    5ee2:	4f e0       	ldi	r20, 0x0F	; 15
    5ee4:	50 e0       	ldi	r21, 0x00	; 0
    5ee6:	29 83       	std	Y+1, r18	; 0x01
    5ee8:	3a 83       	std	Y+2, r19	; 0x02
    5eea:	4b 83       	std	Y+3, r20	; 0x03
    5eec:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5eee:	82 e1       	ldi	r24, 0x12	; 18
    5ef0:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(1);
    5ef4:	81 e0       	ldi	r24, 0x01	; 1
    5ef6:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('R');
    5efa:	82 e5       	ldi	r24, 0x52	; 82
    5efc:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5f00:	85 e6       	ldi	r24, 0x65	; 101
    5f02:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5f06:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5f0a:	29 81       	ldd	r18, Y+1	; 0x01
    5f0c:	3a 81       	ldd	r19, Y+2	; 0x02
    5f0e:	4b 81       	ldd	r20, Y+3	; 0x03
    5f10:	5c 81       	ldd	r21, Y+4	; 0x04
    5f12:	21 50       	subi	r18, 0x01	; 1
    5f14:	30 40       	sbci	r19, 0x00	; 0
    5f16:	40 40       	sbci	r20, 0x00	; 0
    5f18:	50 40       	sbci	r21, 0x00	; 0
    5f1a:	29 83       	std	Y+1, r18	; 0x01
    5f1c:	3a 83       	std	Y+2, r19	; 0x02
    5f1e:	4b 83       	std	Y+3, r20	; 0x03
    5f20:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5f22:	86 30       	cpi	r24, 0x06	; 6
    5f24:	59 f0       	breq	.+22     	; 0x5f3c <eDIP240_7_Display_repeat_last_packet+0x76>
    5f26:	29 81       	ldd	r18, Y+1	; 0x01
    5f28:	3a 81       	ldd	r19, Y+2	; 0x02
    5f2a:	4b 81       	ldd	r20, Y+3	; 0x03
    5f2c:	5c 81       	ldd	r21, Y+4	; 0x04
    5f2e:	21 15       	cp	r18, r1
    5f30:	31 05       	cpc	r19, r1
    5f32:	41 05       	cpc	r20, r1
    5f34:	51 05       	cpc	r21, r1
    5f36:	39 f7       	brne	.-50     	; 0x5f06 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5f38:	8f ef       	ldi	r24, 0xFF	; 255
    5f3a:	28 c0       	rjmp	.+80     	; 0x5f8c <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5f3c:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5f40:	2f ef       	ldi	r18, 0xFF	; 255
    5f42:	8f 3f       	cpi	r24, 0xFF	; 255
    5f44:	92 07       	cpc	r25, r18
    5f46:	d1 f3       	breq	.-12     	; 0x5f3c <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5f48:	81 31       	cpi	r24, 0x11	; 17
    5f4a:	91 05       	cpc	r25, r1
    5f4c:	f1 f4       	brne	.+60     	; 0x5f8a <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5f4e:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5f52:	ef ef       	ldi	r30, 0xFF	; 255
    5f54:	8f 3f       	cpi	r24, 0xFF	; 255
    5f56:	9e 07       	cpc	r25, r30
    5f58:	d1 f3       	breq	.-12     	; 0x5f4e <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5f5a:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5f5c:	80 2f       	mov	r24, r16
    5f5e:	0f 2d       	mov	r16, r15
    5f60:	18 2f       	mov	r17, r24
    5f62:	09 c0       	rjmp	.+18     	; 0x5f76 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5f64:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5f68:	ff ef       	ldi	r31, 0xFF	; 255
    5f6a:	8f 3f       	cpi	r24, 0xFF	; 255
    5f6c:	9f 07       	cpc	r25, r31
    5f6e:	d1 f3       	breq	.-12     	; 0x5f64 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5f70:	f8 01       	movw	r30, r16
    5f72:	81 93       	st	Z+, r24
    5f74:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5f76:	80 2f       	mov	r24, r16
    5f78:	8f 19       	sub	r24, r15
    5f7a:	8e 15       	cp	r24, r14
    5f7c:	98 f3       	brcs	.-26     	; 0x5f64 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5f7e:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
    5f82:	ff ef       	ldi	r31, 0xFF	; 255
    5f84:	8f 3f       	cpi	r24, 0xFF	; 255
    5f86:	9f 07       	cpc	r25, r31
    5f88:	d1 f3       	breq	.-12     	; 0x5f7e <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5f8a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5f8c:	0f 90       	pop	r0
    5f8e:	0f 90       	pop	r0
    5f90:	0f 90       	pop	r0
    5f92:	0f 90       	pop	r0
    5f94:	cf 91       	pop	r28
    5f96:	df 91       	pop	r29
    5f98:	1f 91       	pop	r17
    5f9a:	0f 91       	pop	r16
    5f9c:	ff 90       	pop	r15
    5f9e:	ef 90       	pop	r14
    5fa0:	08 95       	ret

00005fa2 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5fa2:	1f 93       	push	r17
    5fa4:	df 93       	push	r29
    5fa6:	cf 93       	push	r28
    5fa8:	00 d0       	rcall	.+0      	; 0x5faa <eDIP240_7_Display_select+0x8>
    5faa:	00 d0       	rcall	.+0      	; 0x5fac <eDIP240_7_Display_select+0xa>
    5fac:	cd b7       	in	r28, 0x3d	; 61
    5fae:	de b7       	in	r29, 0x3e	; 62
    5fb0:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5fb2:	20 e4       	ldi	r18, 0x40	; 64
    5fb4:	32 e4       	ldi	r19, 0x42	; 66
    5fb6:	4f e0       	ldi	r20, 0x0F	; 15
    5fb8:	50 e0       	ldi	r21, 0x00	; 0
    5fba:	29 83       	std	Y+1, r18	; 0x01
    5fbc:	3a 83       	std	Y+2, r19	; 0x02
    5fbe:	4b 83       	std	Y+3, r20	; 0x03
    5fc0:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5fc2:	82 e1       	ldi	r24, 0x12	; 18
    5fc4:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(3);
    5fc8:	83 e0       	ldi	r24, 0x03	; 3
    5fca:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('A');
    5fce:	81 e4       	ldi	r24, 0x41	; 65
    5fd0:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('S');
    5fd4:	83 e5       	ldi	r24, 0x53	; 83
    5fd6:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(address);
    5fda:	81 2f       	mov	r24, r17
    5fdc:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5fe0:	81 2f       	mov	r24, r17
    5fe2:	87 55       	subi	r24, 0x57	; 87
    5fe4:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5fe8:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    5fec:	29 81       	ldd	r18, Y+1	; 0x01
    5fee:	3a 81       	ldd	r19, Y+2	; 0x02
    5ff0:	4b 81       	ldd	r20, Y+3	; 0x03
    5ff2:	5c 81       	ldd	r21, Y+4	; 0x04
    5ff4:	21 50       	subi	r18, 0x01	; 1
    5ff6:	30 40       	sbci	r19, 0x00	; 0
    5ff8:	40 40       	sbci	r20, 0x00	; 0
    5ffa:	50 40       	sbci	r21, 0x00	; 0
    5ffc:	29 83       	std	Y+1, r18	; 0x01
    5ffe:	3a 83       	std	Y+2, r19	; 0x02
    6000:	4b 83       	std	Y+3, r20	; 0x03
    6002:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6004:	86 30       	cpi	r24, 0x06	; 6
    6006:	51 f0       	breq	.+20     	; 0x601c <eDIP240_7_Display_select+0x7a>
    6008:	89 81       	ldd	r24, Y+1	; 0x01
    600a:	9a 81       	ldd	r25, Y+2	; 0x02
    600c:	ab 81       	ldd	r26, Y+3	; 0x03
    600e:	bc 81       	ldd	r27, Y+4	; 0x04
    6010:	00 97       	sbiw	r24, 0x00	; 0
    6012:	a1 05       	cpc	r26, r1
    6014:	b1 05       	cpc	r27, r1
    6016:	41 f7       	brne	.-48     	; 0x5fe8 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    6018:	8f ef       	ldi	r24, 0xFF	; 255
    601a:	01 c0       	rjmp	.+2      	; 0x601e <eDIP240_7_Display_select+0x7c>
 return 0;
    601c:	80 e0       	ldi	r24, 0x00	; 0
}
    601e:	0f 90       	pop	r0
    6020:	0f 90       	pop	r0
    6022:	0f 90       	pop	r0
    6024:	0f 90       	pop	r0
    6026:	cf 91       	pop	r28
    6028:	df 91       	pop	r29
    602a:	1f 91       	pop	r17
    602c:	08 95       	ret

0000602e <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    602e:	1f 93       	push	r17
    6030:	df 93       	push	r29
    6032:	cf 93       	push	r28
    6034:	00 d0       	rcall	.+0      	; 0x6036 <eDIP240_7_Display_deselect+0x8>
    6036:	00 d0       	rcall	.+0      	; 0x6038 <eDIP240_7_Display_deselect+0xa>
    6038:	cd b7       	in	r28, 0x3d	; 61
    603a:	de b7       	in	r29, 0x3e	; 62
    603c:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    603e:	20 e4       	ldi	r18, 0x40	; 64
    6040:	32 e4       	ldi	r19, 0x42	; 66
    6042:	4f e0       	ldi	r20, 0x0F	; 15
    6044:	50 e0       	ldi	r21, 0x00	; 0
    6046:	29 83       	std	Y+1, r18	; 0x01
    6048:	3a 83       	std	Y+2, r19	; 0x02
    604a:	4b 83       	std	Y+3, r20	; 0x03
    604c:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    604e:	82 e1       	ldi	r24, 0x12	; 18
    6050:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(3);
    6054:	83 e0       	ldi	r24, 0x03	; 3
    6056:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('A');
    605a:	81 e4       	ldi	r24, 0x41	; 65
    605c:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar('D');
    6060:	84 e4       	ldi	r24, 0x44	; 68
    6062:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar(address);
    6066:	81 2f       	mov	r24, r17
    6068:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    606c:	81 2f       	mov	r24, r17
    606e:	86 56       	subi	r24, 0x66	; 102
    6070:	0e 94 14 2d 	call	0x5a28	; 0x5a28 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6074:	0e 94 1c 2d 	call	0x5a38	; 0x5a38 <USART0_getchar>
	ack_timeout--;
    6078:	29 81       	ldd	r18, Y+1	; 0x01
    607a:	3a 81       	ldd	r19, Y+2	; 0x02
    607c:	4b 81       	ldd	r20, Y+3	; 0x03
    607e:	5c 81       	ldd	r21, Y+4	; 0x04
    6080:	21 50       	subi	r18, 0x01	; 1
    6082:	30 40       	sbci	r19, 0x00	; 0
    6084:	40 40       	sbci	r20, 0x00	; 0
    6086:	50 40       	sbci	r21, 0x00	; 0
    6088:	29 83       	std	Y+1, r18	; 0x01
    608a:	3a 83       	std	Y+2, r19	; 0x02
    608c:	4b 83       	std	Y+3, r20	; 0x03
    608e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6090:	86 30       	cpi	r24, 0x06	; 6
    6092:	51 f0       	breq	.+20     	; 0x60a8 <eDIP240_7_Display_deselect+0x7a>
    6094:	89 81       	ldd	r24, Y+1	; 0x01
    6096:	9a 81       	ldd	r25, Y+2	; 0x02
    6098:	ab 81       	ldd	r26, Y+3	; 0x03
    609a:	bc 81       	ldd	r27, Y+4	; 0x04
    609c:	00 97       	sbiw	r24, 0x00	; 0
    609e:	a1 05       	cpc	r26, r1
    60a0:	b1 05       	cpc	r27, r1
    60a2:	41 f7       	brne	.-48     	; 0x6074 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    60a4:	8f ef       	ldi	r24, 0xFF	; 255
    60a6:	01 c0       	rjmp	.+2      	; 0x60aa <eDIP240_7_Display_deselect+0x7c>
 return 0;
    60a8:	80 e0       	ldi	r24, 0x00	; 0
}
    60aa:	0f 90       	pop	r0
    60ac:	0f 90       	pop	r0
    60ae:	0f 90       	pop	r0
    60b0:	0f 90       	pop	r0
    60b2:	cf 91       	pop	r28
    60b4:	df 91       	pop	r29
    60b6:	1f 91       	pop	r17
    60b8:	08 95       	ret

000060ba <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    60ba:	dc 01       	movw	r26, r24
    60bc:	0d 90       	ld	r0, X+
    60be:	00 20       	and	r0, r0
    60c0:	e9 f7       	brne	.-6      	; 0x60bc <eDIP240_7_Display_send_string+0x2>
    60c2:	bd 01       	movw	r22, r26
    60c4:	61 50       	subi	r22, 0x01	; 1
    60c6:	70 40       	sbci	r23, 0x00	; 0
    60c8:	68 1b       	sub	r22, r24
    60ca:	79 0b       	sbc	r23, r25
    60cc:	0e 94 2e 2d 	call	0x5a5c	; 0x5a5c <eDIP240_7_Display_send_packet>
}
    60d0:	08 95       	ret

000060d2 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    60d2:	dc 01       	movw	r26, r24
    60d4:	0d 90       	ld	r0, X+
    60d6:	00 20       	and	r0, r0
    60d8:	e9 f7       	brne	.-6      	; 0x60d4 <eDIP240_7_Display_send_string_with_NULL+0x2>
    60da:	6a 2f       	mov	r22, r26
    60dc:	68 1b       	sub	r22, r24
    60de:	0e 94 2e 2d 	call	0x5a5c	; 0x5a5c <eDIP240_7_Display_send_packet>
}
    60e2:	08 95       	ret

000060e4 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    60e4:	83 70       	andi	r24, 0x03	; 3
    60e6:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    60e8:	23 e0       	ldi	r18, 0x03	; 3
    60ea:	30 e0       	ldi	r19, 0x00	; 0
    60ec:	08 2e       	mov	r0, r24
    60ee:	02 c0       	rjmp	.+4      	; 0x60f4 <setLedMode+0x10>
    60f0:	22 0f       	add	r18, r18
    60f2:	33 1f       	adc	r19, r19
    60f4:	0a 94       	dec	r0
    60f6:	e2 f7       	brpl	.-8      	; 0x60f0 <setLedMode+0xc>
    60f8:	92 2f       	mov	r25, r18
    60fa:	90 95       	com	r25
    60fc:	40 91 92 03 	lds	r20, 0x0392
    6100:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    6102:	01 c0       	rjmp	.+2      	; 0x6106 <setLedMode+0x22>
    6104:	66 0f       	add	r22, r22
    6106:	8a 95       	dec	r24
    6108:	ea f7       	brpl	.-6      	; 0x6104 <setLedMode+0x20>
    610a:	62 23       	and	r22, r18
    610c:	96 2b       	or	r25, r22
    610e:	90 93 92 03 	sts	0x0392, r25
}
    6112:	08 95       	ret

00006114 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    6114:	48 2f       	mov	r20, r24
    6116:	43 70       	andi	r20, 0x03	; 3
    6118:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    611a:	83 e0       	ldi	r24, 0x03	; 3
    611c:	90 e0       	ldi	r25, 0x00	; 0
    611e:	04 2e       	mov	r0, r20
    6120:	02 c0       	rjmp	.+4      	; 0x6126 <getLedMode+0x12>
    6122:	88 0f       	add	r24, r24
    6124:	99 1f       	adc	r25, r25
    6126:	0a 94       	dec	r0
    6128:	e2 f7       	brpl	.-8      	; 0x6122 <getLedMode+0xe>
    612a:	20 91 92 03 	lds	r18, 0x0392
    612e:	30 e0       	ldi	r19, 0x00	; 0
    6130:	82 23       	and	r24, r18
    6132:	93 23       	and	r25, r19
    6134:	02 c0       	rjmp	.+4      	; 0x613a <getLedMode+0x26>
    6136:	95 95       	asr	r25
    6138:	87 95       	ror	r24
    613a:	4a 95       	dec	r20
    613c:	e2 f7       	brpl	.-8      	; 0x6136 <getLedMode+0x22>
}
    613e:	08 95       	ret

00006140 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    6140:	68 2f       	mov	r22, r24
    6142:	70 e0       	ldi	r23, 0x00	; 0
    6144:	80 e0       	ldi	r24, 0x00	; 0
    6146:	90 e0       	ldi	r25, 0x00	; 0
    6148:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__floatunsisf>
    614c:	20 91 6d 02 	lds	r18, 0x026D
    6150:	30 91 6e 02 	lds	r19, 0x026E
    6154:	40 91 6f 02 	lds	r20, 0x026F
    6158:	50 91 70 02 	lds	r21, 0x0270
    615c:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    6160:	20 e0       	ldi	r18, 0x00	; 0
    6162:	30 e0       	ldi	r19, 0x00	; 0
    6164:	40 e8       	ldi	r20, 0x80	; 128
    6166:	5b e3       	ldi	r21, 0x3B	; 59
    6168:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    616c:	08 95       	ret

0000616e <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    616e:	20 e0       	ldi	r18, 0x00	; 0
    6170:	30 e0       	ldi	r19, 0x00	; 0
    6172:	40 e8       	ldi	r20, 0x80	; 128
    6174:	53 e4       	ldi	r21, 0x43	; 67
    6176:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    617a:	20 91 6d 02 	lds	r18, 0x026D
    617e:	30 91 6e 02 	lds	r19, 0x026E
    6182:	40 91 6f 02 	lds	r20, 0x026F
    6186:	50 91 70 02 	lds	r21, 0x0270
    618a:	0e 94 21 3e 	call	0x7c42	; 0x7c42 <__divsf3>
    618e:	0e 94 89 3e 	call	0x7d12	; 0x7d12 <__fixunssfsi>
    6192:	86 2f       	mov	r24, r22
    6194:	08 95       	ret

00006196 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6196:	68 23       	and	r22, r24
    6198:	84 2f       	mov	r24, r20
    619a:	86 2b       	or	r24, r22
    619c:	08 95       	ret

0000619e <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    619e:	ef 92       	push	r14
    61a0:	ff 92       	push	r15
    61a2:	0f 93       	push	r16
    61a4:	1f 93       	push	r17
    61a6:	7b 01       	movw	r14, r22
    61a8:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    61aa:	20 e0       	ldi	r18, 0x00	; 0
    61ac:	38 e6       	ldi	r19, 0x68	; 104
    61ae:	47 e1       	ldi	r20, 0x17	; 23
    61b0:	57 e4       	ldi	r21, 0x47	; 71
    61b2:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__gesf2>
    61b6:	18 16       	cp	r1, r24
    61b8:	e4 f0       	brlt	.+56     	; 0x61f2 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    61ba:	c8 01       	movw	r24, r16
    61bc:	b7 01       	movw	r22, r14
    61be:	26 e3       	ldi	r18, 0x36	; 54
    61c0:	34 e9       	ldi	r19, 0x94	; 148
    61c2:	47 ed       	ldi	r20, 0xD7	; 215
    61c4:	5b e3       	ldi	r21, 0x3B	; 59
    61c6:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__gesf2>
    61ca:	87 fd       	sbrc	r24, 7
    61cc:	14 c0       	rjmp	.+40     	; 0x61f6 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    61ce:	c8 01       	movw	r24, r16
    61d0:	b7 01       	movw	r22, r14
    61d2:	20 e0       	ldi	r18, 0x00	; 0
    61d4:	30 e0       	ldi	r19, 0x00	; 0
    61d6:	48 e1       	ldi	r20, 0x18	; 24
    61d8:	53 e4       	ldi	r21, 0x43	; 67
    61da:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    61de:	20 e0       	ldi	r18, 0x00	; 0
    61e0:	30 e0       	ldi	r19, 0x00	; 0
    61e2:	40 e8       	ldi	r20, 0x80	; 128
    61e4:	5f e3       	ldi	r21, 0x3F	; 63
    61e6:	0e 94 bc 3d 	call	0x7b78	; 0x7b78 <__subsf3>
    61ea:	0e 94 89 3e 	call	0x7d12	; 0x7d12 <__fixunssfsi>
    61ee:	86 2f       	mov	r24, r22
    61f0:	03 c0       	rjmp	.+6      	; 0x61f8 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    61f2:	8f ef       	ldi	r24, 0xFF	; 255
    61f4:	01 c0       	rjmp	.+2      	; 0x61f8 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    61f6:	80 e0       	ldi	r24, 0x00	; 0
}
    61f8:	1f 91       	pop	r17
    61fa:	0f 91       	pop	r16
    61fc:	ff 90       	pop	r15
    61fe:	ef 90       	pop	r14
    6200:	08 95       	ret

00006202 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    6202:	ef 92       	push	r14
    6204:	ff 92       	push	r15
    6206:	0f 93       	push	r16
    6208:	1f 93       	push	r17
    620a:	7b 01       	movw	r14, r22
    620c:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    620e:	20 e0       	ldi	r18, 0x00	; 0
    6210:	30 e0       	ldi	r19, 0x00	; 0
    6212:	40 e8       	ldi	r20, 0x80	; 128
    6214:	5f e3       	ldi	r21, 0x3F	; 63
    6216:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__gesf2>
    621a:	87 ff       	sbrs	r24, 7
    621c:	16 c0       	rjmp	.+44     	; 0x624a <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    621e:	c8 01       	movw	r24, r16
    6220:	b7 01       	movw	r22, r14
    6222:	20 e0       	ldi	r18, 0x00	; 0
    6224:	30 e0       	ldi	r19, 0x00	; 0
    6226:	40 e8       	ldi	r20, 0x80	; 128
    6228:	5b e3       	ldi	r21, 0x3B	; 59
    622a:	0e 94 43 3f 	call	0x7e86	; 0x7e86 <__gesf2>
    622e:	87 fd       	sbrc	r24, 7
    6230:	0e c0       	rjmp	.+28     	; 0x624e <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    6232:	c8 01       	movw	r24, r16
    6234:	b7 01       	movw	r22, r14
    6236:	20 e0       	ldi	r18, 0x00	; 0
    6238:	30 e0       	ldi	r19, 0x00	; 0
    623a:	40 e8       	ldi	r20, 0x80	; 128
    623c:	53 e4       	ldi	r21, 0x43	; 67
    623e:	0e 94 8c 3f 	call	0x7f18	; 0x7f18 <__mulsf3>
    6242:	0e 94 89 3e 	call	0x7d12	; 0x7d12 <__fixunssfsi>
    6246:	86 2f       	mov	r24, r22
    6248:	03 c0       	rjmp	.+6      	; 0x6250 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    624a:	8f ef       	ldi	r24, 0xFF	; 255
    624c:	01 c0       	rjmp	.+2      	; 0x6250 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    624e:	80 e0       	ldi	r24, 0x00	; 0
}
    6250:	1f 91       	pop	r17
    6252:	0f 91       	pop	r16
    6254:	ff 90       	pop	r15
    6256:	ef 90       	pop	r14
    6258:	08 95       	ret

0000625a <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    625a:	80 91 88 03 	lds	r24, 0x0388
    625e:	08 95       	ret

00006260 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    6260:	ef 92       	push	r14
    6262:	ff 92       	push	r15
    6264:	0f 93       	push	r16
    6266:	1f 93       	push	r17
    6268:	79 01       	movw	r14, r18
    626a:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    626c:	0e 94 cf 30 	call	0x619e	; 0x619e <prescalerSec2Hex>
    6270:	80 93 93 03 	sts	0x0393, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6274:	c8 01       	movw	r24, r16
    6276:	b7 01       	movw	r22, r14
    6278:	0e 94 01 31 	call	0x6202	; 0x6202 <pwmFrac2Hex>
    627c:	80 93 71 02 	sts	0x0271, r24
}
    6280:	1f 91       	pop	r17
    6282:	0f 91       	pop	r16
    6284:	ff 90       	pop	r15
    6286:	ef 90       	pop	r14
    6288:	08 95       	ret

0000628a <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    628a:	ef 92       	push	r14
    628c:	ff 92       	push	r15
    628e:	0f 93       	push	r16
    6290:	1f 93       	push	r17
    6292:	79 01       	movw	r14, r18
    6294:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    6296:	0e 94 cf 30 	call	0x619e	; 0x619e <prescalerSec2Hex>
    629a:	80 93 94 03 	sts	0x0394, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    629e:	c8 01       	movw	r24, r16
    62a0:	b7 01       	movw	r22, r14
    62a2:	0e 94 01 31 	call	0x6202	; 0x6202 <pwmFrac2Hex>
    62a6:	80 93 72 02 	sts	0x0272, r24
}
    62aa:	1f 91       	pop	r17
    62ac:	0f 91       	pop	r16
    62ae:	ff 90       	pop	r15
    62b0:	ef 90       	pop	r14
    62b2:	08 95       	ret

000062b4 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    62b4:	10 92 93 03 	sts	0x0393, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    62b8:	0e 94 01 31 	call	0x6202	; 0x6202 <pwmFrac2Hex>
    62bc:	80 93 71 02 	sts	0x0271, r24
}
    62c0:	08 95       	ret

000062c2 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    62c2:	10 92 94 03 	sts	0x0394, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    62c6:	0e 94 01 31 	call	0x6202	; 0x6202 <pwmFrac2Hex>
    62ca:	80 93 72 02 	sts	0x0272, r24
}
    62ce:	08 95       	ret

000062d0 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    62d0:	92 b3       	in	r25, 0x12	; 18
    62d2:	93 60       	ori	r25, 0x03	; 3
    62d4:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    62d6:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    62da:	9e e3       	ldi	r25, 0x3E	; 62
    62dc:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    62e0:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    62e4:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    62e8:	94 ea       	ldi	r25, 0xA4	; 164
    62ea:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    62ee:	90 91 74 00 	lds	r25, 0x0074
    62f2:	97 ff       	sbrs	r25, 7
    62f4:	fc cf       	rjmp	.-8      	; 0x62ee <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    62f6:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    62fa:	84 e8       	ldi	r24, 0x84	; 132
    62fc:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6300:	80 91 74 00 	lds	r24, 0x0074
    6304:	87 ff       	sbrs	r24, 7
    6306:	fc cf       	rjmp	.-8      	; 0x6300 <TWI_write+0x30>
    6308:	84 2f       	mov	r24, r20
    630a:	95 2f       	mov	r25, r21
    630c:	fc 01       	movw	r30, r24
    630e:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6310:	94 e8       	ldi	r25, 0x84	; 132
    6312:	0a c0       	rjmp	.+20     	; 0x6328 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6314:	21 91       	ld	r18, Z+
    6316:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    631a:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    631e:	20 91 74 00 	lds	r18, 0x0074
    6322:	27 ff       	sbrs	r18, 7
    6324:	fc cf       	rjmp	.-8      	; 0x631e <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6326:	8f 5f       	subi	r24, 0xFF	; 255
    6328:	86 17       	cp	r24, r22
    632a:	a0 f3       	brcs	.-24     	; 0x6314 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    632c:	84 e9       	ldi	r24, 0x94	; 148
    632e:	80 93 74 00 	sts	0x0074, r24
}
    6332:	08 95       	ret

00006334 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6334:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    6336:	92 b3       	in	r25, 0x12	; 18
    6338:	93 60       	ori	r25, 0x03	; 3
    633a:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    633c:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    6340:	9e e3       	ldi	r25, 0x3E	; 62
    6342:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6346:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    634a:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    634e:	94 ea       	ldi	r25, 0xA4	; 164
    6350:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6354:	90 91 74 00 	lds	r25, 0x0074
    6358:	97 ff       	sbrs	r25, 7
    635a:	fc cf       	rjmp	.-8      	; 0x6354 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    635c:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6360:	84 e8       	ldi	r24, 0x84	; 132
    6362:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6366:	80 91 74 00 	lds	r24, 0x0074
    636a:	87 ff       	sbrs	r24, 7
    636c:	fc cf       	rjmp	.-8      	; 0x6366 <TWI_read+0x32>
    636e:	84 2f       	mov	r24, r20
    6370:	95 2f       	mov	r25, r21
    6372:	fc 01       	movw	r30, r24
    6374:	80 e0       	ldi	r24, 0x00	; 0
    6376:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6378:	26 2f       	mov	r18, r22
    637a:	30 e0       	ldi	r19, 0x00	; 0
    637c:	21 50       	subi	r18, 0x01	; 1
    637e:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6380:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6382:	44 ec       	ldi	r20, 0xC4	; 196
    6384:	10 c0       	rjmp	.+32     	; 0x63a6 <TWI_read+0x72>
    6386:	82 17       	cp	r24, r18
    6388:	93 07       	cpc	r25, r19
    638a:	1c f4       	brge	.+6      	; 0x6392 <TWI_read+0x5e>
    638c:	40 93 74 00 	sts	0x0074, r20
    6390:	02 c0       	rjmp	.+4      	; 0x6396 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6392:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6396:	70 91 74 00 	lds	r23, 0x0074
    639a:	77 ff       	sbrs	r23, 7
    639c:	fc cf       	rjmp	.-8      	; 0x6396 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    639e:	70 91 73 00 	lds	r23, 0x0073
    63a2:	71 93       	st	Z+, r23
    63a4:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    63a6:	86 17       	cp	r24, r22
    63a8:	70 f3       	brcs	.-36     	; 0x6386 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    63aa:	84 e9       	ldi	r24, 0x94	; 148
    63ac:	80 93 74 00 	sts	0x0074, r24
}
    63b0:	08 95       	ret

000063b2 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    63b2:	80 91 1d 07 	lds	r24, 0x071D
    63b6:	88 23       	and	r24, r24
    63b8:	49 f4       	brne	.+18     	; 0x63cc <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    63ba:	80 91 1f 07 	lds	r24, 0x071F
    63be:	60 91 1c 07 	lds	r22, 0x071C
    63c2:	49 e8       	ldi	r20, 0x89	; 137
    63c4:	53 e0       	ldi	r21, 0x03	; 3
    63c6:	0e 94 68 31 	call	0x62d0	; 0x62d0 <TWI_write>
    63ca:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    63cc:	80 91 1f 07 	lds	r24, 0x071F
    63d0:	60 91 1c 07 	lds	r22, 0x071C
    63d4:	49 e8       	ldi	r20, 0x89	; 137
    63d6:	53 e0       	ldi	r21, 0x03	; 3
    63d8:	0e 94 9a 31 	call	0x6334	; 0x6334 <TWI_read>
    63dc:	08 95       	ret

000063de <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    63de:	86 e0       	ldi	r24, 0x06	; 6
    63e0:	80 93 1c 07 	sts	0x071C, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    63e4:	81 e1       	ldi	r24, 0x11	; 17
    63e6:	80 93 89 03 	sts	0x0389, r24
	i2cData[1] = m_prescaler[ 0 ];
    63ea:	80 91 93 03 	lds	r24, 0x0393
    63ee:	80 93 8a 03 	sts	0x038A, r24
	i2cData[2] = m_pwm[ 0 ];
    63f2:	80 91 71 02 	lds	r24, 0x0271
    63f6:	80 93 8b 03 	sts	0x038B, r24
	i2cData[3] = m_prescaler[ 1 ];
    63fa:	80 91 94 03 	lds	r24, 0x0394
    63fe:	80 93 8c 03 	sts	0x038C, r24
	i2cData[4] = m_pwm[ 1 ];
    6402:	80 91 72 02 	lds	r24, 0x0272
    6406:	80 93 8d 03 	sts	0x038D, r24
	i2cData[5] = m_ledstate;
    640a:	80 91 92 03 	lds	r24, 0x0392
    640e:	80 93 8e 03 	sts	0x038E, r24
	i2cDataDirection = i2cWrite;
    6412:	10 92 1d 07 	sts	0x071D, r1
	i2cDestination = PCA9533;
    6416:	86 ec       	ldi	r24, 0xC6	; 198
    6418:	90 e0       	ldi	r25, 0x00	; 0
    641a:	90 93 20 07 	sts	0x0720, r25
    641e:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    6422:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>
}
    6426:	08 95       	ret

00006428 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    6428:	68 2f       	mov	r22, r24
    642a:	61 70       	andi	r22, 0x01	; 1
    642c:	62 60       	ori	r22, 0x02	; 2
    642e:	82 e0       	ldi	r24, 0x02	; 2
    6430:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6434:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    6438:	08 95       	ret

0000643a <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    643a:	82 e0       	ldi	r24, 0x02	; 2
    643c:	0e 94 8a 30 	call	0x6114	; 0x6114 <getLedMode>
    6440:	61 e0       	ldi	r22, 0x01	; 1
    6442:	68 27       	eor	r22, r24
    6444:	82 e0       	ldi	r24, 0x02	; 2
    6446:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    644a:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    644e:	08 95       	ret

00006450 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    6450:	82 e0       	ldi	r24, 0x02	; 2
    6452:	60 e0       	ldi	r22, 0x00	; 0
    6454:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6458:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    645c:	08 95       	ret

0000645e <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    645e:	82 e0       	ldi	r24, 0x02	; 2
    6460:	61 e0       	ldi	r22, 0x01	; 1
    6462:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6466:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    646a:	08 95       	ret

0000646c <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    646c:	68 2f       	mov	r22, r24
    646e:	61 70       	andi	r22, 0x01	; 1
    6470:	62 60       	ori	r22, 0x02	; 2
    6472:	81 e0       	ldi	r24, 0x01	; 1
    6474:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6478:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    647c:	08 95       	ret

0000647e <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    647e:	81 e0       	ldi	r24, 0x01	; 1
    6480:	0e 94 8a 30 	call	0x6114	; 0x6114 <getLedMode>
    6484:	61 e0       	ldi	r22, 0x01	; 1
    6486:	68 27       	eor	r22, r24
    6488:	81 e0       	ldi	r24, 0x01	; 1
    648a:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    648e:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    6492:	08 95       	ret

00006494 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    6494:	81 e0       	ldi	r24, 0x01	; 1
    6496:	60 e0       	ldi	r22, 0x00	; 0
    6498:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    649c:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64a0:	08 95       	ret

000064a2 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    64a2:	81 e0       	ldi	r24, 0x01	; 1
    64a4:	61 e0       	ldi	r22, 0x01	; 1
    64a6:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    64aa:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64ae:	08 95       	ret

000064b0 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    64b0:	68 2f       	mov	r22, r24
    64b2:	61 70       	andi	r22, 0x01	; 1
    64b4:	62 60       	ori	r22, 0x02	; 2
    64b6:	80 e0       	ldi	r24, 0x00	; 0
    64b8:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    64bc:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64c0:	08 95       	ret

000064c2 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    64c2:	80 e0       	ldi	r24, 0x00	; 0
    64c4:	0e 94 8a 30 	call	0x6114	; 0x6114 <getLedMode>
    64c8:	61 e0       	ldi	r22, 0x01	; 1
    64ca:	68 27       	eor	r22, r24
    64cc:	80 e0       	ldi	r24, 0x00	; 0
    64ce:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    64d2:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64d6:	08 95       	ret

000064d8 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    64d8:	80 e0       	ldi	r24, 0x00	; 0
    64da:	60 e0       	ldi	r22, 0x00	; 0
    64dc:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    64e0:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64e4:	08 95       	ret

000064e6 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    64e6:	80 e0       	ldi	r24, 0x00	; 0
    64e8:	61 e0       	ldi	r22, 0x01	; 1
    64ea:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    64ee:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    64f2:	08 95       	ret

000064f4 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    64f4:	68 2f       	mov	r22, r24
    64f6:	61 70       	andi	r22, 0x01	; 1
    64f8:	62 60       	ori	r22, 0x02	; 2
    64fa:	83 e0       	ldi	r24, 0x03	; 3
    64fc:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6500:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    6504:	08 95       	ret

00006506 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6506:	83 e0       	ldi	r24, 0x03	; 3
    6508:	0e 94 8a 30 	call	0x6114	; 0x6114 <getLedMode>
    650c:	61 e0       	ldi	r22, 0x01	; 1
    650e:	68 27       	eor	r22, r24
    6510:	83 e0       	ldi	r24, 0x03	; 3
    6512:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6516:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    651a:	08 95       	ret

0000651c <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    651c:	83 e0       	ldi	r24, 0x03	; 3
    651e:	60 e0       	ldi	r22, 0x00	; 0
    6520:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6524:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    6528:	08 95       	ret

0000652a <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    652a:	83 e0       	ldi	r24, 0x03	; 3
    652c:	61 e0       	ldi	r22, 0x01	; 1
    652e:	0e 94 72 30 	call	0x60e4	; 0x60e4 <setLedMode>
    6532:	0e 94 ef 31 	call	0x63de	; 0x63de <setLeds>
    6536:	08 95       	ret

00006538 <readADC>:
}



void readADC( uint8_t channel )
{
    6538:	1f 93       	push	r17
    653a:	cf 93       	push	r28
    653c:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    653e:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    6540:	80 93 1e 07 	sts	0x071E, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6544:	10 92 1d 07 	sts	0x071D, r1
	i2cDataLen = 1;
    6548:	11 e0       	ldi	r17, 0x01	; 1
    654a:	10 93 1c 07 	sts	0x071C, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    654e:	80 64       	ori	r24, 0x40	; 64
    6550:	80 93 89 03 	sts	0x0389, r24
	i2cDestination = PCF8591;
    6554:	c0 e9       	ldi	r28, 0x90	; 144
    6556:	d0 e0       	ldi	r29, 0x00	; 0
    6558:	d0 93 20 07 	sts	0x0720, r29
    655c:	c0 93 1f 07 	sts	0x071F, r28

	i2cAction();
    6560:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    6564:	10 93 1d 07 	sts	0x071D, r17
	i2cDataLen = 2;
    6568:	82 e0       	ldi	r24, 0x02	; 2
    656a:	80 93 1c 07 	sts	0x071C, r24
	i2cDestination = PCF8591;
    656e:	d0 93 20 07 	sts	0x0720, r29
    6572:	c0 93 1f 07 	sts	0x071F, r28

	i2cAction();
    6576:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>
}
    657a:	df 91       	pop	r29
    657c:	cf 91       	pop	r28
    657e:	1f 91       	pop	r17
    6580:	08 95       	ret

00006582 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    6582:	0e 94 9c 32 	call	0x6538	; 0x6538 <readADC>
    6586:	08 95       	ret

00006588 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    6588:	83 e0       	ldi	r24, 0x03	; 3
    658a:	0e 94 9c 32 	call	0x6538	; 0x6538 <readADC>
    658e:	08 95       	ret

00006590 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    6590:	82 e0       	ldi	r24, 0x02	; 2
    6592:	0e 94 9c 32 	call	0x6538	; 0x6538 <readADC>
    6596:	08 95       	ret

00006598 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    6598:	81 e0       	ldi	r24, 0x01	; 1
    659a:	0e 94 9c 32 	call	0x6538	; 0x6538 <readADC>
    659e:	08 95       	ret

000065a0 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    65a0:	80 e0       	ldi	r24, 0x00	; 0
    65a2:	0e 94 9c 32 	call	0x6538	; 0x6538 <readADC>
    65a6:	08 95       	ret

000065a8 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    65a8:	10 92 1d 07 	sts	0x071D, r1
	i2cDataLen = 2;
    65ac:	92 e0       	ldi	r25, 0x02	; 2
    65ae:	90 93 1c 07 	sts	0x071C, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    65b2:	90 e4       	ldi	r25, 0x40	; 64
    65b4:	90 93 89 03 	sts	0x0389, r25
	i2cData[ 1 ] = value;
    65b8:	80 93 8a 03 	sts	0x038A, r24
	i2cDestination = PCF8591;
    65bc:	80 e9       	ldi	r24, 0x90	; 144
    65be:	90 e0       	ldi	r25, 0x00	; 0
    65c0:	90 93 20 07 	sts	0x0720, r25
    65c4:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    65c8:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>
}
    65cc:	08 95       	ret

000065ce <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    65ce:	0e 94 b7 30 	call	0x616e	; 0x616e <V2S>
    65d2:	0e 94 d4 32 	call	0x65a8	; 0x65a8 <writeDAC>
    65d6:	08 95       	ret

000065d8 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    65d8:	81 e0       	ldi	r24, 0x01	; 1
    65da:	80 93 1d 07 	sts	0x071D, r24
	i2cDataLen = 1;
    65de:	80 93 1c 07 	sts	0x071C, r24
	i2cDestination = PCF8574;
    65e2:	80 e4       	ldi	r24, 0x40	; 64
    65e4:	90 e0       	ldi	r25, 0x00	; 0
    65e6:	90 93 20 07 	sts	0x0720, r25
    65ea:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    65ee:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>
}
    65f2:	08 95       	ret

000065f4 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    65f4:	80 93 91 03 	sts	0x0391, r24
    65f8:	80 93 89 03 	sts	0x0389, r24
	i2cDataLen = 1;
    65fc:	81 e0       	ldi	r24, 0x01	; 1
    65fe:	80 93 1c 07 	sts	0x071C, r24
	i2cDataDirection = i2cWrite;
    6602:	10 92 1d 07 	sts	0x071D, r1
	i2cDestination = PCF8574;
    6606:	80 e4       	ldi	r24, 0x40	; 64
    6608:	90 e0       	ldi	r25, 0x00	; 0
    660a:	90 93 20 07 	sts	0x0720, r25
    660e:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    6612:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2cAction>
}
    6616:	08 95       	ret

00006618 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6618:	80 91 88 03 	lds	r24, 0x0388
    661c:	e5 e6       	ldi	r30, 0x65	; 101
    661e:	f2 e0       	ldi	r31, 0x02	; 2
    6620:	e8 0f       	add	r30, r24
    6622:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6624:	80 91 91 03 	lds	r24, 0x0391
    6628:	8f 70       	andi	r24, 0x0F	; 15
    662a:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    662c:	89 2b       	or	r24, r25
    662e:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    6632:	80 91 88 03 	lds	r24, 0x0388
    6636:	89 5f       	subi	r24, 0xF9	; 249
    6638:	87 70       	andi	r24, 0x07	; 7
    663a:	80 93 88 03 	sts	0x0388, r24
}
    663e:	08 95       	ret

00006640 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6640:	80 91 88 03 	lds	r24, 0x0388
    6644:	e5 e6       	ldi	r30, 0x65	; 101
    6646:	f2 e0       	ldi	r31, 0x02	; 2
    6648:	e8 0f       	add	r30, r24
    664a:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    664c:	80 91 91 03 	lds	r24, 0x0391
    6650:	8f 70       	andi	r24, 0x0F	; 15
    6652:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6654:	89 2b       	or	r24, r25
    6656:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    665a:	80 91 88 03 	lds	r24, 0x0388
    665e:	8f 5f       	subi	r24, 0xFF	; 255
    6660:	87 70       	andi	r24, 0x07	; 7
    6662:	80 93 88 03 	sts	0x0388, r24
}
    6666:	08 95       	ret

00006668 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6668:	80 91 88 03 	lds	r24, 0x0388
    666c:	e5 e6       	ldi	r30, 0x65	; 101
    666e:	f2 e0       	ldi	r31, 0x02	; 2
    6670:	e8 0f       	add	r30, r24
    6672:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6674:	80 91 91 03 	lds	r24, 0x0391
    6678:	8f 70       	andi	r24, 0x0F	; 15
    667a:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    667c:	89 2b       	or	r24, r25
    667e:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    6682:	80 91 88 03 	lds	r24, 0x0388
    6686:	8a 5f       	subi	r24, 0xFA	; 250
    6688:	86 70       	andi	r24, 0x06	; 6
    668a:	80 93 88 03 	sts	0x0388, r24
}
    668e:	08 95       	ret

00006690 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6690:	80 91 88 03 	lds	r24, 0x0388
    6694:	e5 e6       	ldi	r30, 0x65	; 101
    6696:	f2 e0       	ldi	r31, 0x02	; 2
    6698:	e8 0f       	add	r30, r24
    669a:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    669c:	80 91 91 03 	lds	r24, 0x0391
    66a0:	8f 70       	andi	r24, 0x0F	; 15
    66a2:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    66a4:	89 2b       	or	r24, r25
    66a6:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    66aa:	80 91 88 03 	lds	r24, 0x0388
    66ae:	8e 5f       	subi	r24, 0xFE	; 254
    66b0:	86 70       	andi	r24, 0x06	; 6
    66b2:	80 93 88 03 	sts	0x0388, r24
}
    66b6:	08 95       	ret

000066b8 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66b8:	80 91 91 03 	lds	r24, 0x0391
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    66bc:	80 6f       	ori	r24, 0xF0	; 240
    66be:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
}
    66c2:	08 95       	ret

000066c4 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    66c4:	90 91 91 03 	lds	r25, 0x0391
    66c8:	88 23       	and	r24, r24
    66ca:	11 f4       	brne	.+4      	; 0x66d0 <TUM_LKN_Sensorboard_setBeeper+0xc>
    66cc:	88 e0       	ldi	r24, 0x08	; 8
    66ce:	01 c0       	rjmp	.+2      	; 0x66d2 <TUM_LKN_Sensorboard_setBeeper+0xe>
    66d0:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66d2:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    66d4:	89 2b       	or	r24, r25
    66d6:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
    66da:	08 95       	ret

000066dc <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    66dc:	90 91 91 03 	lds	r25, 0x0391
    66e0:	21 e0       	ldi	r18, 0x01	; 1
    66e2:	30 e0       	ldi	r19, 0x00	; 0
    66e4:	02 c0       	rjmp	.+4      	; 0x66ea <TUM_LKN_Sensorboard_writeIO+0xe>
    66e6:	22 0f       	add	r18, r18
    66e8:	33 1f       	adc	r19, r19
    66ea:	8a 95       	dec	r24
    66ec:	e2 f7       	brpl	.-8      	; 0x66e6 <TUM_LKN_Sensorboard_writeIO+0xa>
    66ee:	82 2f       	mov	r24, r18
    66f0:	80 95       	com	r24
    66f2:	66 23       	and	r22, r22
    66f4:	09 f4       	brne	.+2      	; 0x66f8 <TUM_LKN_Sensorboard_writeIO+0x1c>
    66f6:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66f8:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    66fa:	82 2f       	mov	r24, r18
    66fc:	89 2b       	or	r24, r25
    66fe:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
    6702:	08 95       	ret

00006704 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6704:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
    6708:	08 95       	ret

0000670a <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    670a:	8f ef       	ldi	r24, 0xFF	; 255
    670c:	0e 94 fa 32 	call	0x65f4	; 0x65f4 <writeIOs>
    6710:	80 e0       	ldi	r24, 0x00	; 0
    6712:	0e 94 d4 32 	call	0x65a8	; 0x65a8 <writeDAC>
    6716:	08 95       	ret

00006718 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6718:	a0 91 e3 06 	lds	r26, 0x06E3
	lds r27,nrk_high_ready_TCB+1
    671c:	b0 91 e4 06 	lds	r27, 0x06E4

    	;x points to &OSTCB[x]
    
	ld r28,x+
    6720:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6722:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6724:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6726:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6728:	ff 91       	pop	r31
	pop r30
    672a:	ef 91       	pop	r30
	pop r29
    672c:	df 91       	pop	r29
	pop r28
    672e:	cf 91       	pop	r28
	pop r27
    6730:	bf 91       	pop	r27
	pop r26
    6732:	af 91       	pop	r26
	pop r25
    6734:	9f 91       	pop	r25
	pop r24			
    6736:	8f 91       	pop	r24
	pop r23
    6738:	7f 91       	pop	r23
	pop r22
    673a:	6f 91       	pop	r22
	pop r21
    673c:	5f 91       	pop	r21
	pop r20	
    673e:	4f 91       	pop	r20
	pop r19
    6740:	3f 91       	pop	r19
	pop r18	
    6742:	2f 91       	pop	r18
	pop r17
    6744:	1f 91       	pop	r17
	pop r16
    6746:	0f 91       	pop	r16
	pop r15
    6748:	ff 90       	pop	r15
	pop r14
    674a:	ef 90       	pop	r14
	pop r13
    674c:	df 90       	pop	r13
	pop r12
    674e:	cf 90       	pop	r12
	pop r11
    6750:	bf 90       	pop	r11
	pop r10
    6752:	af 90       	pop	r10
	pop r9
    6754:	9f 90       	pop	r9
	pop r8
    6756:	8f 90       	pop	r8
	pop r7
    6758:	7f 90       	pop	r7
	pop r6
    675a:	6f 90       	pop	r6
	pop r5
    675c:	5f 90       	pop	r5
	pop r4
    675e:	4f 90       	pop	r4
	pop r3
    6760:	3f 90       	pop	r3
	pop r2
    6762:	2f 90       	pop	r2
	pop r1
    6764:	1f 90       	pop	r1
	pop r0
    6766:	0f 90       	pop	r0
	out __SREG__, r0
    6768:	0f be       	out	0x3f, r0	; 63
	pop r0	
    676a:	0f 90       	pop	r0
	   
    	reti 
    676c:	18 95       	reti

0000676e <__udivdi3>:
    676e:	a8 e3       	ldi	r26, 0x38	; 56
    6770:	b0 e0       	ldi	r27, 0x00	; 0
    6772:	ed eb       	ldi	r30, 0xBD	; 189
    6774:	f3 e3       	ldi	r31, 0x33	; 51
    6776:	0c 94 88 41 	jmp	0x8310	; 0x8310 <__prologue_saves__>
    677a:	29 83       	std	Y+1, r18	; 0x01
    677c:	3a 83       	std	Y+2, r19	; 0x02
    677e:	4b 83       	std	Y+3, r20	; 0x03
    6780:	5c 83       	std	Y+4, r21	; 0x04
    6782:	6d 83       	std	Y+5, r22	; 0x05
    6784:	7e 83       	std	Y+6, r23	; 0x06
    6786:	8f 83       	std	Y+7, r24	; 0x07
    6788:	98 87       	std	Y+8, r25	; 0x08
    678a:	a9 86       	std	Y+9, r10	; 0x09
    678c:	ba 86       	std	Y+10, r11	; 0x0a
    678e:	cb 86       	std	Y+11, r12	; 0x0b
    6790:	dc 86       	std	Y+12, r13	; 0x0c
    6792:	ed 86       	std	Y+13, r14	; 0x0d
    6794:	fe 86       	std	Y+14, r15	; 0x0e
    6796:	0f 87       	std	Y+15, r16	; 0x0f
    6798:	18 8b       	std	Y+16, r17	; 0x10
    679a:	e9 84       	ldd	r14, Y+9	; 0x09
    679c:	fa 84       	ldd	r15, Y+10	; 0x0a
    679e:	0b 85       	ldd	r16, Y+11	; 0x0b
    67a0:	1c 85       	ldd	r17, Y+12	; 0x0c
    67a2:	2d 85       	ldd	r18, Y+13	; 0x0d
    67a4:	3e 85       	ldd	r19, Y+14	; 0x0e
    67a6:	4f 85       	ldd	r20, Y+15	; 0x0f
    67a8:	58 89       	ldd	r21, Y+16	; 0x10
    67aa:	29 80       	ldd	r2, Y+1	; 0x01
    67ac:	3a 80       	ldd	r3, Y+2	; 0x02
    67ae:	4b 80       	ldd	r4, Y+3	; 0x03
    67b0:	5c 80       	ldd	r5, Y+4	; 0x04
    67b2:	2d a2       	std	Y+37, r2	; 0x25
    67b4:	3e a2       	std	Y+38, r3	; 0x26
    67b6:	4f a2       	std	Y+39, r4	; 0x27
    67b8:	58 a6       	std	Y+40, r5	; 0x28
    67ba:	ad 80       	ldd	r10, Y+5	; 0x05
    67bc:	be 80       	ldd	r11, Y+6	; 0x06
    67be:	cf 80       	ldd	r12, Y+7	; 0x07
    67c0:	d8 84       	ldd	r13, Y+8	; 0x08
    67c2:	21 15       	cp	r18, r1
    67c4:	31 05       	cpc	r19, r1
    67c6:	41 05       	cpc	r20, r1
    67c8:	51 05       	cpc	r21, r1
    67ca:	09 f0       	breq	.+2      	; 0x67ce <__udivdi3+0x60>
    67cc:	be c3       	rjmp	.+1916   	; 0x6f4a <__udivdi3+0x7dc>
    67ce:	ae 14       	cp	r10, r14
    67d0:	bf 04       	cpc	r11, r15
    67d2:	c0 06       	cpc	r12, r16
    67d4:	d1 06       	cpc	r13, r17
    67d6:	08 f0       	brcs	.+2      	; 0x67da <__udivdi3+0x6c>
    67d8:	4f c1       	rjmp	.+670    	; 0x6a78 <__udivdi3+0x30a>
    67da:	20 e0       	ldi	r18, 0x00	; 0
    67dc:	e2 16       	cp	r14, r18
    67de:	20 e0       	ldi	r18, 0x00	; 0
    67e0:	f2 06       	cpc	r15, r18
    67e2:	21 e0       	ldi	r18, 0x01	; 1
    67e4:	02 07       	cpc	r16, r18
    67e6:	20 e0       	ldi	r18, 0x00	; 0
    67e8:	12 07       	cpc	r17, r18
    67ea:	58 f4       	brcc	.+22     	; 0x6802 <__udivdi3+0x94>
    67ec:	3f ef       	ldi	r19, 0xFF	; 255
    67ee:	e3 16       	cp	r14, r19
    67f0:	f1 04       	cpc	r15, r1
    67f2:	01 05       	cpc	r16, r1
    67f4:	11 05       	cpc	r17, r1
    67f6:	09 f0       	breq	.+2      	; 0x67fa <__udivdi3+0x8c>
    67f8:	90 f4       	brcc	.+36     	; 0x681e <__udivdi3+0xb0>
    67fa:	20 e0       	ldi	r18, 0x00	; 0
    67fc:	30 e0       	ldi	r19, 0x00	; 0
    67fe:	a9 01       	movw	r20, r18
    6800:	17 c0       	rjmp	.+46     	; 0x6830 <__udivdi3+0xc2>
    6802:	40 e0       	ldi	r20, 0x00	; 0
    6804:	e4 16       	cp	r14, r20
    6806:	40 e0       	ldi	r20, 0x00	; 0
    6808:	f4 06       	cpc	r15, r20
    680a:	40 e0       	ldi	r20, 0x00	; 0
    680c:	04 07       	cpc	r16, r20
    680e:	41 e0       	ldi	r20, 0x01	; 1
    6810:	14 07       	cpc	r17, r20
    6812:	50 f4       	brcc	.+20     	; 0x6828 <__udivdi3+0xba>
    6814:	20 e1       	ldi	r18, 0x10	; 16
    6816:	30 e0       	ldi	r19, 0x00	; 0
    6818:	40 e0       	ldi	r20, 0x00	; 0
    681a:	50 e0       	ldi	r21, 0x00	; 0
    681c:	09 c0       	rjmp	.+18     	; 0x6830 <__udivdi3+0xc2>
    681e:	28 e0       	ldi	r18, 0x08	; 8
    6820:	30 e0       	ldi	r19, 0x00	; 0
    6822:	40 e0       	ldi	r20, 0x00	; 0
    6824:	50 e0       	ldi	r21, 0x00	; 0
    6826:	04 c0       	rjmp	.+8      	; 0x6830 <__udivdi3+0xc2>
    6828:	28 e1       	ldi	r18, 0x18	; 24
    682a:	30 e0       	ldi	r19, 0x00	; 0
    682c:	40 e0       	ldi	r20, 0x00	; 0
    682e:	50 e0       	ldi	r21, 0x00	; 0
    6830:	d8 01       	movw	r26, r16
    6832:	c7 01       	movw	r24, r14
    6834:	02 2e       	mov	r0, r18
    6836:	04 c0       	rjmp	.+8      	; 0x6840 <__udivdi3+0xd2>
    6838:	b6 95       	lsr	r27
    683a:	a7 95       	ror	r26
    683c:	97 95       	ror	r25
    683e:	87 95       	ror	r24
    6840:	0a 94       	dec	r0
    6842:	d2 f7       	brpl	.-12     	; 0x6838 <__udivdi3+0xca>
    6844:	8d 58       	subi	r24, 0x8D	; 141
    6846:	9d 4f       	sbci	r25, 0xFD	; 253
    6848:	dc 01       	movw	r26, r24
    684a:	6c 91       	ld	r22, X
    684c:	80 e2       	ldi	r24, 0x20	; 32
    684e:	90 e0       	ldi	r25, 0x00	; 0
    6850:	a0 e0       	ldi	r26, 0x00	; 0
    6852:	b0 e0       	ldi	r27, 0x00	; 0
    6854:	82 1b       	sub	r24, r18
    6856:	93 0b       	sbc	r25, r19
    6858:	a4 0b       	sbc	r26, r20
    685a:	b5 0b       	sbc	r27, r21
    685c:	86 1b       	sub	r24, r22
    685e:	91 09       	sbc	r25, r1
    6860:	a1 09       	sbc	r26, r1
    6862:	b1 09       	sbc	r27, r1
    6864:	00 97       	sbiw	r24, 0x00	; 0
    6866:	a1 05       	cpc	r26, r1
    6868:	b1 05       	cpc	r27, r1
    686a:	a1 f1       	breq	.+104    	; 0x68d4 <__udivdi3+0x166>
    686c:	08 2e       	mov	r0, r24
    686e:	04 c0       	rjmp	.+8      	; 0x6878 <__udivdi3+0x10a>
    6870:	ee 0c       	add	r14, r14
    6872:	ff 1c       	adc	r15, r15
    6874:	00 1f       	adc	r16, r16
    6876:	11 1f       	adc	r17, r17
    6878:	0a 94       	dec	r0
    687a:	d2 f7       	brpl	.-12     	; 0x6870 <__udivdi3+0x102>
    687c:	a6 01       	movw	r20, r12
    687e:	95 01       	movw	r18, r10
    6880:	08 2e       	mov	r0, r24
    6882:	04 c0       	rjmp	.+8      	; 0x688c <__udivdi3+0x11e>
    6884:	22 0f       	add	r18, r18
    6886:	33 1f       	adc	r19, r19
    6888:	44 1f       	adc	r20, r20
    688a:	55 1f       	adc	r21, r21
    688c:	0a 94       	dec	r0
    688e:	d2 f7       	brpl	.-12     	; 0x6884 <__udivdi3+0x116>
    6890:	60 e2       	ldi	r22, 0x20	; 32
    6892:	70 e0       	ldi	r23, 0x00	; 0
    6894:	68 1b       	sub	r22, r24
    6896:	79 0b       	sbc	r23, r25
    6898:	ad a0       	ldd	r10, Y+37	; 0x25
    689a:	be a0       	ldd	r11, Y+38	; 0x26
    689c:	cf a0       	ldd	r12, Y+39	; 0x27
    689e:	d8 a4       	ldd	r13, Y+40	; 0x28
    68a0:	04 c0       	rjmp	.+8      	; 0x68aa <__udivdi3+0x13c>
    68a2:	d6 94       	lsr	r13
    68a4:	c7 94       	ror	r12
    68a6:	b7 94       	ror	r11
    68a8:	a7 94       	ror	r10
    68aa:	6a 95       	dec	r22
    68ac:	d2 f7       	brpl	.-12     	; 0x68a2 <__udivdi3+0x134>
    68ae:	a2 2a       	or	r10, r18
    68b0:	b3 2a       	or	r11, r19
    68b2:	c4 2a       	or	r12, r20
    68b4:	d5 2a       	or	r13, r21
    68b6:	2d a0       	ldd	r2, Y+37	; 0x25
    68b8:	3e a0       	ldd	r3, Y+38	; 0x26
    68ba:	4f a0       	ldd	r4, Y+39	; 0x27
    68bc:	58 a4       	ldd	r5, Y+40	; 0x28
    68be:	04 c0       	rjmp	.+8      	; 0x68c8 <__udivdi3+0x15a>
    68c0:	22 0c       	add	r2, r2
    68c2:	33 1c       	adc	r3, r3
    68c4:	44 1c       	adc	r4, r4
    68c6:	55 1c       	adc	r5, r5
    68c8:	8a 95       	dec	r24
    68ca:	d2 f7       	brpl	.-12     	; 0x68c0 <__udivdi3+0x152>
    68cc:	2d a2       	std	Y+37, r2	; 0x25
    68ce:	3e a2       	std	Y+38, r3	; 0x26
    68d0:	4f a2       	std	Y+39, r4	; 0x27
    68d2:	58 a6       	std	Y+40, r5	; 0x28
    68d4:	38 01       	movw	r6, r16
    68d6:	88 24       	eor	r8, r8
    68d8:	99 24       	eor	r9, r9
    68da:	a8 01       	movw	r20, r16
    68dc:	97 01       	movw	r18, r14
    68de:	40 70       	andi	r20, 0x00	; 0
    68e0:	50 70       	andi	r21, 0x00	; 0
    68e2:	2d 8f       	std	Y+29, r18	; 0x1d
    68e4:	3e 8f       	std	Y+30, r19	; 0x1e
    68e6:	4f 8f       	std	Y+31, r20	; 0x1f
    68e8:	58 a3       	std	Y+32, r21	; 0x20
    68ea:	c6 01       	movw	r24, r12
    68ec:	b5 01       	movw	r22, r10
    68ee:	a4 01       	movw	r20, r8
    68f0:	93 01       	movw	r18, r6
    68f2:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    68f6:	22 2e       	mov	r2, r18
    68f8:	53 2e       	mov	r5, r19
    68fa:	44 2e       	mov	r4, r20
    68fc:	35 2e       	mov	r3, r21
    68fe:	69 a3       	std	Y+33, r22	; 0x21
    6900:	7a a3       	std	Y+34, r23	; 0x22
    6902:	8b a3       	std	Y+35, r24	; 0x23
    6904:	9c a3       	std	Y+36, r25	; 0x24
    6906:	c6 01       	movw	r24, r12
    6908:	b5 01       	movw	r22, r10
    690a:	a4 01       	movw	r20, r8
    690c:	93 01       	movw	r18, r6
    690e:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6912:	82 2d       	mov	r24, r2
    6914:	95 2d       	mov	r25, r5
    6916:	a4 2d       	mov	r26, r4
    6918:	b3 2d       	mov	r27, r3
    691a:	89 8f       	std	Y+25, r24	; 0x19
    691c:	9a 8f       	std	Y+26, r25	; 0x1a
    691e:	ab 8f       	std	Y+27, r26	; 0x1b
    6920:	bc 8f       	std	Y+28, r27	; 0x1c
    6922:	bc 01       	movw	r22, r24
    6924:	cd 01       	movw	r24, r26
    6926:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6928:	3e 8d       	ldd	r19, Y+30	; 0x1e
    692a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    692c:	58 a1       	ldd	r21, Y+32	; 0x20
    692e:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6932:	5b 01       	movw	r10, r22
    6934:	6c 01       	movw	r12, r24
    6936:	49 a1       	ldd	r20, Y+33	; 0x21
    6938:	5a a1       	ldd	r21, Y+34	; 0x22
    693a:	6b a1       	ldd	r22, Y+35	; 0x23
    693c:	7c a1       	ldd	r23, Y+36	; 0x24
    693e:	da 01       	movw	r26, r20
    6940:	99 27       	eor	r25, r25
    6942:	88 27       	eor	r24, r24
    6944:	2d a0       	ldd	r2, Y+37	; 0x25
    6946:	3e a0       	ldd	r3, Y+38	; 0x26
    6948:	4f a0       	ldd	r4, Y+39	; 0x27
    694a:	58 a4       	ldd	r5, Y+40	; 0x28
    694c:	92 01       	movw	r18, r4
    694e:	44 27       	eor	r20, r20
    6950:	55 27       	eor	r21, r21
    6952:	82 2b       	or	r24, r18
    6954:	93 2b       	or	r25, r19
    6956:	a4 2b       	or	r26, r20
    6958:	b5 2b       	or	r27, r21
    695a:	8a 15       	cp	r24, r10
    695c:	9b 05       	cpc	r25, r11
    695e:	ac 05       	cpc	r26, r12
    6960:	bd 05       	cpc	r27, r13
    6962:	30 f5       	brcc	.+76     	; 0x69b0 <__udivdi3+0x242>
    6964:	29 8d       	ldd	r18, Y+25	; 0x19
    6966:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6968:	4b 8d       	ldd	r20, Y+27	; 0x1b
    696a:	5c 8d       	ldd	r21, Y+28	; 0x1c
    696c:	21 50       	subi	r18, 0x01	; 1
    696e:	30 40       	sbci	r19, 0x00	; 0
    6970:	40 40       	sbci	r20, 0x00	; 0
    6972:	50 40       	sbci	r21, 0x00	; 0
    6974:	29 8f       	std	Y+25, r18	; 0x19
    6976:	3a 8f       	std	Y+26, r19	; 0x1a
    6978:	4b 8f       	std	Y+27, r20	; 0x1b
    697a:	5c 8f       	std	Y+28, r21	; 0x1c
    697c:	8e 0d       	add	r24, r14
    697e:	9f 1d       	adc	r25, r15
    6980:	a0 1f       	adc	r26, r16
    6982:	b1 1f       	adc	r27, r17
    6984:	8e 15       	cp	r24, r14
    6986:	9f 05       	cpc	r25, r15
    6988:	a0 07       	cpc	r26, r16
    698a:	b1 07       	cpc	r27, r17
    698c:	88 f0       	brcs	.+34     	; 0x69b0 <__udivdi3+0x242>
    698e:	8a 15       	cp	r24, r10
    6990:	9b 05       	cpc	r25, r11
    6992:	ac 05       	cpc	r26, r12
    6994:	bd 05       	cpc	r27, r13
    6996:	60 f4       	brcc	.+24     	; 0x69b0 <__udivdi3+0x242>
    6998:	21 50       	subi	r18, 0x01	; 1
    699a:	30 40       	sbci	r19, 0x00	; 0
    699c:	40 40       	sbci	r20, 0x00	; 0
    699e:	50 40       	sbci	r21, 0x00	; 0
    69a0:	29 8f       	std	Y+25, r18	; 0x19
    69a2:	3a 8f       	std	Y+26, r19	; 0x1a
    69a4:	4b 8f       	std	Y+27, r20	; 0x1b
    69a6:	5c 8f       	std	Y+28, r21	; 0x1c
    69a8:	8e 0d       	add	r24, r14
    69aa:	9f 1d       	adc	r25, r15
    69ac:	a0 1f       	adc	r26, r16
    69ae:	b1 1f       	adc	r27, r17
    69b0:	ac 01       	movw	r20, r24
    69b2:	bd 01       	movw	r22, r26
    69b4:	4a 19       	sub	r20, r10
    69b6:	5b 09       	sbc	r21, r11
    69b8:	6c 09       	sbc	r22, r12
    69ba:	7d 09       	sbc	r23, r13
    69bc:	5a 01       	movw	r10, r20
    69be:	6b 01       	movw	r12, r22
    69c0:	cb 01       	movw	r24, r22
    69c2:	ba 01       	movw	r22, r20
    69c4:	a4 01       	movw	r20, r8
    69c6:	93 01       	movw	r18, r6
    69c8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    69cc:	22 2e       	mov	r2, r18
    69ce:	53 2e       	mov	r5, r19
    69d0:	44 2e       	mov	r4, r20
    69d2:	35 2e       	mov	r3, r21
    69d4:	69 a3       	std	Y+33, r22	; 0x21
    69d6:	7a a3       	std	Y+34, r23	; 0x22
    69d8:	8b a3       	std	Y+35, r24	; 0x23
    69da:	9c a3       	std	Y+36, r25	; 0x24
    69dc:	c6 01       	movw	r24, r12
    69de:	b5 01       	movw	r22, r10
    69e0:	a4 01       	movw	r20, r8
    69e2:	93 01       	movw	r18, r6
    69e4:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    69e8:	a2 2c       	mov	r10, r2
    69ea:	b5 2c       	mov	r11, r5
    69ec:	c4 2c       	mov	r12, r4
    69ee:	d3 2c       	mov	r13, r3
    69f0:	c6 01       	movw	r24, r12
    69f2:	b5 01       	movw	r22, r10
    69f4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    69f6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    69f8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    69fa:	58 a1       	ldd	r21, Y+32	; 0x20
    69fc:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6a00:	3b 01       	movw	r6, r22
    6a02:	4c 01       	movw	r8, r24
    6a04:	69 a1       	ldd	r22, Y+33	; 0x21
    6a06:	7a a1       	ldd	r23, Y+34	; 0x22
    6a08:	8b a1       	ldd	r24, Y+35	; 0x23
    6a0a:	9c a1       	ldd	r25, Y+36	; 0x24
    6a0c:	ab 01       	movw	r20, r22
    6a0e:	33 27       	eor	r19, r19
    6a10:	22 27       	eor	r18, r18
    6a12:	8d a1       	ldd	r24, Y+37	; 0x25
    6a14:	9e a1       	ldd	r25, Y+38	; 0x26
    6a16:	af a1       	ldd	r26, Y+39	; 0x27
    6a18:	b8 a5       	ldd	r27, Y+40	; 0x28
    6a1a:	a0 70       	andi	r26, 0x00	; 0
    6a1c:	b0 70       	andi	r27, 0x00	; 0
    6a1e:	28 2b       	or	r18, r24
    6a20:	39 2b       	or	r19, r25
    6a22:	4a 2b       	or	r20, r26
    6a24:	5b 2b       	or	r21, r27
    6a26:	26 15       	cp	r18, r6
    6a28:	37 05       	cpc	r19, r7
    6a2a:	48 05       	cpc	r20, r8
    6a2c:	59 05       	cpc	r21, r9
    6a2e:	c0 f4       	brcc	.+48     	; 0x6a60 <__udivdi3+0x2f2>
    6a30:	08 94       	sec
    6a32:	a1 08       	sbc	r10, r1
    6a34:	b1 08       	sbc	r11, r1
    6a36:	c1 08       	sbc	r12, r1
    6a38:	d1 08       	sbc	r13, r1
    6a3a:	2e 0d       	add	r18, r14
    6a3c:	3f 1d       	adc	r19, r15
    6a3e:	40 1f       	adc	r20, r16
    6a40:	51 1f       	adc	r21, r17
    6a42:	2e 15       	cp	r18, r14
    6a44:	3f 05       	cpc	r19, r15
    6a46:	40 07       	cpc	r20, r16
    6a48:	51 07       	cpc	r21, r17
    6a4a:	50 f0       	brcs	.+20     	; 0x6a60 <__udivdi3+0x2f2>
    6a4c:	26 15       	cp	r18, r6
    6a4e:	37 05       	cpc	r19, r7
    6a50:	48 05       	cpc	r20, r8
    6a52:	59 05       	cpc	r21, r9
    6a54:	28 f4       	brcc	.+10     	; 0x6a60 <__udivdi3+0x2f2>
    6a56:	08 94       	sec
    6a58:	a1 08       	sbc	r10, r1
    6a5a:	b1 08       	sbc	r11, r1
    6a5c:	c1 08       	sbc	r12, r1
    6a5e:	d1 08       	sbc	r13, r1
    6a60:	89 8d       	ldd	r24, Y+25	; 0x19
    6a62:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6a64:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6a66:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6a68:	8c 01       	movw	r16, r24
    6a6a:	ff 24       	eor	r15, r15
    6a6c:	ee 24       	eor	r14, r14
    6a6e:	ea 28       	or	r14, r10
    6a70:	fb 28       	or	r15, r11
    6a72:	0c 29       	or	r16, r12
    6a74:	1d 29       	or	r17, r13
    6a76:	b3 c4       	rjmp	.+2406   	; 0x73de <__udivdi3+0xc70>
    6a78:	e1 14       	cp	r14, r1
    6a7a:	f1 04       	cpc	r15, r1
    6a7c:	01 05       	cpc	r16, r1
    6a7e:	11 05       	cpc	r17, r1
    6a80:	59 f4       	brne	.+22     	; 0x6a98 <__udivdi3+0x32a>
    6a82:	61 e0       	ldi	r22, 0x01	; 1
    6a84:	70 e0       	ldi	r23, 0x00	; 0
    6a86:	80 e0       	ldi	r24, 0x00	; 0
    6a88:	90 e0       	ldi	r25, 0x00	; 0
    6a8a:	a8 01       	movw	r20, r16
    6a8c:	97 01       	movw	r18, r14
    6a8e:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6a92:	79 01       	movw	r14, r18
    6a94:	8a 01       	movw	r16, r20
    6a96:	10 c0       	rjmp	.+32     	; 0x6ab8 <__udivdi3+0x34a>
    6a98:	90 e0       	ldi	r25, 0x00	; 0
    6a9a:	e9 16       	cp	r14, r25
    6a9c:	90 e0       	ldi	r25, 0x00	; 0
    6a9e:	f9 06       	cpc	r15, r25
    6aa0:	91 e0       	ldi	r25, 0x01	; 1
    6aa2:	09 07       	cpc	r16, r25
    6aa4:	90 e0       	ldi	r25, 0x00	; 0
    6aa6:	19 07       	cpc	r17, r25
    6aa8:	58 f4       	brcc	.+22     	; 0x6ac0 <__udivdi3+0x352>
    6aaa:	af ef       	ldi	r26, 0xFF	; 255
    6aac:	ea 16       	cp	r14, r26
    6aae:	f1 04       	cpc	r15, r1
    6ab0:	01 05       	cpc	r16, r1
    6ab2:	11 05       	cpc	r17, r1
    6ab4:	09 f0       	breq	.+2      	; 0x6ab8 <__udivdi3+0x34a>
    6ab6:	90 f4       	brcc	.+36     	; 0x6adc <__udivdi3+0x36e>
    6ab8:	20 e0       	ldi	r18, 0x00	; 0
    6aba:	30 e0       	ldi	r19, 0x00	; 0
    6abc:	a9 01       	movw	r20, r18
    6abe:	17 c0       	rjmp	.+46     	; 0x6aee <__udivdi3+0x380>
    6ac0:	b0 e0       	ldi	r27, 0x00	; 0
    6ac2:	eb 16       	cp	r14, r27
    6ac4:	b0 e0       	ldi	r27, 0x00	; 0
    6ac6:	fb 06       	cpc	r15, r27
    6ac8:	b0 e0       	ldi	r27, 0x00	; 0
    6aca:	0b 07       	cpc	r16, r27
    6acc:	b1 e0       	ldi	r27, 0x01	; 1
    6ace:	1b 07       	cpc	r17, r27
    6ad0:	50 f4       	brcc	.+20     	; 0x6ae6 <__udivdi3+0x378>
    6ad2:	20 e1       	ldi	r18, 0x10	; 16
    6ad4:	30 e0       	ldi	r19, 0x00	; 0
    6ad6:	40 e0       	ldi	r20, 0x00	; 0
    6ad8:	50 e0       	ldi	r21, 0x00	; 0
    6ada:	09 c0       	rjmp	.+18     	; 0x6aee <__udivdi3+0x380>
    6adc:	28 e0       	ldi	r18, 0x08	; 8
    6ade:	30 e0       	ldi	r19, 0x00	; 0
    6ae0:	40 e0       	ldi	r20, 0x00	; 0
    6ae2:	50 e0       	ldi	r21, 0x00	; 0
    6ae4:	04 c0       	rjmp	.+8      	; 0x6aee <__udivdi3+0x380>
    6ae6:	28 e1       	ldi	r18, 0x18	; 24
    6ae8:	30 e0       	ldi	r19, 0x00	; 0
    6aea:	40 e0       	ldi	r20, 0x00	; 0
    6aec:	50 e0       	ldi	r21, 0x00	; 0
    6aee:	d8 01       	movw	r26, r16
    6af0:	c7 01       	movw	r24, r14
    6af2:	02 2e       	mov	r0, r18
    6af4:	04 c0       	rjmp	.+8      	; 0x6afe <__udivdi3+0x390>
    6af6:	b6 95       	lsr	r27
    6af8:	a7 95       	ror	r26
    6afa:	97 95       	ror	r25
    6afc:	87 95       	ror	r24
    6afe:	0a 94       	dec	r0
    6b00:	d2 f7       	brpl	.-12     	; 0x6af6 <__udivdi3+0x388>
    6b02:	8d 58       	subi	r24, 0x8D	; 141
    6b04:	9d 4f       	sbci	r25, 0xFD	; 253
    6b06:	fc 01       	movw	r30, r24
    6b08:	80 81       	ld	r24, Z
    6b0a:	28 0f       	add	r18, r24
    6b0c:	31 1d       	adc	r19, r1
    6b0e:	41 1d       	adc	r20, r1
    6b10:	51 1d       	adc	r21, r1
    6b12:	80 e2       	ldi	r24, 0x20	; 32
    6b14:	90 e0       	ldi	r25, 0x00	; 0
    6b16:	a0 e0       	ldi	r26, 0x00	; 0
    6b18:	b0 e0       	ldi	r27, 0x00	; 0
    6b1a:	82 1b       	sub	r24, r18
    6b1c:	93 0b       	sbc	r25, r19
    6b1e:	a4 0b       	sbc	r26, r20
    6b20:	b5 0b       	sbc	r27, r21
    6b22:	61 f4       	brne	.+24     	; 0x6b3c <__udivdi3+0x3ce>
    6b24:	15 01       	movw	r2, r10
    6b26:	26 01       	movw	r4, r12
    6b28:	2e 18       	sub	r2, r14
    6b2a:	3f 08       	sbc	r3, r15
    6b2c:	40 0a       	sbc	r4, r16
    6b2e:	51 0a       	sbc	r5, r17
    6b30:	81 e0       	ldi	r24, 0x01	; 1
    6b32:	a8 2e       	mov	r10, r24
    6b34:	b1 2c       	mov	r11, r1
    6b36:	c1 2c       	mov	r12, r1
    6b38:	d1 2c       	mov	r13, r1
    6b3a:	29 c1       	rjmp	.+594    	; 0x6d8e <__udivdi3+0x620>
    6b3c:	08 2e       	mov	r0, r24
    6b3e:	04 c0       	rjmp	.+8      	; 0x6b48 <__udivdi3+0x3da>
    6b40:	ee 0c       	add	r14, r14
    6b42:	ff 1c       	adc	r15, r15
    6b44:	00 1f       	adc	r16, r16
    6b46:	11 1f       	adc	r17, r17
    6b48:	0a 94       	dec	r0
    6b4a:	d2 f7       	brpl	.-12     	; 0x6b40 <__udivdi3+0x3d2>
    6b4c:	15 01       	movw	r2, r10
    6b4e:	26 01       	movw	r4, r12
    6b50:	02 2e       	mov	r0, r18
    6b52:	04 c0       	rjmp	.+8      	; 0x6b5c <__udivdi3+0x3ee>
    6b54:	56 94       	lsr	r5
    6b56:	47 94       	ror	r4
    6b58:	37 94       	ror	r3
    6b5a:	27 94       	ror	r2
    6b5c:	0a 94       	dec	r0
    6b5e:	d2 f7       	brpl	.-12     	; 0x6b54 <__udivdi3+0x3e6>
    6b60:	29 8e       	std	Y+25, r2	; 0x19
    6b62:	3a 8e       	std	Y+26, r3	; 0x1a
    6b64:	4b 8e       	std	Y+27, r4	; 0x1b
    6b66:	5c 8e       	std	Y+28, r5	; 0x1c
    6b68:	b6 01       	movw	r22, r12
    6b6a:	a5 01       	movw	r20, r10
    6b6c:	08 2e       	mov	r0, r24
    6b6e:	04 c0       	rjmp	.+8      	; 0x6b78 <__udivdi3+0x40a>
    6b70:	44 0f       	add	r20, r20
    6b72:	55 1f       	adc	r21, r21
    6b74:	66 1f       	adc	r22, r22
    6b76:	77 1f       	adc	r23, r23
    6b78:	0a 94       	dec	r0
    6b7a:	d2 f7       	brpl	.-12     	; 0x6b70 <__udivdi3+0x402>
    6b7c:	4d 8f       	std	Y+29, r20	; 0x1d
    6b7e:	5e 8f       	std	Y+30, r21	; 0x1e
    6b80:	6f 8f       	std	Y+31, r22	; 0x1f
    6b82:	78 a3       	std	Y+32, r23	; 0x20
    6b84:	2d a0       	ldd	r2, Y+37	; 0x25
    6b86:	3e a0       	ldd	r3, Y+38	; 0x26
    6b88:	4f a0       	ldd	r4, Y+39	; 0x27
    6b8a:	58 a4       	ldd	r5, Y+40	; 0x28
    6b8c:	04 c0       	rjmp	.+8      	; 0x6b96 <__udivdi3+0x428>
    6b8e:	56 94       	lsr	r5
    6b90:	47 94       	ror	r4
    6b92:	37 94       	ror	r3
    6b94:	27 94       	ror	r2
    6b96:	2a 95       	dec	r18
    6b98:	d2 f7       	brpl	.-12     	; 0x6b8e <__udivdi3+0x420>
    6b9a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6b9c:	be 8c       	ldd	r11, Y+30	; 0x1e
    6b9e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6ba0:	d8 a0       	ldd	r13, Y+32	; 0x20
    6ba2:	a2 28       	or	r10, r2
    6ba4:	b3 28       	or	r11, r3
    6ba6:	c4 28       	or	r12, r4
    6ba8:	d5 28       	or	r13, r5
    6baa:	ad 8e       	std	Y+29, r10	; 0x1d
    6bac:	be 8e       	std	Y+30, r11	; 0x1e
    6bae:	cf 8e       	std	Y+31, r12	; 0x1f
    6bb0:	d8 a2       	std	Y+32, r13	; 0x20
    6bb2:	2d a1       	ldd	r18, Y+37	; 0x25
    6bb4:	3e a1       	ldd	r19, Y+38	; 0x26
    6bb6:	4f a1       	ldd	r20, Y+39	; 0x27
    6bb8:	58 a5       	ldd	r21, Y+40	; 0x28
    6bba:	04 c0       	rjmp	.+8      	; 0x6bc4 <__udivdi3+0x456>
    6bbc:	22 0f       	add	r18, r18
    6bbe:	33 1f       	adc	r19, r19
    6bc0:	44 1f       	adc	r20, r20
    6bc2:	55 1f       	adc	r21, r21
    6bc4:	8a 95       	dec	r24
    6bc6:	d2 f7       	brpl	.-12     	; 0x6bbc <__udivdi3+0x44e>
    6bc8:	2d a3       	std	Y+37, r18	; 0x25
    6bca:	3e a3       	std	Y+38, r19	; 0x26
    6bcc:	4f a3       	std	Y+39, r20	; 0x27
    6bce:	58 a7       	std	Y+40, r21	; 0x28
    6bd0:	38 01       	movw	r6, r16
    6bd2:	88 24       	eor	r8, r8
    6bd4:	99 24       	eor	r9, r9
    6bd6:	b8 01       	movw	r22, r16
    6bd8:	a7 01       	movw	r20, r14
    6bda:	60 70       	andi	r22, 0x00	; 0
    6bdc:	70 70       	andi	r23, 0x00	; 0
    6bde:	49 a3       	std	Y+33, r20	; 0x21
    6be0:	5a a3       	std	Y+34, r21	; 0x22
    6be2:	6b a3       	std	Y+35, r22	; 0x23
    6be4:	7c a3       	std	Y+36, r23	; 0x24
    6be6:	69 8d       	ldd	r22, Y+25	; 0x19
    6be8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6bea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6bec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6bee:	a4 01       	movw	r20, r8
    6bf0:	93 01       	movw	r18, r6
    6bf2:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6bf6:	22 2e       	mov	r2, r18
    6bf8:	53 2e       	mov	r5, r19
    6bfa:	44 2e       	mov	r4, r20
    6bfc:	35 2e       	mov	r3, r21
    6bfe:	69 a7       	std	Y+41, r22	; 0x29
    6c00:	7a a7       	std	Y+42, r23	; 0x2a
    6c02:	8b a7       	std	Y+43, r24	; 0x2b
    6c04:	9c a7       	std	Y+44, r25	; 0x2c
    6c06:	69 8d       	ldd	r22, Y+25	; 0x19
    6c08:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6c0a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6c0c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6c0e:	a4 01       	movw	r20, r8
    6c10:	93 01       	movw	r18, r6
    6c12:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6c16:	a2 2c       	mov	r10, r2
    6c18:	b5 2c       	mov	r11, r5
    6c1a:	c4 2c       	mov	r12, r4
    6c1c:	d3 2c       	mov	r13, r3
    6c1e:	a9 8e       	std	Y+25, r10	; 0x19
    6c20:	ba 8e       	std	Y+26, r11	; 0x1a
    6c22:	cb 8e       	std	Y+27, r12	; 0x1b
    6c24:	dc 8e       	std	Y+28, r13	; 0x1c
    6c26:	c6 01       	movw	r24, r12
    6c28:	b5 01       	movw	r22, r10
    6c2a:	29 a1       	ldd	r18, Y+33	; 0x21
    6c2c:	3a a1       	ldd	r19, Y+34	; 0x22
    6c2e:	4b a1       	ldd	r20, Y+35	; 0x23
    6c30:	5c a1       	ldd	r21, Y+36	; 0x24
    6c32:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6c36:	5b 01       	movw	r10, r22
    6c38:	6c 01       	movw	r12, r24
    6c3a:	29 a4       	ldd	r2, Y+41	; 0x29
    6c3c:	3a a4       	ldd	r3, Y+42	; 0x2a
    6c3e:	4b a4       	ldd	r4, Y+43	; 0x2b
    6c40:	5c a4       	ldd	r5, Y+44	; 0x2c
    6c42:	d1 01       	movw	r26, r2
    6c44:	99 27       	eor	r25, r25
    6c46:	88 27       	eor	r24, r24
    6c48:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6c4a:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6c4c:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6c4e:	58 a0       	ldd	r5, Y+32	; 0x20
    6c50:	92 01       	movw	r18, r4
    6c52:	44 27       	eor	r20, r20
    6c54:	55 27       	eor	r21, r21
    6c56:	82 2b       	or	r24, r18
    6c58:	93 2b       	or	r25, r19
    6c5a:	a4 2b       	or	r26, r20
    6c5c:	b5 2b       	or	r27, r21
    6c5e:	8a 15       	cp	r24, r10
    6c60:	9b 05       	cpc	r25, r11
    6c62:	ac 05       	cpc	r26, r12
    6c64:	bd 05       	cpc	r27, r13
    6c66:	30 f5       	brcc	.+76     	; 0x6cb4 <__udivdi3+0x546>
    6c68:	29 8d       	ldd	r18, Y+25	; 0x19
    6c6a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c6c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c6e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c70:	21 50       	subi	r18, 0x01	; 1
    6c72:	30 40       	sbci	r19, 0x00	; 0
    6c74:	40 40       	sbci	r20, 0x00	; 0
    6c76:	50 40       	sbci	r21, 0x00	; 0
    6c78:	29 8f       	std	Y+25, r18	; 0x19
    6c7a:	3a 8f       	std	Y+26, r19	; 0x1a
    6c7c:	4b 8f       	std	Y+27, r20	; 0x1b
    6c7e:	5c 8f       	std	Y+28, r21	; 0x1c
    6c80:	8e 0d       	add	r24, r14
    6c82:	9f 1d       	adc	r25, r15
    6c84:	a0 1f       	adc	r26, r16
    6c86:	b1 1f       	adc	r27, r17
    6c88:	8e 15       	cp	r24, r14
    6c8a:	9f 05       	cpc	r25, r15
    6c8c:	a0 07       	cpc	r26, r16
    6c8e:	b1 07       	cpc	r27, r17
    6c90:	88 f0       	brcs	.+34     	; 0x6cb4 <__udivdi3+0x546>
    6c92:	8a 15       	cp	r24, r10
    6c94:	9b 05       	cpc	r25, r11
    6c96:	ac 05       	cpc	r26, r12
    6c98:	bd 05       	cpc	r27, r13
    6c9a:	60 f4       	brcc	.+24     	; 0x6cb4 <__udivdi3+0x546>
    6c9c:	21 50       	subi	r18, 0x01	; 1
    6c9e:	30 40       	sbci	r19, 0x00	; 0
    6ca0:	40 40       	sbci	r20, 0x00	; 0
    6ca2:	50 40       	sbci	r21, 0x00	; 0
    6ca4:	29 8f       	std	Y+25, r18	; 0x19
    6ca6:	3a 8f       	std	Y+26, r19	; 0x1a
    6ca8:	4b 8f       	std	Y+27, r20	; 0x1b
    6caa:	5c 8f       	std	Y+28, r21	; 0x1c
    6cac:	8e 0d       	add	r24, r14
    6cae:	9f 1d       	adc	r25, r15
    6cb0:	a0 1f       	adc	r26, r16
    6cb2:	b1 1f       	adc	r27, r17
    6cb4:	ac 01       	movw	r20, r24
    6cb6:	bd 01       	movw	r22, r26
    6cb8:	4a 19       	sub	r20, r10
    6cba:	5b 09       	sbc	r21, r11
    6cbc:	6c 09       	sbc	r22, r12
    6cbe:	7d 09       	sbc	r23, r13
    6cc0:	5a 01       	movw	r10, r20
    6cc2:	6b 01       	movw	r12, r22
    6cc4:	cb 01       	movw	r24, r22
    6cc6:	ba 01       	movw	r22, r20
    6cc8:	a4 01       	movw	r20, r8
    6cca:	93 01       	movw	r18, r6
    6ccc:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6cd0:	22 2e       	mov	r2, r18
    6cd2:	53 2e       	mov	r5, r19
    6cd4:	44 2e       	mov	r4, r20
    6cd6:	35 2e       	mov	r3, r21
    6cd8:	69 a7       	std	Y+41, r22	; 0x29
    6cda:	7a a7       	std	Y+42, r23	; 0x2a
    6cdc:	8b a7       	std	Y+43, r24	; 0x2b
    6cde:	9c a7       	std	Y+44, r25	; 0x2c
    6ce0:	c6 01       	movw	r24, r12
    6ce2:	b5 01       	movw	r22, r10
    6ce4:	a4 01       	movw	r20, r8
    6ce6:	93 01       	movw	r18, r6
    6ce8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6cec:	62 2c       	mov	r6, r2
    6cee:	75 2c       	mov	r7, r5
    6cf0:	84 2c       	mov	r8, r4
    6cf2:	93 2c       	mov	r9, r3
    6cf4:	c4 01       	movw	r24, r8
    6cf6:	b3 01       	movw	r22, r6
    6cf8:	29 a1       	ldd	r18, Y+33	; 0x21
    6cfa:	3a a1       	ldd	r19, Y+34	; 0x22
    6cfc:	4b a1       	ldd	r20, Y+35	; 0x23
    6cfe:	5c a1       	ldd	r21, Y+36	; 0x24
    6d00:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6d04:	9b 01       	movw	r18, r22
    6d06:	ac 01       	movw	r20, r24
    6d08:	69 a5       	ldd	r22, Y+41	; 0x29
    6d0a:	7a a5       	ldd	r23, Y+42	; 0x2a
    6d0c:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d0e:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d10:	6b 01       	movw	r12, r22
    6d12:	bb 24       	eor	r11, r11
    6d14:	aa 24       	eor	r10, r10
    6d16:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6d18:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6d1a:	af 8d       	ldd	r26, Y+31	; 0x1f
    6d1c:	b8 a1       	ldd	r27, Y+32	; 0x20
    6d1e:	a0 70       	andi	r26, 0x00	; 0
    6d20:	b0 70       	andi	r27, 0x00	; 0
    6d22:	a8 2a       	or	r10, r24
    6d24:	b9 2a       	or	r11, r25
    6d26:	ca 2a       	or	r12, r26
    6d28:	db 2a       	or	r13, r27
    6d2a:	a2 16       	cp	r10, r18
    6d2c:	b3 06       	cpc	r11, r19
    6d2e:	c4 06       	cpc	r12, r20
    6d30:	d5 06       	cpc	r13, r21
    6d32:	e0 f4       	brcc	.+56     	; 0x6d6c <__udivdi3+0x5fe>
    6d34:	08 94       	sec
    6d36:	61 08       	sbc	r6, r1
    6d38:	71 08       	sbc	r7, r1
    6d3a:	81 08       	sbc	r8, r1
    6d3c:	91 08       	sbc	r9, r1
    6d3e:	ae 0c       	add	r10, r14
    6d40:	bf 1c       	adc	r11, r15
    6d42:	c0 1e       	adc	r12, r16
    6d44:	d1 1e       	adc	r13, r17
    6d46:	ae 14       	cp	r10, r14
    6d48:	bf 04       	cpc	r11, r15
    6d4a:	c0 06       	cpc	r12, r16
    6d4c:	d1 06       	cpc	r13, r17
    6d4e:	70 f0       	brcs	.+28     	; 0x6d6c <__udivdi3+0x5fe>
    6d50:	a2 16       	cp	r10, r18
    6d52:	b3 06       	cpc	r11, r19
    6d54:	c4 06       	cpc	r12, r20
    6d56:	d5 06       	cpc	r13, r21
    6d58:	48 f4       	brcc	.+18     	; 0x6d6c <__udivdi3+0x5fe>
    6d5a:	08 94       	sec
    6d5c:	61 08       	sbc	r6, r1
    6d5e:	71 08       	sbc	r7, r1
    6d60:	81 08       	sbc	r8, r1
    6d62:	91 08       	sbc	r9, r1
    6d64:	ae 0c       	add	r10, r14
    6d66:	bf 1c       	adc	r11, r15
    6d68:	c0 1e       	adc	r12, r16
    6d6a:	d1 1e       	adc	r13, r17
    6d6c:	15 01       	movw	r2, r10
    6d6e:	26 01       	movw	r4, r12
    6d70:	22 1a       	sub	r2, r18
    6d72:	33 0a       	sbc	r3, r19
    6d74:	44 0a       	sbc	r4, r20
    6d76:	55 0a       	sbc	r5, r21
    6d78:	89 8d       	ldd	r24, Y+25	; 0x19
    6d7a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6d7c:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6d7e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6d80:	6c 01       	movw	r12, r24
    6d82:	bb 24       	eor	r11, r11
    6d84:	aa 24       	eor	r10, r10
    6d86:	a6 28       	or	r10, r6
    6d88:	b7 28       	or	r11, r7
    6d8a:	c8 28       	or	r12, r8
    6d8c:	d9 28       	or	r13, r9
    6d8e:	98 01       	movw	r18, r16
    6d90:	44 27       	eor	r20, r20
    6d92:	55 27       	eor	r21, r21
    6d94:	2d 8f       	std	Y+29, r18	; 0x1d
    6d96:	3e 8f       	std	Y+30, r19	; 0x1e
    6d98:	4f 8f       	std	Y+31, r20	; 0x1f
    6d9a:	58 a3       	std	Y+32, r21	; 0x20
    6d9c:	b8 01       	movw	r22, r16
    6d9e:	a7 01       	movw	r20, r14
    6da0:	60 70       	andi	r22, 0x00	; 0
    6da2:	70 70       	andi	r23, 0x00	; 0
    6da4:	49 a3       	std	Y+33, r20	; 0x21
    6da6:	5a a3       	std	Y+34, r21	; 0x22
    6da8:	6b a3       	std	Y+35, r22	; 0x23
    6daa:	7c a3       	std	Y+36, r23	; 0x24
    6dac:	c2 01       	movw	r24, r4
    6dae:	b1 01       	movw	r22, r2
    6db0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6db2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6db4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6db6:	58 a1       	ldd	r21, Y+32	; 0x20
    6db8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6dbc:	62 2e       	mov	r6, r18
    6dbe:	93 2e       	mov	r9, r19
    6dc0:	84 2e       	mov	r8, r20
    6dc2:	75 2e       	mov	r7, r21
    6dc4:	69 a7       	std	Y+41, r22	; 0x29
    6dc6:	7a a7       	std	Y+42, r23	; 0x2a
    6dc8:	8b a7       	std	Y+43, r24	; 0x2b
    6dca:	9c a7       	std	Y+44, r25	; 0x2c
    6dcc:	c2 01       	movw	r24, r4
    6dce:	b1 01       	movw	r22, r2
    6dd0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6dd2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6dd4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6dd6:	58 a1       	ldd	r21, Y+32	; 0x20
    6dd8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6ddc:	86 2d       	mov	r24, r6
    6dde:	99 2d       	mov	r25, r9
    6de0:	a8 2d       	mov	r26, r8
    6de2:	b7 2d       	mov	r27, r7
    6de4:	89 8f       	std	Y+25, r24	; 0x19
    6de6:	9a 8f       	std	Y+26, r25	; 0x1a
    6de8:	ab 8f       	std	Y+27, r26	; 0x1b
    6dea:	bc 8f       	std	Y+28, r27	; 0x1c
    6dec:	bc 01       	movw	r22, r24
    6dee:	cd 01       	movw	r24, r26
    6df0:	29 a1       	ldd	r18, Y+33	; 0x21
    6df2:	3a a1       	ldd	r19, Y+34	; 0x22
    6df4:	4b a1       	ldd	r20, Y+35	; 0x23
    6df6:	5c a1       	ldd	r21, Y+36	; 0x24
    6df8:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6dfc:	3b 01       	movw	r6, r22
    6dfe:	4c 01       	movw	r8, r24
    6e00:	29 a4       	ldd	r2, Y+41	; 0x29
    6e02:	3a a4       	ldd	r3, Y+42	; 0x2a
    6e04:	4b a4       	ldd	r4, Y+43	; 0x2b
    6e06:	5c a4       	ldd	r5, Y+44	; 0x2c
    6e08:	d1 01       	movw	r26, r2
    6e0a:	99 27       	eor	r25, r25
    6e0c:	88 27       	eor	r24, r24
    6e0e:	2d a0       	ldd	r2, Y+37	; 0x25
    6e10:	3e a0       	ldd	r3, Y+38	; 0x26
    6e12:	4f a0       	ldd	r4, Y+39	; 0x27
    6e14:	58 a4       	ldd	r5, Y+40	; 0x28
    6e16:	92 01       	movw	r18, r4
    6e18:	44 27       	eor	r20, r20
    6e1a:	55 27       	eor	r21, r21
    6e1c:	82 2b       	or	r24, r18
    6e1e:	93 2b       	or	r25, r19
    6e20:	a4 2b       	or	r26, r20
    6e22:	b5 2b       	or	r27, r21
    6e24:	86 15       	cp	r24, r6
    6e26:	97 05       	cpc	r25, r7
    6e28:	a8 05       	cpc	r26, r8
    6e2a:	b9 05       	cpc	r27, r9
    6e2c:	30 f5       	brcc	.+76     	; 0x6e7a <__udivdi3+0x70c>
    6e2e:	29 8d       	ldd	r18, Y+25	; 0x19
    6e30:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6e32:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6e34:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6e36:	21 50       	subi	r18, 0x01	; 1
    6e38:	30 40       	sbci	r19, 0x00	; 0
    6e3a:	40 40       	sbci	r20, 0x00	; 0
    6e3c:	50 40       	sbci	r21, 0x00	; 0
    6e3e:	29 8f       	std	Y+25, r18	; 0x19
    6e40:	3a 8f       	std	Y+26, r19	; 0x1a
    6e42:	4b 8f       	std	Y+27, r20	; 0x1b
    6e44:	5c 8f       	std	Y+28, r21	; 0x1c
    6e46:	8e 0d       	add	r24, r14
    6e48:	9f 1d       	adc	r25, r15
    6e4a:	a0 1f       	adc	r26, r16
    6e4c:	b1 1f       	adc	r27, r17
    6e4e:	8e 15       	cp	r24, r14
    6e50:	9f 05       	cpc	r25, r15
    6e52:	a0 07       	cpc	r26, r16
    6e54:	b1 07       	cpc	r27, r17
    6e56:	88 f0       	brcs	.+34     	; 0x6e7a <__udivdi3+0x70c>
    6e58:	86 15       	cp	r24, r6
    6e5a:	97 05       	cpc	r25, r7
    6e5c:	a8 05       	cpc	r26, r8
    6e5e:	b9 05       	cpc	r27, r9
    6e60:	60 f4       	brcc	.+24     	; 0x6e7a <__udivdi3+0x70c>
    6e62:	21 50       	subi	r18, 0x01	; 1
    6e64:	30 40       	sbci	r19, 0x00	; 0
    6e66:	40 40       	sbci	r20, 0x00	; 0
    6e68:	50 40       	sbci	r21, 0x00	; 0
    6e6a:	29 8f       	std	Y+25, r18	; 0x19
    6e6c:	3a 8f       	std	Y+26, r19	; 0x1a
    6e6e:	4b 8f       	std	Y+27, r20	; 0x1b
    6e70:	5c 8f       	std	Y+28, r21	; 0x1c
    6e72:	8e 0d       	add	r24, r14
    6e74:	9f 1d       	adc	r25, r15
    6e76:	a0 1f       	adc	r26, r16
    6e78:	b1 1f       	adc	r27, r17
    6e7a:	ac 01       	movw	r20, r24
    6e7c:	bd 01       	movw	r22, r26
    6e7e:	46 19       	sub	r20, r6
    6e80:	57 09       	sbc	r21, r7
    6e82:	68 09       	sbc	r22, r8
    6e84:	79 09       	sbc	r23, r9
    6e86:	3a 01       	movw	r6, r20
    6e88:	4b 01       	movw	r8, r22
    6e8a:	cb 01       	movw	r24, r22
    6e8c:	ba 01       	movw	r22, r20
    6e8e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6e90:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6e92:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6e94:	58 a1       	ldd	r21, Y+32	; 0x20
    6e96:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6e9a:	52 2e       	mov	r5, r18
    6e9c:	43 2e       	mov	r4, r19
    6e9e:	34 2e       	mov	r3, r20
    6ea0:	25 2e       	mov	r2, r21
    6ea2:	69 a7       	std	Y+41, r22	; 0x29
    6ea4:	7a a7       	std	Y+42, r23	; 0x2a
    6ea6:	8b a7       	std	Y+43, r24	; 0x2b
    6ea8:	9c a7       	std	Y+44, r25	; 0x2c
    6eaa:	c4 01       	movw	r24, r8
    6eac:	b3 01       	movw	r22, r6
    6eae:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6eb0:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6eb2:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6eb4:	58 a1       	ldd	r21, Y+32	; 0x20
    6eb6:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    6eba:	65 2c       	mov	r6, r5
    6ebc:	74 2c       	mov	r7, r4
    6ebe:	83 2c       	mov	r8, r3
    6ec0:	92 2c       	mov	r9, r2
    6ec2:	c4 01       	movw	r24, r8
    6ec4:	b3 01       	movw	r22, r6
    6ec6:	29 a1       	ldd	r18, Y+33	; 0x21
    6ec8:	3a a1       	ldd	r19, Y+34	; 0x22
    6eca:	4b a1       	ldd	r20, Y+35	; 0x23
    6ecc:	5c a1       	ldd	r21, Y+36	; 0x24
    6ece:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    6ed2:	1b 01       	movw	r2, r22
    6ed4:	2c 01       	movw	r4, r24
    6ed6:	69 a5       	ldd	r22, Y+41	; 0x29
    6ed8:	7a a5       	ldd	r23, Y+42	; 0x2a
    6eda:	8b a5       	ldd	r24, Y+43	; 0x2b
    6edc:	9c a5       	ldd	r25, Y+44	; 0x2c
    6ede:	ab 01       	movw	r20, r22
    6ee0:	33 27       	eor	r19, r19
    6ee2:	22 27       	eor	r18, r18
    6ee4:	8d a1       	ldd	r24, Y+37	; 0x25
    6ee6:	9e a1       	ldd	r25, Y+38	; 0x26
    6ee8:	af a1       	ldd	r26, Y+39	; 0x27
    6eea:	b8 a5       	ldd	r27, Y+40	; 0x28
    6eec:	a0 70       	andi	r26, 0x00	; 0
    6eee:	b0 70       	andi	r27, 0x00	; 0
    6ef0:	28 2b       	or	r18, r24
    6ef2:	39 2b       	or	r19, r25
    6ef4:	4a 2b       	or	r20, r26
    6ef6:	5b 2b       	or	r21, r27
    6ef8:	22 15       	cp	r18, r2
    6efa:	33 05       	cpc	r19, r3
    6efc:	44 05       	cpc	r20, r4
    6efe:	55 05       	cpc	r21, r5
    6f00:	c0 f4       	brcc	.+48     	; 0x6f32 <__udivdi3+0x7c4>
    6f02:	08 94       	sec
    6f04:	61 08       	sbc	r6, r1
    6f06:	71 08       	sbc	r7, r1
    6f08:	81 08       	sbc	r8, r1
    6f0a:	91 08       	sbc	r9, r1
    6f0c:	2e 0d       	add	r18, r14
    6f0e:	3f 1d       	adc	r19, r15
    6f10:	40 1f       	adc	r20, r16
    6f12:	51 1f       	adc	r21, r17
    6f14:	2e 15       	cp	r18, r14
    6f16:	3f 05       	cpc	r19, r15
    6f18:	40 07       	cpc	r20, r16
    6f1a:	51 07       	cpc	r21, r17
    6f1c:	50 f0       	brcs	.+20     	; 0x6f32 <__udivdi3+0x7c4>
    6f1e:	22 15       	cp	r18, r2
    6f20:	33 05       	cpc	r19, r3
    6f22:	44 05       	cpc	r20, r4
    6f24:	55 05       	cpc	r21, r5
    6f26:	28 f4       	brcc	.+10     	; 0x6f32 <__udivdi3+0x7c4>
    6f28:	08 94       	sec
    6f2a:	61 08       	sbc	r6, r1
    6f2c:	71 08       	sbc	r7, r1
    6f2e:	81 08       	sbc	r8, r1
    6f30:	91 08       	sbc	r9, r1
    6f32:	89 8d       	ldd	r24, Y+25	; 0x19
    6f34:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6f36:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6f38:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6f3a:	8c 01       	movw	r16, r24
    6f3c:	ff 24       	eor	r15, r15
    6f3e:	ee 24       	eor	r14, r14
    6f40:	e6 28       	or	r14, r6
    6f42:	f7 28       	or	r15, r7
    6f44:	08 29       	or	r16, r8
    6f46:	19 29       	or	r17, r9
    6f48:	4d c2       	rjmp	.+1178   	; 0x73e4 <__udivdi3+0xc76>
    6f4a:	a2 16       	cp	r10, r18
    6f4c:	b3 06       	cpc	r11, r19
    6f4e:	c4 06       	cpc	r12, r20
    6f50:	d5 06       	cpc	r13, r21
    6f52:	08 f4       	brcc	.+2      	; 0x6f56 <__udivdi3+0x7e8>
    6f54:	34 c2       	rjmp	.+1128   	; 0x73be <__udivdi3+0xc50>
    6f56:	20 30       	cpi	r18, 0x00	; 0
    6f58:	90 e0       	ldi	r25, 0x00	; 0
    6f5a:	39 07       	cpc	r19, r25
    6f5c:	91 e0       	ldi	r25, 0x01	; 1
    6f5e:	49 07       	cpc	r20, r25
    6f60:	90 e0       	ldi	r25, 0x00	; 0
    6f62:	59 07       	cpc	r21, r25
    6f64:	50 f4       	brcc	.+20     	; 0x6f7a <__udivdi3+0x80c>
    6f66:	2f 3f       	cpi	r18, 0xFF	; 255
    6f68:	31 05       	cpc	r19, r1
    6f6a:	41 05       	cpc	r20, r1
    6f6c:	51 05       	cpc	r21, r1
    6f6e:	09 f0       	breq	.+2      	; 0x6f72 <__udivdi3+0x804>
    6f70:	90 f4       	brcc	.+36     	; 0x6f96 <__udivdi3+0x828>
    6f72:	66 24       	eor	r6, r6
    6f74:	77 24       	eor	r7, r7
    6f76:	43 01       	movw	r8, r6
    6f78:	19 c0       	rjmp	.+50     	; 0x6fac <__udivdi3+0x83e>
    6f7a:	20 30       	cpi	r18, 0x00	; 0
    6f7c:	a0 e0       	ldi	r26, 0x00	; 0
    6f7e:	3a 07       	cpc	r19, r26
    6f80:	a0 e0       	ldi	r26, 0x00	; 0
    6f82:	4a 07       	cpc	r20, r26
    6f84:	a1 e0       	ldi	r26, 0x01	; 1
    6f86:	5a 07       	cpc	r21, r26
    6f88:	60 f4       	brcc	.+24     	; 0x6fa2 <__udivdi3+0x834>
    6f8a:	90 e1       	ldi	r25, 0x10	; 16
    6f8c:	69 2e       	mov	r6, r25
    6f8e:	71 2c       	mov	r7, r1
    6f90:	81 2c       	mov	r8, r1
    6f92:	91 2c       	mov	r9, r1
    6f94:	0b c0       	rjmp	.+22     	; 0x6fac <__udivdi3+0x83e>
    6f96:	88 e0       	ldi	r24, 0x08	; 8
    6f98:	68 2e       	mov	r6, r24
    6f9a:	71 2c       	mov	r7, r1
    6f9c:	81 2c       	mov	r8, r1
    6f9e:	91 2c       	mov	r9, r1
    6fa0:	05 c0       	rjmp	.+10     	; 0x6fac <__udivdi3+0x83e>
    6fa2:	b8 e1       	ldi	r27, 0x18	; 24
    6fa4:	6b 2e       	mov	r6, r27
    6fa6:	71 2c       	mov	r7, r1
    6fa8:	81 2c       	mov	r8, r1
    6faa:	91 2c       	mov	r9, r1
    6fac:	da 01       	movw	r26, r20
    6fae:	c9 01       	movw	r24, r18
    6fb0:	06 2c       	mov	r0, r6
    6fb2:	04 c0       	rjmp	.+8      	; 0x6fbc <__udivdi3+0x84e>
    6fb4:	b6 95       	lsr	r27
    6fb6:	a7 95       	ror	r26
    6fb8:	97 95       	ror	r25
    6fba:	87 95       	ror	r24
    6fbc:	0a 94       	dec	r0
    6fbe:	d2 f7       	brpl	.-12     	; 0x6fb4 <__udivdi3+0x846>
    6fc0:	8d 58       	subi	r24, 0x8D	; 141
    6fc2:	9d 4f       	sbci	r25, 0xFD	; 253
    6fc4:	fc 01       	movw	r30, r24
    6fc6:	80 81       	ld	r24, Z
    6fc8:	68 0e       	add	r6, r24
    6fca:	71 1c       	adc	r7, r1
    6fcc:	81 1c       	adc	r8, r1
    6fce:	91 1c       	adc	r9, r1
    6fd0:	80 e2       	ldi	r24, 0x20	; 32
    6fd2:	90 e0       	ldi	r25, 0x00	; 0
    6fd4:	a0 e0       	ldi	r26, 0x00	; 0
    6fd6:	b0 e0       	ldi	r27, 0x00	; 0
    6fd8:	86 19       	sub	r24, r6
    6fda:	97 09       	sbc	r25, r7
    6fdc:	a8 09       	sbc	r26, r8
    6fde:	b9 09       	sbc	r27, r9
    6fe0:	89 f4       	brne	.+34     	; 0x7004 <__udivdi3+0x896>
    6fe2:	2a 15       	cp	r18, r10
    6fe4:	3b 05       	cpc	r19, r11
    6fe6:	4c 05       	cpc	r20, r12
    6fe8:	5d 05       	cpc	r21, r13
    6fea:	08 f4       	brcc	.+2      	; 0x6fee <__udivdi3+0x880>
    6fec:	ef c1       	rjmp	.+990    	; 0x73cc <__udivdi3+0xc5e>
    6fee:	2d a0       	ldd	r2, Y+37	; 0x25
    6ff0:	3e a0       	ldd	r3, Y+38	; 0x26
    6ff2:	4f a0       	ldd	r4, Y+39	; 0x27
    6ff4:	58 a4       	ldd	r5, Y+40	; 0x28
    6ff6:	2e 14       	cp	r2, r14
    6ff8:	3f 04       	cpc	r3, r15
    6ffa:	40 06       	cpc	r4, r16
    6ffc:	51 06       	cpc	r5, r17
    6ffe:	08 f0       	brcs	.+2      	; 0x7002 <__udivdi3+0x894>
    7000:	e5 c1       	rjmp	.+970    	; 0x73cc <__udivdi3+0xc5e>
    7002:	dd c1       	rjmp	.+954    	; 0x73be <__udivdi3+0xc50>
    7004:	89 a7       	std	Y+41, r24	; 0x29
    7006:	19 01       	movw	r2, r18
    7008:	2a 01       	movw	r4, r20
    700a:	04 c0       	rjmp	.+8      	; 0x7014 <__udivdi3+0x8a6>
    700c:	22 0c       	add	r2, r2
    700e:	33 1c       	adc	r3, r3
    7010:	44 1c       	adc	r4, r4
    7012:	55 1c       	adc	r5, r5
    7014:	8a 95       	dec	r24
    7016:	d2 f7       	brpl	.-12     	; 0x700c <__udivdi3+0x89e>
    7018:	d8 01       	movw	r26, r16
    701a:	c7 01       	movw	r24, r14
    701c:	06 2c       	mov	r0, r6
    701e:	04 c0       	rjmp	.+8      	; 0x7028 <__udivdi3+0x8ba>
    7020:	b6 95       	lsr	r27
    7022:	a7 95       	ror	r26
    7024:	97 95       	ror	r25
    7026:	87 95       	ror	r24
    7028:	0a 94       	dec	r0
    702a:	d2 f7       	brpl	.-12     	; 0x7020 <__udivdi3+0x8b2>
    702c:	28 2a       	or	r2, r24
    702e:	39 2a       	or	r3, r25
    7030:	4a 2a       	or	r4, r26
    7032:	5b 2a       	or	r5, r27
    7034:	a8 01       	movw	r20, r16
    7036:	97 01       	movw	r18, r14
    7038:	09 a4       	ldd	r0, Y+41	; 0x29
    703a:	04 c0       	rjmp	.+8      	; 0x7044 <__udivdi3+0x8d6>
    703c:	22 0f       	add	r18, r18
    703e:	33 1f       	adc	r19, r19
    7040:	44 1f       	adc	r20, r20
    7042:	55 1f       	adc	r21, r21
    7044:	0a 94       	dec	r0
    7046:	d2 f7       	brpl	.-12     	; 0x703c <__udivdi3+0x8ce>
    7048:	29 ab       	std	Y+49, r18	; 0x31
    704a:	3a ab       	std	Y+50, r19	; 0x32
    704c:	4b ab       	std	Y+51, r20	; 0x33
    704e:	5c ab       	std	Y+52, r21	; 0x34
    7050:	86 01       	movw	r16, r12
    7052:	75 01       	movw	r14, r10
    7054:	06 2c       	mov	r0, r6
    7056:	04 c0       	rjmp	.+8      	; 0x7060 <__udivdi3+0x8f2>
    7058:	16 95       	lsr	r17
    705a:	07 95       	ror	r16
    705c:	f7 94       	ror	r15
    705e:	e7 94       	ror	r14
    7060:	0a 94       	dec	r0
    7062:	d2 f7       	brpl	.-12     	; 0x7058 <__udivdi3+0x8ea>
    7064:	b6 01       	movw	r22, r12
    7066:	a5 01       	movw	r20, r10
    7068:	09 a4       	ldd	r0, Y+41	; 0x29
    706a:	04 c0       	rjmp	.+8      	; 0x7074 <__udivdi3+0x906>
    706c:	44 0f       	add	r20, r20
    706e:	55 1f       	adc	r21, r21
    7070:	66 1f       	adc	r22, r22
    7072:	77 1f       	adc	r23, r23
    7074:	0a 94       	dec	r0
    7076:	d2 f7       	brpl	.-12     	; 0x706c <__udivdi3+0x8fe>
    7078:	4d 8f       	std	Y+29, r20	; 0x1d
    707a:	5e 8f       	std	Y+30, r21	; 0x1e
    707c:	6f 8f       	std	Y+31, r22	; 0x1f
    707e:	78 a3       	std	Y+32, r23	; 0x20
    7080:	6d a1       	ldd	r22, Y+37	; 0x25
    7082:	7e a1       	ldd	r23, Y+38	; 0x26
    7084:	8f a1       	ldd	r24, Y+39	; 0x27
    7086:	98 a5       	ldd	r25, Y+40	; 0x28
    7088:	04 c0       	rjmp	.+8      	; 0x7092 <__udivdi3+0x924>
    708a:	96 95       	lsr	r25
    708c:	87 95       	ror	r24
    708e:	77 95       	ror	r23
    7090:	67 95       	ror	r22
    7092:	6a 94       	dec	r6
    7094:	d2 f7       	brpl	.-12     	; 0x708a <__udivdi3+0x91c>
    7096:	3b 01       	movw	r6, r22
    7098:	4c 01       	movw	r8, r24
    709a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    709c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    709e:	af 8d       	ldd	r26, Y+31	; 0x1f
    70a0:	b8 a1       	ldd	r27, Y+32	; 0x20
    70a2:	86 29       	or	r24, r6
    70a4:	97 29       	or	r25, r7
    70a6:	a8 29       	or	r26, r8
    70a8:	b9 29       	or	r27, r9
    70aa:	8d 8f       	std	Y+29, r24	; 0x1d
    70ac:	9e 8f       	std	Y+30, r25	; 0x1e
    70ae:	af 8f       	std	Y+31, r26	; 0x1f
    70b0:	b8 a3       	std	Y+32, r27	; 0x20
    70b2:	52 01       	movw	r10, r4
    70b4:	cc 24       	eor	r12, r12
    70b6:	dd 24       	eor	r13, r13
    70b8:	a9 a2       	std	Y+33, r10	; 0x21
    70ba:	ba a2       	std	Y+34, r11	; 0x22
    70bc:	cb a2       	std	Y+35, r12	; 0x23
    70be:	dc a2       	std	Y+36, r13	; 0x24
    70c0:	a2 01       	movw	r20, r4
    70c2:	91 01       	movw	r18, r2
    70c4:	40 70       	andi	r20, 0x00	; 0
    70c6:	50 70       	andi	r21, 0x00	; 0
    70c8:	2d ab       	std	Y+53, r18	; 0x35
    70ca:	3e ab       	std	Y+54, r19	; 0x36
    70cc:	4f ab       	std	Y+55, r20	; 0x37
    70ce:	58 af       	std	Y+56, r21	; 0x38
    70d0:	c8 01       	movw	r24, r16
    70d2:	b7 01       	movw	r22, r14
    70d4:	a6 01       	movw	r20, r12
    70d6:	95 01       	movw	r18, r10
    70d8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    70dc:	62 2e       	mov	r6, r18
    70de:	a3 2e       	mov	r10, r19
    70e0:	d4 2e       	mov	r13, r20
    70e2:	c5 2e       	mov	r12, r21
    70e4:	6d a7       	std	Y+45, r22	; 0x2d
    70e6:	7e a7       	std	Y+46, r23	; 0x2e
    70e8:	8f a7       	std	Y+47, r24	; 0x2f
    70ea:	98 ab       	std	Y+48, r25	; 0x30
    70ec:	c8 01       	movw	r24, r16
    70ee:	b7 01       	movw	r22, r14
    70f0:	29 a1       	ldd	r18, Y+33	; 0x21
    70f2:	3a a1       	ldd	r19, Y+34	; 0x22
    70f4:	4b a1       	ldd	r20, Y+35	; 0x23
    70f6:	5c a1       	ldd	r21, Y+36	; 0x24
    70f8:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    70fc:	e6 2c       	mov	r14, r6
    70fe:	fa 2c       	mov	r15, r10
    7100:	0d 2d       	mov	r16, r13
    7102:	1c 2d       	mov	r17, r12
    7104:	e9 8e       	std	Y+25, r14	; 0x19
    7106:	fa 8e       	std	Y+26, r15	; 0x1a
    7108:	0b 8f       	std	Y+27, r16	; 0x1b
    710a:	1c 8f       	std	Y+28, r17	; 0x1c
    710c:	c8 01       	movw	r24, r16
    710e:	b7 01       	movw	r22, r14
    7110:	2d a9       	ldd	r18, Y+53	; 0x35
    7112:	3e a9       	ldd	r19, Y+54	; 0x36
    7114:	4f a9       	ldd	r20, Y+55	; 0x37
    7116:	58 ad       	ldd	r21, Y+56	; 0x38
    7118:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    711c:	ad a4       	ldd	r10, Y+45	; 0x2d
    711e:	be a4       	ldd	r11, Y+46	; 0x2e
    7120:	cf a4       	ldd	r12, Y+47	; 0x2f
    7122:	d8 a8       	ldd	r13, Y+48	; 0x30
    7124:	85 01       	movw	r16, r10
    7126:	ff 24       	eor	r15, r15
    7128:	ee 24       	eor	r14, r14
    712a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    712c:	be 8c       	ldd	r11, Y+30	; 0x1e
    712e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7130:	d8 a0       	ldd	r13, Y+32	; 0x20
    7132:	96 01       	movw	r18, r12
    7134:	44 27       	eor	r20, r20
    7136:	55 27       	eor	r21, r21
    7138:	e2 2a       	or	r14, r18
    713a:	f3 2a       	or	r15, r19
    713c:	04 2b       	or	r16, r20
    713e:	15 2b       	or	r17, r21
    7140:	e6 16       	cp	r14, r22
    7142:	f7 06       	cpc	r15, r23
    7144:	08 07       	cpc	r16, r24
    7146:	19 07       	cpc	r17, r25
    7148:	30 f5       	brcc	.+76     	; 0x7196 <__udivdi3+0xa28>
    714a:	29 8d       	ldd	r18, Y+25	; 0x19
    714c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    714e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7150:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7152:	21 50       	subi	r18, 0x01	; 1
    7154:	30 40       	sbci	r19, 0x00	; 0
    7156:	40 40       	sbci	r20, 0x00	; 0
    7158:	50 40       	sbci	r21, 0x00	; 0
    715a:	29 8f       	std	Y+25, r18	; 0x19
    715c:	3a 8f       	std	Y+26, r19	; 0x1a
    715e:	4b 8f       	std	Y+27, r20	; 0x1b
    7160:	5c 8f       	std	Y+28, r21	; 0x1c
    7162:	e2 0c       	add	r14, r2
    7164:	f3 1c       	adc	r15, r3
    7166:	04 1d       	adc	r16, r4
    7168:	15 1d       	adc	r17, r5
    716a:	e2 14       	cp	r14, r2
    716c:	f3 04       	cpc	r15, r3
    716e:	04 05       	cpc	r16, r4
    7170:	15 05       	cpc	r17, r5
    7172:	88 f0       	brcs	.+34     	; 0x7196 <__udivdi3+0xa28>
    7174:	e6 16       	cp	r14, r22
    7176:	f7 06       	cpc	r15, r23
    7178:	08 07       	cpc	r16, r24
    717a:	19 07       	cpc	r17, r25
    717c:	60 f4       	brcc	.+24     	; 0x7196 <__udivdi3+0xa28>
    717e:	21 50       	subi	r18, 0x01	; 1
    7180:	30 40       	sbci	r19, 0x00	; 0
    7182:	40 40       	sbci	r20, 0x00	; 0
    7184:	50 40       	sbci	r21, 0x00	; 0
    7186:	29 8f       	std	Y+25, r18	; 0x19
    7188:	3a 8f       	std	Y+26, r19	; 0x1a
    718a:	4b 8f       	std	Y+27, r20	; 0x1b
    718c:	5c 8f       	std	Y+28, r21	; 0x1c
    718e:	e2 0c       	add	r14, r2
    7190:	f3 1c       	adc	r15, r3
    7192:	04 1d       	adc	r16, r4
    7194:	15 1d       	adc	r17, r5
    7196:	e6 1a       	sub	r14, r22
    7198:	f7 0a       	sbc	r15, r23
    719a:	08 0b       	sbc	r16, r24
    719c:	19 0b       	sbc	r17, r25
    719e:	c8 01       	movw	r24, r16
    71a0:	b7 01       	movw	r22, r14
    71a2:	29 a1       	ldd	r18, Y+33	; 0x21
    71a4:	3a a1       	ldd	r19, Y+34	; 0x22
    71a6:	4b a1       	ldd	r20, Y+35	; 0x23
    71a8:	5c a1       	ldd	r21, Y+36	; 0x24
    71aa:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    71ae:	a2 2e       	mov	r10, r18
    71b0:	d3 2e       	mov	r13, r19
    71b2:	c4 2e       	mov	r12, r20
    71b4:	b5 2e       	mov	r11, r21
    71b6:	6d a7       	std	Y+45, r22	; 0x2d
    71b8:	7e a7       	std	Y+46, r23	; 0x2e
    71ba:	8f a7       	std	Y+47, r24	; 0x2f
    71bc:	98 ab       	std	Y+48, r25	; 0x30
    71be:	c8 01       	movw	r24, r16
    71c0:	b7 01       	movw	r22, r14
    71c2:	29 a1       	ldd	r18, Y+33	; 0x21
    71c4:	3a a1       	ldd	r19, Y+34	; 0x22
    71c6:	4b a1       	ldd	r20, Y+35	; 0x23
    71c8:	5c a1       	ldd	r21, Y+36	; 0x24
    71ca:	0e 94 66 41 	call	0x82cc	; 0x82cc <__udivmodsi4>
    71ce:	6a 2c       	mov	r6, r10
    71d0:	7d 2c       	mov	r7, r13
    71d2:	8c 2c       	mov	r8, r12
    71d4:	9b 2c       	mov	r9, r11
    71d6:	c4 01       	movw	r24, r8
    71d8:	b3 01       	movw	r22, r6
    71da:	2d a9       	ldd	r18, Y+53	; 0x35
    71dc:	3e a9       	ldd	r19, Y+54	; 0x36
    71de:	4f a9       	ldd	r20, Y+55	; 0x37
    71e0:	58 ad       	ldd	r21, Y+56	; 0x38
    71e2:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    71e6:	9b 01       	movw	r18, r22
    71e8:	ac 01       	movw	r20, r24
    71ea:	ad a4       	ldd	r10, Y+45	; 0x2d
    71ec:	be a4       	ldd	r11, Y+46	; 0x2e
    71ee:	cf a4       	ldd	r12, Y+47	; 0x2f
    71f0:	d8 a8       	ldd	r13, Y+48	; 0x30
    71f2:	d5 01       	movw	r26, r10
    71f4:	99 27       	eor	r25, r25
    71f6:	88 27       	eor	r24, r24
    71f8:	ad 8c       	ldd	r10, Y+29	; 0x1d
    71fa:	be 8c       	ldd	r11, Y+30	; 0x1e
    71fc:	cf 8c       	ldd	r12, Y+31	; 0x1f
    71fe:	d8 a0       	ldd	r13, Y+32	; 0x20
    7200:	6f ef       	ldi	r22, 0xFF	; 255
    7202:	e6 2e       	mov	r14, r22
    7204:	6f ef       	ldi	r22, 0xFF	; 255
    7206:	f6 2e       	mov	r15, r22
    7208:	01 2d       	mov	r16, r1
    720a:	11 2d       	mov	r17, r1
    720c:	ae 20       	and	r10, r14
    720e:	bf 20       	and	r11, r15
    7210:	c0 22       	and	r12, r16
    7212:	d1 22       	and	r13, r17
    7214:	8a 29       	or	r24, r10
    7216:	9b 29       	or	r25, r11
    7218:	ac 29       	or	r26, r12
    721a:	bd 29       	or	r27, r13
    721c:	82 17       	cp	r24, r18
    721e:	93 07       	cpc	r25, r19
    7220:	a4 07       	cpc	r26, r20
    7222:	b5 07       	cpc	r27, r21
    7224:	e0 f4       	brcc	.+56     	; 0x725e <__udivdi3+0xaf0>
    7226:	08 94       	sec
    7228:	61 08       	sbc	r6, r1
    722a:	71 08       	sbc	r7, r1
    722c:	81 08       	sbc	r8, r1
    722e:	91 08       	sbc	r9, r1
    7230:	82 0d       	add	r24, r2
    7232:	93 1d       	adc	r25, r3
    7234:	a4 1d       	adc	r26, r4
    7236:	b5 1d       	adc	r27, r5
    7238:	82 15       	cp	r24, r2
    723a:	93 05       	cpc	r25, r3
    723c:	a4 05       	cpc	r26, r4
    723e:	b5 05       	cpc	r27, r5
    7240:	70 f0       	brcs	.+28     	; 0x725e <__udivdi3+0xaf0>
    7242:	82 17       	cp	r24, r18
    7244:	93 07       	cpc	r25, r19
    7246:	a4 07       	cpc	r26, r20
    7248:	b5 07       	cpc	r27, r21
    724a:	48 f4       	brcc	.+18     	; 0x725e <__udivdi3+0xaf0>
    724c:	08 94       	sec
    724e:	61 08       	sbc	r6, r1
    7250:	71 08       	sbc	r7, r1
    7252:	81 08       	sbc	r8, r1
    7254:	91 08       	sbc	r9, r1
    7256:	82 0d       	add	r24, r2
    7258:	93 1d       	adc	r25, r3
    725a:	a4 1d       	adc	r26, r4
    725c:	b5 1d       	adc	r27, r5
    725e:	1c 01       	movw	r2, r24
    7260:	2d 01       	movw	r4, r26
    7262:	22 1a       	sub	r2, r18
    7264:	33 0a       	sbc	r3, r19
    7266:	44 0a       	sbc	r4, r20
    7268:	55 0a       	sbc	r5, r21
    726a:	2d 8e       	std	Y+29, r2	; 0x1d
    726c:	3e 8e       	std	Y+30, r3	; 0x1e
    726e:	4f 8e       	std	Y+31, r4	; 0x1f
    7270:	58 a2       	std	Y+32, r5	; 0x20
    7272:	a9 8c       	ldd	r10, Y+25	; 0x19
    7274:	ba 8c       	ldd	r11, Y+26	; 0x1a
    7276:	cb 8c       	ldd	r12, Y+27	; 0x1b
    7278:	dc 8c       	ldd	r13, Y+28	; 0x1c
    727a:	85 01       	movw	r16, r10
    727c:	ff 24       	eor	r15, r15
    727e:	ee 24       	eor	r14, r14
    7280:	e6 28       	or	r14, r6
    7282:	f7 28       	or	r15, r7
    7284:	08 29       	or	r16, r8
    7286:	19 29       	or	r17, r9
    7288:	af ef       	ldi	r26, 0xFF	; 255
    728a:	aa 2e       	mov	r10, r26
    728c:	af ef       	ldi	r26, 0xFF	; 255
    728e:	ba 2e       	mov	r11, r26
    7290:	c1 2c       	mov	r12, r1
    7292:	d1 2c       	mov	r13, r1
    7294:	ae 20       	and	r10, r14
    7296:	bf 20       	and	r11, r15
    7298:	c0 22       	and	r12, r16
    729a:	d1 22       	and	r13, r17
    729c:	18 01       	movw	r2, r16
    729e:	44 24       	eor	r4, r4
    72a0:	55 24       	eor	r5, r5
    72a2:	69 a8       	ldd	r6, Y+49	; 0x31
    72a4:	7a a8       	ldd	r7, Y+50	; 0x32
    72a6:	8b a8       	ldd	r8, Y+51	; 0x33
    72a8:	9c a8       	ldd	r9, Y+52	; 0x34
    72aa:	2f ef       	ldi	r18, 0xFF	; 255
    72ac:	3f ef       	ldi	r19, 0xFF	; 255
    72ae:	40 e0       	ldi	r20, 0x00	; 0
    72b0:	50 e0       	ldi	r21, 0x00	; 0
    72b2:	62 22       	and	r6, r18
    72b4:	73 22       	and	r7, r19
    72b6:	84 22       	and	r8, r20
    72b8:	95 22       	and	r9, r21
    72ba:	69 a9       	ldd	r22, Y+49	; 0x31
    72bc:	7a a9       	ldd	r23, Y+50	; 0x32
    72be:	8b a9       	ldd	r24, Y+51	; 0x33
    72c0:	9c a9       	ldd	r25, Y+52	; 0x34
    72c2:	ac 01       	movw	r20, r24
    72c4:	66 27       	eor	r22, r22
    72c6:	77 27       	eor	r23, r23
    72c8:	49 8f       	std	Y+25, r20	; 0x19
    72ca:	5a 8f       	std	Y+26, r21	; 0x1a
    72cc:	6b 8f       	std	Y+27, r22	; 0x1b
    72ce:	7c 8f       	std	Y+28, r23	; 0x1c
    72d0:	c6 01       	movw	r24, r12
    72d2:	b5 01       	movw	r22, r10
    72d4:	a4 01       	movw	r20, r8
    72d6:	93 01       	movw	r18, r6
    72d8:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    72dc:	69 a3       	std	Y+33, r22	; 0x21
    72de:	7a a3       	std	Y+34, r23	; 0x22
    72e0:	8b a3       	std	Y+35, r24	; 0x23
    72e2:	9c a3       	std	Y+36, r25	; 0x24
    72e4:	c6 01       	movw	r24, r12
    72e6:	b5 01       	movw	r22, r10
    72e8:	29 8d       	ldd	r18, Y+25	; 0x19
    72ea:	3a 8d       	ldd	r19, Y+26	; 0x1a
    72ec:	4b 8d       	ldd	r20, Y+27	; 0x1b
    72ee:	5c 8d       	ldd	r21, Y+28	; 0x1c
    72f0:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    72f4:	5b 01       	movw	r10, r22
    72f6:	6c 01       	movw	r12, r24
    72f8:	c2 01       	movw	r24, r4
    72fa:	b1 01       	movw	r22, r2
    72fc:	a4 01       	movw	r20, r8
    72fe:	93 01       	movw	r18, r6
    7300:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    7304:	3b 01       	movw	r6, r22
    7306:	4c 01       	movw	r8, r24
    7308:	c2 01       	movw	r24, r4
    730a:	b1 01       	movw	r22, r2
    730c:	29 8d       	ldd	r18, Y+25	; 0x19
    730e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7310:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7312:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7314:	0e 94 33 41 	call	0x8266	; 0x8266 <__mulsi3>
    7318:	9b 01       	movw	r18, r22
    731a:	ac 01       	movw	r20, r24
    731c:	a6 0c       	add	r10, r6
    731e:	b7 1c       	adc	r11, r7
    7320:	c8 1c       	adc	r12, r8
    7322:	d9 1c       	adc	r13, r9
    7324:	29 a0       	ldd	r2, Y+33	; 0x21
    7326:	3a a0       	ldd	r3, Y+34	; 0x22
    7328:	4b a0       	ldd	r4, Y+35	; 0x23
    732a:	5c a0       	ldd	r5, Y+36	; 0x24
    732c:	c2 01       	movw	r24, r4
    732e:	aa 27       	eor	r26, r26
    7330:	bb 27       	eor	r27, r27
    7332:	a8 0e       	add	r10, r24
    7334:	b9 1e       	adc	r11, r25
    7336:	ca 1e       	adc	r12, r26
    7338:	db 1e       	adc	r13, r27
    733a:	a6 14       	cp	r10, r6
    733c:	b7 04       	cpc	r11, r7
    733e:	c8 04       	cpc	r12, r8
    7340:	d9 04       	cpc	r13, r9
    7342:	20 f4       	brcc	.+8      	; 0x734c <__udivdi3+0xbde>
    7344:	20 50       	subi	r18, 0x00	; 0
    7346:	30 40       	sbci	r19, 0x00	; 0
    7348:	4f 4f       	sbci	r20, 0xFF	; 255
    734a:	5f 4f       	sbci	r21, 0xFF	; 255
    734c:	c6 01       	movw	r24, r12
    734e:	aa 27       	eor	r26, r26
    7350:	bb 27       	eor	r27, r27
    7352:	82 0f       	add	r24, r18
    7354:	93 1f       	adc	r25, r19
    7356:	a4 1f       	adc	r26, r20
    7358:	b5 1f       	adc	r27, r21
    735a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    735c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    735e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7360:	58 a1       	ldd	r21, Y+32	; 0x20
    7362:	28 17       	cp	r18, r24
    7364:	39 07       	cpc	r19, r25
    7366:	4a 07       	cpc	r20, r26
    7368:	5b 07       	cpc	r21, r27
    736a:	18 f1       	brcs	.+70     	; 0x73b2 <__udivdi3+0xc44>
    736c:	82 17       	cp	r24, r18
    736e:	93 07       	cpc	r25, r19
    7370:	a4 07       	cpc	r26, r20
    7372:	b5 07       	cpc	r27, r21
    7374:	a1 f5       	brne	.+104    	; 0x73de <__udivdi3+0xc70>
    7376:	65 01       	movw	r12, r10
    7378:	bb 24       	eor	r11, r11
    737a:	aa 24       	eor	r10, r10
    737c:	89 a1       	ldd	r24, Y+33	; 0x21
    737e:	9a a1       	ldd	r25, Y+34	; 0x22
    7380:	ab a1       	ldd	r26, Y+35	; 0x23
    7382:	bc a1       	ldd	r27, Y+36	; 0x24
    7384:	a0 70       	andi	r26, 0x00	; 0
    7386:	b0 70       	andi	r27, 0x00	; 0
    7388:	a8 0e       	add	r10, r24
    738a:	b9 1e       	adc	r11, r25
    738c:	ca 1e       	adc	r12, r26
    738e:	db 1e       	adc	r13, r27
    7390:	8d a1       	ldd	r24, Y+37	; 0x25
    7392:	9e a1       	ldd	r25, Y+38	; 0x26
    7394:	af a1       	ldd	r26, Y+39	; 0x27
    7396:	b8 a5       	ldd	r27, Y+40	; 0x28
    7398:	09 a4       	ldd	r0, Y+41	; 0x29
    739a:	04 c0       	rjmp	.+8      	; 0x73a4 <__udivdi3+0xc36>
    739c:	88 0f       	add	r24, r24
    739e:	99 1f       	adc	r25, r25
    73a0:	aa 1f       	adc	r26, r26
    73a2:	bb 1f       	adc	r27, r27
    73a4:	0a 94       	dec	r0
    73a6:	d2 f7       	brpl	.-12     	; 0x739c <__udivdi3+0xc2e>
    73a8:	8a 15       	cp	r24, r10
    73aa:	9b 05       	cpc	r25, r11
    73ac:	ac 05       	cpc	r26, r12
    73ae:	bd 05       	cpc	r27, r13
    73b0:	b0 f4       	brcc	.+44     	; 0x73de <__udivdi3+0xc70>
    73b2:	08 94       	sec
    73b4:	e1 08       	sbc	r14, r1
    73b6:	f1 08       	sbc	r15, r1
    73b8:	01 09       	sbc	r16, r1
    73ba:	11 09       	sbc	r17, r1
    73bc:	10 c0       	rjmp	.+32     	; 0x73de <__udivdi3+0xc70>
    73be:	aa 24       	eor	r10, r10
    73c0:	bb 24       	eor	r11, r11
    73c2:	65 01       	movw	r12, r10
    73c4:	ee 24       	eor	r14, r14
    73c6:	ff 24       	eor	r15, r15
    73c8:	87 01       	movw	r16, r14
    73ca:	0c c0       	rjmp	.+24     	; 0x73e4 <__udivdi3+0xc76>
    73cc:	aa 24       	eor	r10, r10
    73ce:	bb 24       	eor	r11, r11
    73d0:	65 01       	movw	r12, r10
    73d2:	81 e0       	ldi	r24, 0x01	; 1
    73d4:	e8 2e       	mov	r14, r24
    73d6:	f1 2c       	mov	r15, r1
    73d8:	01 2d       	mov	r16, r1
    73da:	11 2d       	mov	r17, r1
    73dc:	03 c0       	rjmp	.+6      	; 0x73e4 <__udivdi3+0xc76>
    73de:	aa 24       	eor	r10, r10
    73e0:	bb 24       	eor	r11, r11
    73e2:	65 01       	movw	r12, r10
    73e4:	fe 01       	movw	r30, r28
    73e6:	71 96       	adiw	r30, 0x11	; 17
    73e8:	88 e0       	ldi	r24, 0x08	; 8
    73ea:	df 01       	movw	r26, r30
    73ec:	1d 92       	st	X+, r1
    73ee:	8a 95       	dec	r24
    73f0:	e9 f7       	brne	.-6      	; 0x73ec <__udivdi3+0xc7e>
    73f2:	e9 8a       	std	Y+17, r14	; 0x11
    73f4:	fa 8a       	std	Y+18, r15	; 0x12
    73f6:	0b 8b       	std	Y+19, r16	; 0x13
    73f8:	1c 8b       	std	Y+20, r17	; 0x14
    73fa:	ad 8a       	std	Y+21, r10	; 0x15
    73fc:	be 8a       	std	Y+22, r11	; 0x16
    73fe:	cf 8a       	std	Y+23, r12	; 0x17
    7400:	d8 8e       	std	Y+24, r13	; 0x18
    7402:	2e 2d       	mov	r18, r14
    7404:	3a 89       	ldd	r19, Y+18	; 0x12
    7406:	4b 89       	ldd	r20, Y+19	; 0x13
    7408:	5c 89       	ldd	r21, Y+20	; 0x14
    740a:	6a 2d       	mov	r22, r10
    740c:	7e 89       	ldd	r23, Y+22	; 0x16
    740e:	8f 89       	ldd	r24, Y+23	; 0x17
    7410:	98 8d       	ldd	r25, Y+24	; 0x18
    7412:	e8 96       	adiw	r28, 0x38	; 56
    7414:	e2 e1       	ldi	r30, 0x12	; 18
    7416:	0c 94 a4 41 	jmp	0x8348	; 0x8348 <__epilogue_restores__>

0000741a <vfprintf>:
    741a:	2f 92       	push	r2
    741c:	3f 92       	push	r3
    741e:	4f 92       	push	r4
    7420:	5f 92       	push	r5
    7422:	6f 92       	push	r6
    7424:	7f 92       	push	r7
    7426:	8f 92       	push	r8
    7428:	9f 92       	push	r9
    742a:	af 92       	push	r10
    742c:	bf 92       	push	r11
    742e:	cf 92       	push	r12
    7430:	df 92       	push	r13
    7432:	ef 92       	push	r14
    7434:	ff 92       	push	r15
    7436:	0f 93       	push	r16
    7438:	1f 93       	push	r17
    743a:	df 93       	push	r29
    743c:	cf 93       	push	r28
    743e:	cd b7       	in	r28, 0x3d	; 61
    7440:	de b7       	in	r29, 0x3e	; 62
    7442:	63 97       	sbiw	r28, 0x13	; 19
    7444:	0f b6       	in	r0, 0x3f	; 63
    7446:	f8 94       	cli
    7448:	de bf       	out	0x3e, r29	; 62
    744a:	0f be       	out	0x3f, r0	; 63
    744c:	cd bf       	out	0x3d, r28	; 61
    744e:	6c 01       	movw	r12, r24
    7450:	7f 87       	std	Y+15, r23	; 0x0f
    7452:	6e 87       	std	Y+14, r22	; 0x0e
    7454:	fc 01       	movw	r30, r24
    7456:	17 82       	std	Z+7, r1	; 0x07
    7458:	16 82       	std	Z+6, r1	; 0x06
    745a:	83 81       	ldd	r24, Z+3	; 0x03
    745c:	81 fd       	sbrc	r24, 1
    745e:	04 c0       	rjmp	.+8      	; 0x7468 <vfprintf+0x4e>
    7460:	6f c3       	rjmp	.+1758   	; 0x7b40 <vfprintf+0x726>
    7462:	4c 85       	ldd	r20, Y+12	; 0x0c
    7464:	5d 85       	ldd	r21, Y+13	; 0x0d
    7466:	04 c0       	rjmp	.+8      	; 0x7470 <vfprintf+0x56>
    7468:	1e 01       	movw	r2, r28
    746a:	08 94       	sec
    746c:	21 1c       	adc	r2, r1
    746e:	31 1c       	adc	r3, r1
    7470:	f6 01       	movw	r30, r12
    7472:	93 81       	ldd	r25, Z+3	; 0x03
    7474:	ee 85       	ldd	r30, Y+14	; 0x0e
    7476:	ff 85       	ldd	r31, Y+15	; 0x0f
    7478:	93 fd       	sbrc	r25, 3
    747a:	85 91       	lpm	r24, Z+
    747c:	93 ff       	sbrs	r25, 3
    747e:	81 91       	ld	r24, Z+
    7480:	ff 87       	std	Y+15, r31	; 0x0f
    7482:	ee 87       	std	Y+14, r30	; 0x0e
    7484:	88 23       	and	r24, r24
    7486:	09 f4       	brne	.+2      	; 0x748a <vfprintf+0x70>
    7488:	57 c3       	rjmp	.+1710   	; 0x7b38 <vfprintf+0x71e>
    748a:	85 32       	cpi	r24, 0x25	; 37
    748c:	41 f4       	brne	.+16     	; 0x749e <vfprintf+0x84>
    748e:	93 fd       	sbrc	r25, 3
    7490:	85 91       	lpm	r24, Z+
    7492:	93 ff       	sbrs	r25, 3
    7494:	81 91       	ld	r24, Z+
    7496:	ff 87       	std	Y+15, r31	; 0x0f
    7498:	ee 87       	std	Y+14, r30	; 0x0e
    749a:	85 32       	cpi	r24, 0x25	; 37
    749c:	59 f4       	brne	.+22     	; 0x74b4 <vfprintf+0x9a>
    749e:	90 e0       	ldi	r25, 0x00	; 0
    74a0:	b6 01       	movw	r22, r12
    74a2:	4a 8b       	std	Y+18, r20	; 0x12
    74a4:	5b 8b       	std	Y+19, r21	; 0x13
    74a6:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    74aa:	4a 89       	ldd	r20, Y+18	; 0x12
    74ac:	5b 89       	ldd	r21, Y+19	; 0x13
    74ae:	5d 87       	std	Y+13, r21	; 0x0d
    74b0:	4c 87       	std	Y+12, r20	; 0x0c
    74b2:	d7 cf       	rjmp	.-82     	; 0x7462 <vfprintf+0x48>
    74b4:	10 e0       	ldi	r17, 0x00	; 0
    74b6:	ff 24       	eor	r15, r15
    74b8:	00 e0       	ldi	r16, 0x00	; 0
    74ba:	00 32       	cpi	r16, 0x20	; 32
    74bc:	b0 f4       	brcc	.+44     	; 0x74ea <vfprintf+0xd0>
    74be:	8b 32       	cpi	r24, 0x2B	; 43
    74c0:	69 f0       	breq	.+26     	; 0x74dc <vfprintf+0xc2>
    74c2:	8c 32       	cpi	r24, 0x2C	; 44
    74c4:	28 f4       	brcc	.+10     	; 0x74d0 <vfprintf+0xb6>
    74c6:	80 32       	cpi	r24, 0x20	; 32
    74c8:	51 f0       	breq	.+20     	; 0x74de <vfprintf+0xc4>
    74ca:	83 32       	cpi	r24, 0x23	; 35
    74cc:	71 f4       	brne	.+28     	; 0x74ea <vfprintf+0xd0>
    74ce:	0b c0       	rjmp	.+22     	; 0x74e6 <vfprintf+0xcc>
    74d0:	8d 32       	cpi	r24, 0x2D	; 45
    74d2:	39 f0       	breq	.+14     	; 0x74e2 <vfprintf+0xc8>
    74d4:	80 33       	cpi	r24, 0x30	; 48
    74d6:	49 f4       	brne	.+18     	; 0x74ea <vfprintf+0xd0>
    74d8:	01 60       	ori	r16, 0x01	; 1
    74da:	2c c0       	rjmp	.+88     	; 0x7534 <vfprintf+0x11a>
    74dc:	02 60       	ori	r16, 0x02	; 2
    74de:	04 60       	ori	r16, 0x04	; 4
    74e0:	29 c0       	rjmp	.+82     	; 0x7534 <vfprintf+0x11a>
    74e2:	08 60       	ori	r16, 0x08	; 8
    74e4:	27 c0       	rjmp	.+78     	; 0x7534 <vfprintf+0x11a>
    74e6:	00 61       	ori	r16, 0x10	; 16
    74e8:	25 c0       	rjmp	.+74     	; 0x7534 <vfprintf+0x11a>
    74ea:	07 fd       	sbrc	r16, 7
    74ec:	2e c0       	rjmp	.+92     	; 0x754a <vfprintf+0x130>
    74ee:	28 2f       	mov	r18, r24
    74f0:	20 53       	subi	r18, 0x30	; 48
    74f2:	2a 30       	cpi	r18, 0x0A	; 10
    74f4:	98 f4       	brcc	.+38     	; 0x751c <vfprintf+0x102>
    74f6:	06 ff       	sbrs	r16, 6
    74f8:	08 c0       	rjmp	.+16     	; 0x750a <vfprintf+0xf0>
    74fa:	81 2f       	mov	r24, r17
    74fc:	88 0f       	add	r24, r24
    74fe:	18 2f       	mov	r17, r24
    7500:	11 0f       	add	r17, r17
    7502:	11 0f       	add	r17, r17
    7504:	18 0f       	add	r17, r24
    7506:	12 0f       	add	r17, r18
    7508:	15 c0       	rjmp	.+42     	; 0x7534 <vfprintf+0x11a>
    750a:	8f 2d       	mov	r24, r15
    750c:	88 0f       	add	r24, r24
    750e:	f8 2e       	mov	r15, r24
    7510:	ff 0c       	add	r15, r15
    7512:	ff 0c       	add	r15, r15
    7514:	f8 0e       	add	r15, r24
    7516:	f2 0e       	add	r15, r18
    7518:	00 62       	ori	r16, 0x20	; 32
    751a:	0c c0       	rjmp	.+24     	; 0x7534 <vfprintf+0x11a>
    751c:	8e 32       	cpi	r24, 0x2E	; 46
    751e:	21 f4       	brne	.+8      	; 0x7528 <vfprintf+0x10e>
    7520:	06 fd       	sbrc	r16, 6
    7522:	0a c3       	rjmp	.+1556   	; 0x7b38 <vfprintf+0x71e>
    7524:	00 64       	ori	r16, 0x40	; 64
    7526:	06 c0       	rjmp	.+12     	; 0x7534 <vfprintf+0x11a>
    7528:	8c 36       	cpi	r24, 0x6C	; 108
    752a:	11 f4       	brne	.+4      	; 0x7530 <vfprintf+0x116>
    752c:	00 68       	ori	r16, 0x80	; 128
    752e:	02 c0       	rjmp	.+4      	; 0x7534 <vfprintf+0x11a>
    7530:	88 36       	cpi	r24, 0x68	; 104
    7532:	59 f4       	brne	.+22     	; 0x754a <vfprintf+0x130>
    7534:	ee 85       	ldd	r30, Y+14	; 0x0e
    7536:	ff 85       	ldd	r31, Y+15	; 0x0f
    7538:	93 fd       	sbrc	r25, 3
    753a:	85 91       	lpm	r24, Z+
    753c:	93 ff       	sbrs	r25, 3
    753e:	81 91       	ld	r24, Z+
    7540:	ff 87       	std	Y+15, r31	; 0x0f
    7542:	ee 87       	std	Y+14, r30	; 0x0e
    7544:	88 23       	and	r24, r24
    7546:	09 f0       	breq	.+2      	; 0x754a <vfprintf+0x130>
    7548:	b8 cf       	rjmp	.-144    	; 0x74ba <vfprintf+0xa0>
    754a:	98 2f       	mov	r25, r24
    754c:	95 54       	subi	r25, 0x45	; 69
    754e:	93 30       	cpi	r25, 0x03	; 3
    7550:	18 f4       	brcc	.+6      	; 0x7558 <vfprintf+0x13e>
    7552:	00 61       	ori	r16, 0x10	; 16
    7554:	80 5e       	subi	r24, 0xE0	; 224
    7556:	06 c0       	rjmp	.+12     	; 0x7564 <vfprintf+0x14a>
    7558:	98 2f       	mov	r25, r24
    755a:	95 56       	subi	r25, 0x65	; 101
    755c:	93 30       	cpi	r25, 0x03	; 3
    755e:	08 f0       	brcs	.+2      	; 0x7562 <vfprintf+0x148>
    7560:	9b c1       	rjmp	.+822    	; 0x7898 <vfprintf+0x47e>
    7562:	0f 7e       	andi	r16, 0xEF	; 239
    7564:	06 ff       	sbrs	r16, 6
    7566:	16 e0       	ldi	r17, 0x06	; 6
    7568:	6f e3       	ldi	r22, 0x3F	; 63
    756a:	e6 2e       	mov	r14, r22
    756c:	e0 22       	and	r14, r16
    756e:	85 36       	cpi	r24, 0x65	; 101
    7570:	19 f4       	brne	.+6      	; 0x7578 <vfprintf+0x15e>
    7572:	f0 e4       	ldi	r31, 0x40	; 64
    7574:	ef 2a       	or	r14, r31
    7576:	07 c0       	rjmp	.+14     	; 0x7586 <vfprintf+0x16c>
    7578:	86 36       	cpi	r24, 0x66	; 102
    757a:	19 f4       	brne	.+6      	; 0x7582 <vfprintf+0x168>
    757c:	20 e8       	ldi	r18, 0x80	; 128
    757e:	e2 2a       	or	r14, r18
    7580:	02 c0       	rjmp	.+4      	; 0x7586 <vfprintf+0x16c>
    7582:	11 11       	cpse	r17, r1
    7584:	11 50       	subi	r17, 0x01	; 1
    7586:	e7 fe       	sbrs	r14, 7
    7588:	06 c0       	rjmp	.+12     	; 0x7596 <vfprintf+0x17c>
    758a:	1c 33       	cpi	r17, 0x3C	; 60
    758c:	40 f4       	brcc	.+16     	; 0x759e <vfprintf+0x184>
    758e:	91 2e       	mov	r9, r17
    7590:	93 94       	inc	r9
    7592:	27 e0       	ldi	r18, 0x07	; 7
    7594:	0b c0       	rjmp	.+22     	; 0x75ac <vfprintf+0x192>
    7596:	18 30       	cpi	r17, 0x08	; 8
    7598:	30 f4       	brcc	.+12     	; 0x75a6 <vfprintf+0x18c>
    759a:	21 2f       	mov	r18, r17
    759c:	06 c0       	rjmp	.+12     	; 0x75aa <vfprintf+0x190>
    759e:	27 e0       	ldi	r18, 0x07	; 7
    75a0:	3c e3       	ldi	r19, 0x3C	; 60
    75a2:	93 2e       	mov	r9, r19
    75a4:	03 c0       	rjmp	.+6      	; 0x75ac <vfprintf+0x192>
    75a6:	27 e0       	ldi	r18, 0x07	; 7
    75a8:	17 e0       	ldi	r17, 0x07	; 7
    75aa:	99 24       	eor	r9, r9
    75ac:	ca 01       	movw	r24, r20
    75ae:	04 96       	adiw	r24, 0x04	; 4
    75b0:	9d 87       	std	Y+13, r25	; 0x0d
    75b2:	8c 87       	std	Y+12, r24	; 0x0c
    75b4:	fa 01       	movw	r30, r20
    75b6:	60 81       	ld	r22, Z
    75b8:	71 81       	ldd	r23, Z+1	; 0x01
    75ba:	82 81       	ldd	r24, Z+2	; 0x02
    75bc:	93 81       	ldd	r25, Z+3	; 0x03
    75be:	a1 01       	movw	r20, r2
    75c0:	09 2d       	mov	r16, r9
    75c2:	0e 94 bf 41 	call	0x837e	; 0x837e <__ftoa_engine>
    75c6:	5c 01       	movw	r10, r24
    75c8:	69 80       	ldd	r6, Y+1	; 0x01
    75ca:	26 2d       	mov	r18, r6
    75cc:	30 e0       	ldi	r19, 0x00	; 0
    75ce:	39 8b       	std	Y+17, r19	; 0x11
    75d0:	28 8b       	std	Y+16, r18	; 0x10
    75d2:	60 fe       	sbrs	r6, 0
    75d4:	03 c0       	rjmp	.+6      	; 0x75dc <vfprintf+0x1c2>
    75d6:	38 89       	ldd	r19, Y+16	; 0x10
    75d8:	33 ff       	sbrs	r19, 3
    75da:	06 c0       	rjmp	.+12     	; 0x75e8 <vfprintf+0x1ce>
    75dc:	e1 fc       	sbrc	r14, 1
    75de:	06 c0       	rjmp	.+12     	; 0x75ec <vfprintf+0x1d2>
    75e0:	e2 fe       	sbrs	r14, 2
    75e2:	06 c0       	rjmp	.+12     	; 0x75f0 <vfprintf+0x1d6>
    75e4:	00 e2       	ldi	r16, 0x20	; 32
    75e6:	05 c0       	rjmp	.+10     	; 0x75f2 <vfprintf+0x1d8>
    75e8:	0d e2       	ldi	r16, 0x2D	; 45
    75ea:	03 c0       	rjmp	.+6      	; 0x75f2 <vfprintf+0x1d8>
    75ec:	0b e2       	ldi	r16, 0x2B	; 43
    75ee:	01 c0       	rjmp	.+2      	; 0x75f2 <vfprintf+0x1d8>
    75f0:	00 e0       	ldi	r16, 0x00	; 0
    75f2:	88 89       	ldd	r24, Y+16	; 0x10
    75f4:	99 89       	ldd	r25, Y+17	; 0x11
    75f6:	8c 70       	andi	r24, 0x0C	; 12
    75f8:	90 70       	andi	r25, 0x00	; 0
    75fa:	00 97       	sbiw	r24, 0x00	; 0
    75fc:	c1 f1       	breq	.+112    	; 0x766e <vfprintf+0x254>
    75fe:	00 23       	and	r16, r16
    7600:	11 f0       	breq	.+4      	; 0x7606 <vfprintf+0x1ec>
    7602:	84 e0       	ldi	r24, 0x04	; 4
    7604:	01 c0       	rjmp	.+2      	; 0x7608 <vfprintf+0x1ee>
    7606:	83 e0       	ldi	r24, 0x03	; 3
    7608:	8f 15       	cp	r24, r15
    760a:	58 f4       	brcc	.+22     	; 0x7622 <vfprintf+0x208>
    760c:	f8 1a       	sub	r15, r24
    760e:	e3 fc       	sbrc	r14, 3
    7610:	09 c0       	rjmp	.+18     	; 0x7624 <vfprintf+0x20a>
    7612:	80 e2       	ldi	r24, 0x20	; 32
    7614:	90 e0       	ldi	r25, 0x00	; 0
    7616:	b6 01       	movw	r22, r12
    7618:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    761c:	fa 94       	dec	r15
    761e:	c9 f7       	brne	.-14     	; 0x7612 <vfprintf+0x1f8>
    7620:	01 c0       	rjmp	.+2      	; 0x7624 <vfprintf+0x20a>
    7622:	ff 24       	eor	r15, r15
    7624:	00 23       	and	r16, r16
    7626:	29 f0       	breq	.+10     	; 0x7632 <vfprintf+0x218>
    7628:	80 2f       	mov	r24, r16
    762a:	90 e0       	ldi	r25, 0x00	; 0
    762c:	b6 01       	movw	r22, r12
    762e:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7632:	88 89       	ldd	r24, Y+16	; 0x10
    7634:	83 fd       	sbrc	r24, 3
    7636:	03 c0       	rjmp	.+6      	; 0x763e <vfprintf+0x224>
    7638:	09 ea       	ldi	r16, 0xA9	; 169
    763a:	18 e0       	ldi	r17, 0x08	; 8
    763c:	0e c0       	rjmp	.+28     	; 0x765a <vfprintf+0x240>
    763e:	05 ea       	ldi	r16, 0xA5	; 165
    7640:	18 e0       	ldi	r17, 0x08	; 8
    7642:	0b c0       	rjmp	.+22     	; 0x765a <vfprintf+0x240>
    7644:	a1 14       	cp	r10, r1
    7646:	b1 04       	cpc	r11, r1
    7648:	09 f0       	breq	.+2      	; 0x764c <vfprintf+0x232>
    764a:	80 52       	subi	r24, 0x20	; 32
    764c:	90 e0       	ldi	r25, 0x00	; 0
    764e:	b6 01       	movw	r22, r12
    7650:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7654:	0f 5f       	subi	r16, 0xFF	; 255
    7656:	1f 4f       	sbci	r17, 0xFF	; 255
    7658:	05 c0       	rjmp	.+10     	; 0x7664 <vfprintf+0x24a>
    765a:	ae 2c       	mov	r10, r14
    765c:	bb 24       	eor	r11, r11
    765e:	90 e1       	ldi	r25, 0x10	; 16
    7660:	a9 22       	and	r10, r25
    7662:	bb 24       	eor	r11, r11
    7664:	f8 01       	movw	r30, r16
    7666:	84 91       	lpm	r24, Z+
    7668:	88 23       	and	r24, r24
    766a:	61 f7       	brne	.-40     	; 0x7644 <vfprintf+0x22a>
    766c:	62 c2       	rjmp	.+1220   	; 0x7b32 <vfprintf+0x718>
    766e:	e7 fe       	sbrs	r14, 7
    7670:	0e c0       	rjmp	.+28     	; 0x768e <vfprintf+0x274>
    7672:	9a 0c       	add	r9, r10
    7674:	f8 89       	ldd	r31, Y+16	; 0x10
    7676:	f4 ff       	sbrs	r31, 4
    7678:	04 c0       	rjmp	.+8      	; 0x7682 <vfprintf+0x268>
    767a:	8a 81       	ldd	r24, Y+2	; 0x02
    767c:	81 33       	cpi	r24, 0x31	; 49
    767e:	09 f4       	brne	.+2      	; 0x7682 <vfprintf+0x268>
    7680:	9a 94       	dec	r9
    7682:	19 14       	cp	r1, r9
    7684:	54 f5       	brge	.+84     	; 0x76da <vfprintf+0x2c0>
    7686:	29 2d       	mov	r18, r9
    7688:	29 30       	cpi	r18, 0x09	; 9
    768a:	50 f5       	brcc	.+84     	; 0x76e0 <vfprintf+0x2c6>
    768c:	2d c0       	rjmp	.+90     	; 0x76e8 <vfprintf+0x2ce>
    768e:	e6 fc       	sbrc	r14, 6
    7690:	2b c0       	rjmp	.+86     	; 0x76e8 <vfprintf+0x2ce>
    7692:	81 2f       	mov	r24, r17
    7694:	90 e0       	ldi	r25, 0x00	; 0
    7696:	8a 15       	cp	r24, r10
    7698:	9b 05       	cpc	r25, r11
    769a:	4c f0       	brlt	.+18     	; 0x76ae <vfprintf+0x294>
    769c:	3c ef       	ldi	r19, 0xFC	; 252
    769e:	a3 16       	cp	r10, r19
    76a0:	3f ef       	ldi	r19, 0xFF	; 255
    76a2:	b3 06       	cpc	r11, r19
    76a4:	24 f0       	brlt	.+8      	; 0x76ae <vfprintf+0x294>
    76a6:	80 e8       	ldi	r24, 0x80	; 128
    76a8:	e8 2a       	or	r14, r24
    76aa:	01 c0       	rjmp	.+2      	; 0x76ae <vfprintf+0x294>
    76ac:	11 50       	subi	r17, 0x01	; 1
    76ae:	11 23       	and	r17, r17
    76b0:	49 f0       	breq	.+18     	; 0x76c4 <vfprintf+0x2aa>
    76b2:	e2 e0       	ldi	r30, 0x02	; 2
    76b4:	f0 e0       	ldi	r31, 0x00	; 0
    76b6:	ec 0f       	add	r30, r28
    76b8:	fd 1f       	adc	r31, r29
    76ba:	e1 0f       	add	r30, r17
    76bc:	f1 1d       	adc	r31, r1
    76be:	80 81       	ld	r24, Z
    76c0:	80 33       	cpi	r24, 0x30	; 48
    76c2:	a1 f3       	breq	.-24     	; 0x76ac <vfprintf+0x292>
    76c4:	e7 fe       	sbrs	r14, 7
    76c6:	10 c0       	rjmp	.+32     	; 0x76e8 <vfprintf+0x2ce>
    76c8:	91 2e       	mov	r9, r17
    76ca:	93 94       	inc	r9
    76cc:	81 2f       	mov	r24, r17
    76ce:	90 e0       	ldi	r25, 0x00	; 0
    76d0:	a8 16       	cp	r10, r24
    76d2:	b9 06       	cpc	r11, r25
    76d4:	44 f4       	brge	.+16     	; 0x76e6 <vfprintf+0x2cc>
    76d6:	1a 19       	sub	r17, r10
    76d8:	07 c0       	rjmp	.+14     	; 0x76e8 <vfprintf+0x2ce>
    76da:	99 24       	eor	r9, r9
    76dc:	93 94       	inc	r9
    76de:	04 c0       	rjmp	.+8      	; 0x76e8 <vfprintf+0x2ce>
    76e0:	98 e0       	ldi	r25, 0x08	; 8
    76e2:	99 2e       	mov	r9, r25
    76e4:	01 c0       	rjmp	.+2      	; 0x76e8 <vfprintf+0x2ce>
    76e6:	10 e0       	ldi	r17, 0x00	; 0
    76e8:	e7 fe       	sbrs	r14, 7
    76ea:	07 c0       	rjmp	.+14     	; 0x76fa <vfprintf+0x2e0>
    76ec:	1a 14       	cp	r1, r10
    76ee:	1b 04       	cpc	r1, r11
    76f0:	3c f4       	brge	.+14     	; 0x7700 <vfprintf+0x2e6>
    76f2:	95 01       	movw	r18, r10
    76f4:	2f 5f       	subi	r18, 0xFF	; 255
    76f6:	3f 4f       	sbci	r19, 0xFF	; 255
    76f8:	05 c0       	rjmp	.+10     	; 0x7704 <vfprintf+0x2ea>
    76fa:	25 e0       	ldi	r18, 0x05	; 5
    76fc:	30 e0       	ldi	r19, 0x00	; 0
    76fe:	02 c0       	rjmp	.+4      	; 0x7704 <vfprintf+0x2ea>
    7700:	21 e0       	ldi	r18, 0x01	; 1
    7702:	30 e0       	ldi	r19, 0x00	; 0
    7704:	00 23       	and	r16, r16
    7706:	11 f0       	breq	.+4      	; 0x770c <vfprintf+0x2f2>
    7708:	2f 5f       	subi	r18, 0xFF	; 255
    770a:	3f 4f       	sbci	r19, 0xFF	; 255
    770c:	11 23       	and	r17, r17
    770e:	29 f0       	breq	.+10     	; 0x771a <vfprintf+0x300>
    7710:	81 2f       	mov	r24, r17
    7712:	90 e0       	ldi	r25, 0x00	; 0
    7714:	01 96       	adiw	r24, 0x01	; 1
    7716:	28 0f       	add	r18, r24
    7718:	39 1f       	adc	r19, r25
    771a:	8f 2d       	mov	r24, r15
    771c:	90 e0       	ldi	r25, 0x00	; 0
    771e:	28 17       	cp	r18, r24
    7720:	39 07       	cpc	r19, r25
    7722:	14 f4       	brge	.+4      	; 0x7728 <vfprintf+0x30e>
    7724:	f2 1a       	sub	r15, r18
    7726:	01 c0       	rjmp	.+2      	; 0x772a <vfprintf+0x310>
    7728:	ff 24       	eor	r15, r15
    772a:	4e 2c       	mov	r4, r14
    772c:	55 24       	eor	r5, r5
    772e:	c2 01       	movw	r24, r4
    7730:	89 70       	andi	r24, 0x09	; 9
    7732:	90 70       	andi	r25, 0x00	; 0
    7734:	00 97       	sbiw	r24, 0x00	; 0
    7736:	49 f4       	brne	.+18     	; 0x774a <vfprintf+0x330>
    7738:	06 c0       	rjmp	.+12     	; 0x7746 <vfprintf+0x32c>
    773a:	80 e2       	ldi	r24, 0x20	; 32
    773c:	90 e0       	ldi	r25, 0x00	; 0
    773e:	b6 01       	movw	r22, r12
    7740:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7744:	fa 94       	dec	r15
    7746:	ff 20       	and	r15, r15
    7748:	c1 f7       	brne	.-16     	; 0x773a <vfprintf+0x320>
    774a:	00 23       	and	r16, r16
    774c:	29 f0       	breq	.+10     	; 0x7758 <vfprintf+0x33e>
    774e:	80 2f       	mov	r24, r16
    7750:	90 e0       	ldi	r25, 0x00	; 0
    7752:	b6 01       	movw	r22, r12
    7754:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7758:	43 fc       	sbrc	r4, 3
    775a:	09 c0       	rjmp	.+18     	; 0x776e <vfprintf+0x354>
    775c:	06 c0       	rjmp	.+12     	; 0x776a <vfprintf+0x350>
    775e:	80 e3       	ldi	r24, 0x30	; 48
    7760:	90 e0       	ldi	r25, 0x00	; 0
    7762:	b6 01       	movw	r22, r12
    7764:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7768:	fa 94       	dec	r15
    776a:	ff 20       	and	r15, r15
    776c:	c1 f7       	brne	.-16     	; 0x775e <vfprintf+0x344>
    776e:	e7 fe       	sbrs	r14, 7
    7770:	46 c0       	rjmp	.+140    	; 0x77fe <vfprintf+0x3e4>
    7772:	35 01       	movw	r6, r10
    7774:	b7 fe       	sbrs	r11, 7
    7776:	02 c0       	rjmp	.+4      	; 0x777c <vfprintf+0x362>
    7778:	66 24       	eor	r6, r6
    777a:	77 24       	eor	r7, r7
    777c:	25 01       	movw	r4, r10
    777e:	08 94       	sec
    7780:	41 1c       	adc	r4, r1
    7782:	51 1c       	adc	r5, r1
    7784:	46 18       	sub	r4, r6
    7786:	57 08       	sbc	r5, r7
    7788:	42 0c       	add	r4, r2
    778a:	53 1c       	adc	r5, r3
    778c:	f5 01       	movw	r30, r10
    778e:	e9 19       	sub	r30, r9
    7790:	f1 09       	sbc	r31, r1
    7792:	4f 01       	movw	r8, r30
    7794:	81 2f       	mov	r24, r17
    7796:	90 e0       	ldi	r25, 0x00	; 0
    7798:	00 27       	eor	r16, r16
    779a:	11 27       	eor	r17, r17
    779c:	08 1b       	sub	r16, r24
    779e:	19 0b       	sbc	r17, r25
    77a0:	ff ef       	ldi	r31, 0xFF	; 255
    77a2:	6f 16       	cp	r6, r31
    77a4:	ff ef       	ldi	r31, 0xFF	; 255
    77a6:	7f 06       	cpc	r7, r31
    77a8:	29 f4       	brne	.+10     	; 0x77b4 <vfprintf+0x39a>
    77aa:	8e e2       	ldi	r24, 0x2E	; 46
    77ac:	90 e0       	ldi	r25, 0x00	; 0
    77ae:	b6 01       	movw	r22, r12
    77b0:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    77b4:	a6 14       	cp	r10, r6
    77b6:	b7 04       	cpc	r11, r7
    77b8:	34 f0       	brlt	.+12     	; 0x77c6 <vfprintf+0x3ac>
    77ba:	86 14       	cp	r8, r6
    77bc:	97 04       	cpc	r9, r7
    77be:	1c f4       	brge	.+6      	; 0x77c6 <vfprintf+0x3ac>
    77c0:	f2 01       	movw	r30, r4
    77c2:	80 81       	ld	r24, Z
    77c4:	01 c0       	rjmp	.+2      	; 0x77c8 <vfprintf+0x3ae>
    77c6:	80 e3       	ldi	r24, 0x30	; 48
    77c8:	08 94       	sec
    77ca:	61 08       	sbc	r6, r1
    77cc:	71 08       	sbc	r7, r1
    77ce:	08 94       	sec
    77d0:	41 1c       	adc	r4, r1
    77d2:	51 1c       	adc	r5, r1
    77d4:	60 16       	cp	r6, r16
    77d6:	71 06       	cpc	r7, r17
    77d8:	2c f0       	brlt	.+10     	; 0x77e4 <vfprintf+0x3ca>
    77da:	90 e0       	ldi	r25, 0x00	; 0
    77dc:	b6 01       	movw	r22, r12
    77de:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    77e2:	de cf       	rjmp	.-68     	; 0x77a0 <vfprintf+0x386>
    77e4:	6a 14       	cp	r6, r10
    77e6:	7b 04       	cpc	r7, r11
    77e8:	41 f4       	brne	.+16     	; 0x77fa <vfprintf+0x3e0>
    77ea:	9a 81       	ldd	r25, Y+2	; 0x02
    77ec:	96 33       	cpi	r25, 0x36	; 54
    77ee:	20 f4       	brcc	.+8      	; 0x77f8 <vfprintf+0x3de>
    77f0:	95 33       	cpi	r25, 0x35	; 53
    77f2:	19 f4       	brne	.+6      	; 0x77fa <vfprintf+0x3e0>
    77f4:	f8 89       	ldd	r31, Y+16	; 0x10
    77f6:	f4 ff       	sbrs	r31, 4
    77f8:	81 e3       	ldi	r24, 0x31	; 49
    77fa:	90 e0       	ldi	r25, 0x00	; 0
    77fc:	49 c0       	rjmp	.+146    	; 0x7890 <vfprintf+0x476>
    77fe:	8a 81       	ldd	r24, Y+2	; 0x02
    7800:	81 33       	cpi	r24, 0x31	; 49
    7802:	11 f0       	breq	.+4      	; 0x7808 <vfprintf+0x3ee>
    7804:	2f ee       	ldi	r18, 0xEF	; 239
    7806:	62 22       	and	r6, r18
    7808:	90 e0       	ldi	r25, 0x00	; 0
    780a:	b6 01       	movw	r22, r12
    780c:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7810:	11 23       	and	r17, r17
    7812:	89 f0       	breq	.+34     	; 0x7836 <vfprintf+0x41c>
    7814:	8e e2       	ldi	r24, 0x2E	; 46
    7816:	90 e0       	ldi	r25, 0x00	; 0
    7818:	b6 01       	movw	r22, r12
    781a:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    781e:	02 e0       	ldi	r16, 0x02	; 2
    7820:	f1 01       	movw	r30, r2
    7822:	e0 0f       	add	r30, r16
    7824:	f1 1d       	adc	r31, r1
    7826:	0f 5f       	subi	r16, 0xFF	; 255
    7828:	80 81       	ld	r24, Z
    782a:	90 e0       	ldi	r25, 0x00	; 0
    782c:	b6 01       	movw	r22, r12
    782e:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7832:	11 50       	subi	r17, 0x01	; 1
    7834:	a9 f7       	brne	.-22     	; 0x7820 <vfprintf+0x406>
    7836:	44 fe       	sbrs	r4, 4
    7838:	03 c0       	rjmp	.+6      	; 0x7840 <vfprintf+0x426>
    783a:	85 e4       	ldi	r24, 0x45	; 69
    783c:	90 e0       	ldi	r25, 0x00	; 0
    783e:	02 c0       	rjmp	.+4      	; 0x7844 <vfprintf+0x42a>
    7840:	85 e6       	ldi	r24, 0x65	; 101
    7842:	90 e0       	ldi	r25, 0x00	; 0
    7844:	b6 01       	movw	r22, r12
    7846:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    784a:	b7 fc       	sbrc	r11, 7
    784c:	05 c0       	rjmp	.+10     	; 0x7858 <vfprintf+0x43e>
    784e:	a1 14       	cp	r10, r1
    7850:	b1 04       	cpc	r11, r1
    7852:	41 f4       	brne	.+16     	; 0x7864 <vfprintf+0x44a>
    7854:	64 fe       	sbrs	r6, 4
    7856:	06 c0       	rjmp	.+12     	; 0x7864 <vfprintf+0x44a>
    7858:	b0 94       	com	r11
    785a:	a1 94       	neg	r10
    785c:	b1 08       	sbc	r11, r1
    785e:	b3 94       	inc	r11
    7860:	8d e2       	ldi	r24, 0x2D	; 45
    7862:	01 c0       	rjmp	.+2      	; 0x7866 <vfprintf+0x44c>
    7864:	8b e2       	ldi	r24, 0x2B	; 43
    7866:	90 e0       	ldi	r25, 0x00	; 0
    7868:	b6 01       	movw	r22, r12
    786a:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    786e:	80 e3       	ldi	r24, 0x30	; 48
    7870:	05 c0       	rjmp	.+10     	; 0x787c <vfprintf+0x462>
    7872:	8f 5f       	subi	r24, 0xFF	; 255
    7874:	e6 ef       	ldi	r30, 0xF6	; 246
    7876:	ff ef       	ldi	r31, 0xFF	; 255
    7878:	ae 0e       	add	r10, r30
    787a:	bf 1e       	adc	r11, r31
    787c:	fa e0       	ldi	r31, 0x0A	; 10
    787e:	af 16       	cp	r10, r31
    7880:	b1 04       	cpc	r11, r1
    7882:	bc f7       	brge	.-18     	; 0x7872 <vfprintf+0x458>
    7884:	90 e0       	ldi	r25, 0x00	; 0
    7886:	b6 01       	movw	r22, r12
    7888:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    788c:	c5 01       	movw	r24, r10
    788e:	c0 96       	adiw	r24, 0x30	; 48
    7890:	b6 01       	movw	r22, r12
    7892:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7896:	4d c1       	rjmp	.+666    	; 0x7b32 <vfprintf+0x718>
    7898:	83 36       	cpi	r24, 0x63	; 99
    789a:	31 f0       	breq	.+12     	; 0x78a8 <vfprintf+0x48e>
    789c:	83 37       	cpi	r24, 0x73	; 115
    789e:	89 f0       	breq	.+34     	; 0x78c2 <vfprintf+0x4a8>
    78a0:	83 35       	cpi	r24, 0x53	; 83
    78a2:	09 f0       	breq	.+2      	; 0x78a6 <vfprintf+0x48c>
    78a4:	59 c0       	rjmp	.+178    	; 0x7958 <vfprintf+0x53e>
    78a6:	22 c0       	rjmp	.+68     	; 0x78ec <vfprintf+0x4d2>
    78a8:	9a 01       	movw	r18, r20
    78aa:	2e 5f       	subi	r18, 0xFE	; 254
    78ac:	3f 4f       	sbci	r19, 0xFF	; 255
    78ae:	3d 87       	std	Y+13, r19	; 0x0d
    78b0:	2c 87       	std	Y+12, r18	; 0x0c
    78b2:	fa 01       	movw	r30, r20
    78b4:	80 81       	ld	r24, Z
    78b6:	89 83       	std	Y+1, r24	; 0x01
    78b8:	31 01       	movw	r6, r2
    78ba:	81 e0       	ldi	r24, 0x01	; 1
    78bc:	a8 2e       	mov	r10, r24
    78be:	b1 2c       	mov	r11, r1
    78c0:	13 c0       	rjmp	.+38     	; 0x78e8 <vfprintf+0x4ce>
    78c2:	9a 01       	movw	r18, r20
    78c4:	2e 5f       	subi	r18, 0xFE	; 254
    78c6:	3f 4f       	sbci	r19, 0xFF	; 255
    78c8:	3d 87       	std	Y+13, r19	; 0x0d
    78ca:	2c 87       	std	Y+12, r18	; 0x0c
    78cc:	fa 01       	movw	r30, r20
    78ce:	60 80       	ld	r6, Z
    78d0:	71 80       	ldd	r7, Z+1	; 0x01
    78d2:	06 ff       	sbrs	r16, 6
    78d4:	03 c0       	rjmp	.+6      	; 0x78dc <vfprintf+0x4c2>
    78d6:	61 2f       	mov	r22, r17
    78d8:	70 e0       	ldi	r23, 0x00	; 0
    78da:	02 c0       	rjmp	.+4      	; 0x78e0 <vfprintf+0x4c6>
    78dc:	6f ef       	ldi	r22, 0xFF	; 255
    78de:	7f ef       	ldi	r23, 0xFF	; 255
    78e0:	c3 01       	movw	r24, r6
    78e2:	0e 94 a2 42 	call	0x8544	; 0x8544 <strnlen>
    78e6:	5c 01       	movw	r10, r24
    78e8:	0f 77       	andi	r16, 0x7F	; 127
    78ea:	14 c0       	rjmp	.+40     	; 0x7914 <vfprintf+0x4fa>
    78ec:	9a 01       	movw	r18, r20
    78ee:	2e 5f       	subi	r18, 0xFE	; 254
    78f0:	3f 4f       	sbci	r19, 0xFF	; 255
    78f2:	3d 87       	std	Y+13, r19	; 0x0d
    78f4:	2c 87       	std	Y+12, r18	; 0x0c
    78f6:	fa 01       	movw	r30, r20
    78f8:	60 80       	ld	r6, Z
    78fa:	71 80       	ldd	r7, Z+1	; 0x01
    78fc:	06 ff       	sbrs	r16, 6
    78fe:	03 c0       	rjmp	.+6      	; 0x7906 <vfprintf+0x4ec>
    7900:	61 2f       	mov	r22, r17
    7902:	70 e0       	ldi	r23, 0x00	; 0
    7904:	02 c0       	rjmp	.+4      	; 0x790a <vfprintf+0x4f0>
    7906:	6f ef       	ldi	r22, 0xFF	; 255
    7908:	7f ef       	ldi	r23, 0xFF	; 255
    790a:	c3 01       	movw	r24, r6
    790c:	0e 94 97 42 	call	0x852e	; 0x852e <strnlen_P>
    7910:	5c 01       	movw	r10, r24
    7912:	00 68       	ori	r16, 0x80	; 128
    7914:	03 fd       	sbrc	r16, 3
    7916:	1c c0       	rjmp	.+56     	; 0x7950 <vfprintf+0x536>
    7918:	06 c0       	rjmp	.+12     	; 0x7926 <vfprintf+0x50c>
    791a:	80 e2       	ldi	r24, 0x20	; 32
    791c:	90 e0       	ldi	r25, 0x00	; 0
    791e:	b6 01       	movw	r22, r12
    7920:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7924:	fa 94       	dec	r15
    7926:	8f 2d       	mov	r24, r15
    7928:	90 e0       	ldi	r25, 0x00	; 0
    792a:	a8 16       	cp	r10, r24
    792c:	b9 06       	cpc	r11, r25
    792e:	a8 f3       	brcs	.-22     	; 0x791a <vfprintf+0x500>
    7930:	0f c0       	rjmp	.+30     	; 0x7950 <vfprintf+0x536>
    7932:	f3 01       	movw	r30, r6
    7934:	07 fd       	sbrc	r16, 7
    7936:	85 91       	lpm	r24, Z+
    7938:	07 ff       	sbrs	r16, 7
    793a:	81 91       	ld	r24, Z+
    793c:	3f 01       	movw	r6, r30
    793e:	90 e0       	ldi	r25, 0x00	; 0
    7940:	b6 01       	movw	r22, r12
    7942:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7946:	f1 10       	cpse	r15, r1
    7948:	fa 94       	dec	r15
    794a:	08 94       	sec
    794c:	a1 08       	sbc	r10, r1
    794e:	b1 08       	sbc	r11, r1
    7950:	a1 14       	cp	r10, r1
    7952:	b1 04       	cpc	r11, r1
    7954:	71 f7       	brne	.-36     	; 0x7932 <vfprintf+0x518>
    7956:	ed c0       	rjmp	.+474    	; 0x7b32 <vfprintf+0x718>
    7958:	84 36       	cpi	r24, 0x64	; 100
    795a:	11 f0       	breq	.+4      	; 0x7960 <vfprintf+0x546>
    795c:	89 36       	cpi	r24, 0x69	; 105
    795e:	61 f5       	brne	.+88     	; 0x79b8 <vfprintf+0x59e>
    7960:	07 ff       	sbrs	r16, 7
    7962:	0b c0       	rjmp	.+22     	; 0x797a <vfprintf+0x560>
    7964:	9a 01       	movw	r18, r20
    7966:	2c 5f       	subi	r18, 0xFC	; 252
    7968:	3f 4f       	sbci	r19, 0xFF	; 255
    796a:	3d 87       	std	Y+13, r19	; 0x0d
    796c:	2c 87       	std	Y+12, r18	; 0x0c
    796e:	fa 01       	movw	r30, r20
    7970:	60 81       	ld	r22, Z
    7972:	71 81       	ldd	r23, Z+1	; 0x01
    7974:	82 81       	ldd	r24, Z+2	; 0x02
    7976:	93 81       	ldd	r25, Z+3	; 0x03
    7978:	0c c0       	rjmp	.+24     	; 0x7992 <vfprintf+0x578>
    797a:	9a 01       	movw	r18, r20
    797c:	2e 5f       	subi	r18, 0xFE	; 254
    797e:	3f 4f       	sbci	r19, 0xFF	; 255
    7980:	3d 87       	std	Y+13, r19	; 0x0d
    7982:	2c 87       	std	Y+12, r18	; 0x0c
    7984:	fa 01       	movw	r30, r20
    7986:	60 81       	ld	r22, Z
    7988:	71 81       	ldd	r23, Z+1	; 0x01
    798a:	88 27       	eor	r24, r24
    798c:	77 fd       	sbrc	r23, 7
    798e:	80 95       	com	r24
    7990:	98 2f       	mov	r25, r24
    7992:	0f 76       	andi	r16, 0x6F	; 111
    7994:	97 ff       	sbrs	r25, 7
    7996:	08 c0       	rjmp	.+16     	; 0x79a8 <vfprintf+0x58e>
    7998:	90 95       	com	r25
    799a:	80 95       	com	r24
    799c:	70 95       	com	r23
    799e:	61 95       	neg	r22
    79a0:	7f 4f       	sbci	r23, 0xFF	; 255
    79a2:	8f 4f       	sbci	r24, 0xFF	; 255
    79a4:	9f 4f       	sbci	r25, 0xFF	; 255
    79a6:	00 68       	ori	r16, 0x80	; 128
    79a8:	a1 01       	movw	r20, r2
    79aa:	2a e0       	ldi	r18, 0x0A	; 10
    79ac:	30 e0       	ldi	r19, 0x00	; 0
    79ae:	0e 94 df 43 	call	0x87be	; 0x87be <__ultoa_invert>
    79b2:	98 2e       	mov	r9, r24
    79b4:	92 18       	sub	r9, r2
    79b6:	41 c0       	rjmp	.+130    	; 0x7a3a <vfprintf+0x620>
    79b8:	85 37       	cpi	r24, 0x75	; 117
    79ba:	21 f4       	brne	.+8      	; 0x79c4 <vfprintf+0x5aa>
    79bc:	0f 7e       	andi	r16, 0xEF	; 239
    79be:	2a e0       	ldi	r18, 0x0A	; 10
    79c0:	30 e0       	ldi	r19, 0x00	; 0
    79c2:	20 c0       	rjmp	.+64     	; 0x7a04 <vfprintf+0x5ea>
    79c4:	09 7f       	andi	r16, 0xF9	; 249
    79c6:	8f 36       	cpi	r24, 0x6F	; 111
    79c8:	a9 f0       	breq	.+42     	; 0x79f4 <vfprintf+0x5da>
    79ca:	80 37       	cpi	r24, 0x70	; 112
    79cc:	20 f4       	brcc	.+8      	; 0x79d6 <vfprintf+0x5bc>
    79ce:	88 35       	cpi	r24, 0x58	; 88
    79d0:	09 f0       	breq	.+2      	; 0x79d4 <vfprintf+0x5ba>
    79d2:	b2 c0       	rjmp	.+356    	; 0x7b38 <vfprintf+0x71e>
    79d4:	0b c0       	rjmp	.+22     	; 0x79ec <vfprintf+0x5d2>
    79d6:	80 37       	cpi	r24, 0x70	; 112
    79d8:	21 f0       	breq	.+8      	; 0x79e2 <vfprintf+0x5c8>
    79da:	88 37       	cpi	r24, 0x78	; 120
    79dc:	09 f0       	breq	.+2      	; 0x79e0 <vfprintf+0x5c6>
    79de:	ac c0       	rjmp	.+344    	; 0x7b38 <vfprintf+0x71e>
    79e0:	01 c0       	rjmp	.+2      	; 0x79e4 <vfprintf+0x5ca>
    79e2:	00 61       	ori	r16, 0x10	; 16
    79e4:	04 ff       	sbrs	r16, 4
    79e6:	09 c0       	rjmp	.+18     	; 0x79fa <vfprintf+0x5e0>
    79e8:	04 60       	ori	r16, 0x04	; 4
    79ea:	07 c0       	rjmp	.+14     	; 0x79fa <vfprintf+0x5e0>
    79ec:	04 ff       	sbrs	r16, 4
    79ee:	08 c0       	rjmp	.+16     	; 0x7a00 <vfprintf+0x5e6>
    79f0:	06 60       	ori	r16, 0x06	; 6
    79f2:	06 c0       	rjmp	.+12     	; 0x7a00 <vfprintf+0x5e6>
    79f4:	28 e0       	ldi	r18, 0x08	; 8
    79f6:	30 e0       	ldi	r19, 0x00	; 0
    79f8:	05 c0       	rjmp	.+10     	; 0x7a04 <vfprintf+0x5ea>
    79fa:	20 e1       	ldi	r18, 0x10	; 16
    79fc:	30 e0       	ldi	r19, 0x00	; 0
    79fe:	02 c0       	rjmp	.+4      	; 0x7a04 <vfprintf+0x5ea>
    7a00:	20 e1       	ldi	r18, 0x10	; 16
    7a02:	32 e0       	ldi	r19, 0x02	; 2
    7a04:	07 ff       	sbrs	r16, 7
    7a06:	0a c0       	rjmp	.+20     	; 0x7a1c <vfprintf+0x602>
    7a08:	ca 01       	movw	r24, r20
    7a0a:	04 96       	adiw	r24, 0x04	; 4
    7a0c:	9d 87       	std	Y+13, r25	; 0x0d
    7a0e:	8c 87       	std	Y+12, r24	; 0x0c
    7a10:	fa 01       	movw	r30, r20
    7a12:	60 81       	ld	r22, Z
    7a14:	71 81       	ldd	r23, Z+1	; 0x01
    7a16:	82 81       	ldd	r24, Z+2	; 0x02
    7a18:	93 81       	ldd	r25, Z+3	; 0x03
    7a1a:	09 c0       	rjmp	.+18     	; 0x7a2e <vfprintf+0x614>
    7a1c:	ca 01       	movw	r24, r20
    7a1e:	02 96       	adiw	r24, 0x02	; 2
    7a20:	9d 87       	std	Y+13, r25	; 0x0d
    7a22:	8c 87       	std	Y+12, r24	; 0x0c
    7a24:	fa 01       	movw	r30, r20
    7a26:	60 81       	ld	r22, Z
    7a28:	71 81       	ldd	r23, Z+1	; 0x01
    7a2a:	80 e0       	ldi	r24, 0x00	; 0
    7a2c:	90 e0       	ldi	r25, 0x00	; 0
    7a2e:	a1 01       	movw	r20, r2
    7a30:	0e 94 df 43 	call	0x87be	; 0x87be <__ultoa_invert>
    7a34:	98 2e       	mov	r9, r24
    7a36:	92 18       	sub	r9, r2
    7a38:	0f 77       	andi	r16, 0x7F	; 127
    7a3a:	06 ff       	sbrs	r16, 6
    7a3c:	09 c0       	rjmp	.+18     	; 0x7a50 <vfprintf+0x636>
    7a3e:	0e 7f       	andi	r16, 0xFE	; 254
    7a40:	91 16       	cp	r9, r17
    7a42:	30 f4       	brcc	.+12     	; 0x7a50 <vfprintf+0x636>
    7a44:	04 ff       	sbrs	r16, 4
    7a46:	06 c0       	rjmp	.+12     	; 0x7a54 <vfprintf+0x63a>
    7a48:	02 fd       	sbrc	r16, 2
    7a4a:	04 c0       	rjmp	.+8      	; 0x7a54 <vfprintf+0x63a>
    7a4c:	0f 7e       	andi	r16, 0xEF	; 239
    7a4e:	02 c0       	rjmp	.+4      	; 0x7a54 <vfprintf+0x63a>
    7a50:	e9 2c       	mov	r14, r9
    7a52:	01 c0       	rjmp	.+2      	; 0x7a56 <vfprintf+0x63c>
    7a54:	e1 2e       	mov	r14, r17
    7a56:	80 2f       	mov	r24, r16
    7a58:	90 e0       	ldi	r25, 0x00	; 0
    7a5a:	04 ff       	sbrs	r16, 4
    7a5c:	0c c0       	rjmp	.+24     	; 0x7a76 <vfprintf+0x65c>
    7a5e:	fe 01       	movw	r30, r28
    7a60:	e9 0d       	add	r30, r9
    7a62:	f1 1d       	adc	r31, r1
    7a64:	20 81       	ld	r18, Z
    7a66:	20 33       	cpi	r18, 0x30	; 48
    7a68:	11 f4       	brne	.+4      	; 0x7a6e <vfprintf+0x654>
    7a6a:	09 7e       	andi	r16, 0xE9	; 233
    7a6c:	09 c0       	rjmp	.+18     	; 0x7a80 <vfprintf+0x666>
    7a6e:	e3 94       	inc	r14
    7a70:	02 ff       	sbrs	r16, 2
    7a72:	06 c0       	rjmp	.+12     	; 0x7a80 <vfprintf+0x666>
    7a74:	04 c0       	rjmp	.+8      	; 0x7a7e <vfprintf+0x664>
    7a76:	86 78       	andi	r24, 0x86	; 134
    7a78:	90 70       	andi	r25, 0x00	; 0
    7a7a:	00 97       	sbiw	r24, 0x00	; 0
    7a7c:	09 f0       	breq	.+2      	; 0x7a80 <vfprintf+0x666>
    7a7e:	e3 94       	inc	r14
    7a80:	a0 2e       	mov	r10, r16
    7a82:	bb 24       	eor	r11, r11
    7a84:	03 fd       	sbrc	r16, 3
    7a86:	14 c0       	rjmp	.+40     	; 0x7ab0 <vfprintf+0x696>
    7a88:	00 ff       	sbrs	r16, 0
    7a8a:	0f c0       	rjmp	.+30     	; 0x7aaa <vfprintf+0x690>
    7a8c:	ef 14       	cp	r14, r15
    7a8e:	28 f4       	brcc	.+10     	; 0x7a9a <vfprintf+0x680>
    7a90:	19 2d       	mov	r17, r9
    7a92:	1f 0d       	add	r17, r15
    7a94:	1e 19       	sub	r17, r14
    7a96:	ef 2c       	mov	r14, r15
    7a98:	08 c0       	rjmp	.+16     	; 0x7aaa <vfprintf+0x690>
    7a9a:	19 2d       	mov	r17, r9
    7a9c:	06 c0       	rjmp	.+12     	; 0x7aaa <vfprintf+0x690>
    7a9e:	80 e2       	ldi	r24, 0x20	; 32
    7aa0:	90 e0       	ldi	r25, 0x00	; 0
    7aa2:	b6 01       	movw	r22, r12
    7aa4:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7aa8:	e3 94       	inc	r14
    7aaa:	ef 14       	cp	r14, r15
    7aac:	c0 f3       	brcs	.-16     	; 0x7a9e <vfprintf+0x684>
    7aae:	04 c0       	rjmp	.+8      	; 0x7ab8 <vfprintf+0x69e>
    7ab0:	ef 14       	cp	r14, r15
    7ab2:	10 f4       	brcc	.+4      	; 0x7ab8 <vfprintf+0x69e>
    7ab4:	fe 18       	sub	r15, r14
    7ab6:	01 c0       	rjmp	.+2      	; 0x7aba <vfprintf+0x6a0>
    7ab8:	ff 24       	eor	r15, r15
    7aba:	a4 fe       	sbrs	r10, 4
    7abc:	0f c0       	rjmp	.+30     	; 0x7adc <vfprintf+0x6c2>
    7abe:	80 e3       	ldi	r24, 0x30	; 48
    7ac0:	90 e0       	ldi	r25, 0x00	; 0
    7ac2:	b6 01       	movw	r22, r12
    7ac4:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7ac8:	a2 fe       	sbrs	r10, 2
    7aca:	1f c0       	rjmp	.+62     	; 0x7b0a <vfprintf+0x6f0>
    7acc:	a1 fe       	sbrs	r10, 1
    7ace:	03 c0       	rjmp	.+6      	; 0x7ad6 <vfprintf+0x6bc>
    7ad0:	88 e5       	ldi	r24, 0x58	; 88
    7ad2:	90 e0       	ldi	r25, 0x00	; 0
    7ad4:	10 c0       	rjmp	.+32     	; 0x7af6 <vfprintf+0x6dc>
    7ad6:	88 e7       	ldi	r24, 0x78	; 120
    7ad8:	90 e0       	ldi	r25, 0x00	; 0
    7ada:	0d c0       	rjmp	.+26     	; 0x7af6 <vfprintf+0x6dc>
    7adc:	c5 01       	movw	r24, r10
    7ade:	86 78       	andi	r24, 0x86	; 134
    7ae0:	90 70       	andi	r25, 0x00	; 0
    7ae2:	00 97       	sbiw	r24, 0x00	; 0
    7ae4:	91 f0       	breq	.+36     	; 0x7b0a <vfprintf+0x6f0>
    7ae6:	a1 fc       	sbrc	r10, 1
    7ae8:	02 c0       	rjmp	.+4      	; 0x7aee <vfprintf+0x6d4>
    7aea:	80 e2       	ldi	r24, 0x20	; 32
    7aec:	01 c0       	rjmp	.+2      	; 0x7af0 <vfprintf+0x6d6>
    7aee:	8b e2       	ldi	r24, 0x2B	; 43
    7af0:	07 fd       	sbrc	r16, 7
    7af2:	8d e2       	ldi	r24, 0x2D	; 45
    7af4:	90 e0       	ldi	r25, 0x00	; 0
    7af6:	b6 01       	movw	r22, r12
    7af8:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7afc:	06 c0       	rjmp	.+12     	; 0x7b0a <vfprintf+0x6f0>
    7afe:	80 e3       	ldi	r24, 0x30	; 48
    7b00:	90 e0       	ldi	r25, 0x00	; 0
    7b02:	b6 01       	movw	r22, r12
    7b04:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7b08:	11 50       	subi	r17, 0x01	; 1
    7b0a:	91 16       	cp	r9, r17
    7b0c:	c0 f3       	brcs	.-16     	; 0x7afe <vfprintf+0x6e4>
    7b0e:	9a 94       	dec	r9
    7b10:	f1 01       	movw	r30, r2
    7b12:	e9 0d       	add	r30, r9
    7b14:	f1 1d       	adc	r31, r1
    7b16:	80 81       	ld	r24, Z
    7b18:	90 e0       	ldi	r25, 0x00	; 0
    7b1a:	b6 01       	movw	r22, r12
    7b1c:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7b20:	99 20       	and	r9, r9
    7b22:	a9 f7       	brne	.-22     	; 0x7b0e <vfprintf+0x6f4>
    7b24:	06 c0       	rjmp	.+12     	; 0x7b32 <vfprintf+0x718>
    7b26:	80 e2       	ldi	r24, 0x20	; 32
    7b28:	90 e0       	ldi	r25, 0x00	; 0
    7b2a:	b6 01       	movw	r22, r12
    7b2c:	0e 94 3a 43 	call	0x8674	; 0x8674 <fputc>
    7b30:	fa 94       	dec	r15
    7b32:	ff 20       	and	r15, r15
    7b34:	c1 f7       	brne	.-16     	; 0x7b26 <vfprintf+0x70c>
    7b36:	95 cc       	rjmp	.-1750   	; 0x7462 <vfprintf+0x48>
    7b38:	f6 01       	movw	r30, r12
    7b3a:	26 81       	ldd	r18, Z+6	; 0x06
    7b3c:	37 81       	ldd	r19, Z+7	; 0x07
    7b3e:	02 c0       	rjmp	.+4      	; 0x7b44 <vfprintf+0x72a>
    7b40:	2f ef       	ldi	r18, 0xFF	; 255
    7b42:	3f ef       	ldi	r19, 0xFF	; 255
    7b44:	c9 01       	movw	r24, r18
    7b46:	63 96       	adiw	r28, 0x13	; 19
    7b48:	0f b6       	in	r0, 0x3f	; 63
    7b4a:	f8 94       	cli
    7b4c:	de bf       	out	0x3e, r29	; 62
    7b4e:	0f be       	out	0x3f, r0	; 63
    7b50:	cd bf       	out	0x3d, r28	; 61
    7b52:	cf 91       	pop	r28
    7b54:	df 91       	pop	r29
    7b56:	1f 91       	pop	r17
    7b58:	0f 91       	pop	r16
    7b5a:	ff 90       	pop	r15
    7b5c:	ef 90       	pop	r14
    7b5e:	df 90       	pop	r13
    7b60:	cf 90       	pop	r12
    7b62:	bf 90       	pop	r11
    7b64:	af 90       	pop	r10
    7b66:	9f 90       	pop	r9
    7b68:	8f 90       	pop	r8
    7b6a:	7f 90       	pop	r7
    7b6c:	6f 90       	pop	r6
    7b6e:	5f 90       	pop	r5
    7b70:	4f 90       	pop	r4
    7b72:	3f 90       	pop	r3
    7b74:	2f 90       	pop	r2
    7b76:	08 95       	ret

00007b78 <__subsf3>:
    7b78:	50 58       	subi	r21, 0x80	; 128

00007b7a <__addsf3>:
    7b7a:	bb 27       	eor	r27, r27
    7b7c:	aa 27       	eor	r26, r26
    7b7e:	0e d0       	rcall	.+28     	; 0x7b9c <__addsf3x>
    7b80:	48 c1       	rjmp	.+656    	; 0x7e12 <__fp_round>
    7b82:	39 d1       	rcall	.+626    	; 0x7df6 <__fp_pscA>
    7b84:	30 f0       	brcs	.+12     	; 0x7b92 <__addsf3+0x18>
    7b86:	3e d1       	rcall	.+636    	; 0x7e04 <__fp_pscB>
    7b88:	20 f0       	brcs	.+8      	; 0x7b92 <__addsf3+0x18>
    7b8a:	31 f4       	brne	.+12     	; 0x7b98 <__addsf3+0x1e>
    7b8c:	9f 3f       	cpi	r25, 0xFF	; 255
    7b8e:	11 f4       	brne	.+4      	; 0x7b94 <__addsf3+0x1a>
    7b90:	1e f4       	brtc	.+6      	; 0x7b98 <__addsf3+0x1e>
    7b92:	2e c1       	rjmp	.+604    	; 0x7df0 <__fp_nan>
    7b94:	0e f4       	brtc	.+2      	; 0x7b98 <__addsf3+0x1e>
    7b96:	e0 95       	com	r30
    7b98:	e7 fb       	bst	r30, 7
    7b9a:	24 c1       	rjmp	.+584    	; 0x7de4 <__fp_inf>

00007b9c <__addsf3x>:
    7b9c:	e9 2f       	mov	r30, r25
    7b9e:	4a d1       	rcall	.+660    	; 0x7e34 <__fp_split3>
    7ba0:	80 f3       	brcs	.-32     	; 0x7b82 <__addsf3+0x8>
    7ba2:	ba 17       	cp	r27, r26
    7ba4:	62 07       	cpc	r22, r18
    7ba6:	73 07       	cpc	r23, r19
    7ba8:	84 07       	cpc	r24, r20
    7baa:	95 07       	cpc	r25, r21
    7bac:	18 f0       	brcs	.+6      	; 0x7bb4 <__addsf3x+0x18>
    7bae:	71 f4       	brne	.+28     	; 0x7bcc <__addsf3x+0x30>
    7bb0:	9e f5       	brtc	.+102    	; 0x7c18 <__addsf3x+0x7c>
    7bb2:	62 c1       	rjmp	.+708    	; 0x7e78 <__fp_zero>
    7bb4:	0e f4       	brtc	.+2      	; 0x7bb8 <__addsf3x+0x1c>
    7bb6:	e0 95       	com	r30
    7bb8:	0b 2e       	mov	r0, r27
    7bba:	ba 2f       	mov	r27, r26
    7bbc:	a0 2d       	mov	r26, r0
    7bbe:	0b 01       	movw	r0, r22
    7bc0:	b9 01       	movw	r22, r18
    7bc2:	90 01       	movw	r18, r0
    7bc4:	0c 01       	movw	r0, r24
    7bc6:	ca 01       	movw	r24, r20
    7bc8:	a0 01       	movw	r20, r0
    7bca:	11 24       	eor	r1, r1
    7bcc:	ff 27       	eor	r31, r31
    7bce:	59 1b       	sub	r21, r25
    7bd0:	99 f0       	breq	.+38     	; 0x7bf8 <__addsf3x+0x5c>
    7bd2:	59 3f       	cpi	r21, 0xF9	; 249
    7bd4:	50 f4       	brcc	.+20     	; 0x7bea <__addsf3x+0x4e>
    7bd6:	50 3e       	cpi	r21, 0xE0	; 224
    7bd8:	68 f1       	brcs	.+90     	; 0x7c34 <__addsf3x+0x98>
    7bda:	1a 16       	cp	r1, r26
    7bdc:	f0 40       	sbci	r31, 0x00	; 0
    7bde:	a2 2f       	mov	r26, r18
    7be0:	23 2f       	mov	r18, r19
    7be2:	34 2f       	mov	r19, r20
    7be4:	44 27       	eor	r20, r20
    7be6:	58 5f       	subi	r21, 0xF8	; 248
    7be8:	f3 cf       	rjmp	.-26     	; 0x7bd0 <__addsf3x+0x34>
    7bea:	46 95       	lsr	r20
    7bec:	37 95       	ror	r19
    7bee:	27 95       	ror	r18
    7bf0:	a7 95       	ror	r26
    7bf2:	f0 40       	sbci	r31, 0x00	; 0
    7bf4:	53 95       	inc	r21
    7bf6:	c9 f7       	brne	.-14     	; 0x7bea <__addsf3x+0x4e>
    7bf8:	7e f4       	brtc	.+30     	; 0x7c18 <__addsf3x+0x7c>
    7bfa:	1f 16       	cp	r1, r31
    7bfc:	ba 0b       	sbc	r27, r26
    7bfe:	62 0b       	sbc	r22, r18
    7c00:	73 0b       	sbc	r23, r19
    7c02:	84 0b       	sbc	r24, r20
    7c04:	ba f0       	brmi	.+46     	; 0x7c34 <__addsf3x+0x98>
    7c06:	91 50       	subi	r25, 0x01	; 1
    7c08:	a1 f0       	breq	.+40     	; 0x7c32 <__addsf3x+0x96>
    7c0a:	ff 0f       	add	r31, r31
    7c0c:	bb 1f       	adc	r27, r27
    7c0e:	66 1f       	adc	r22, r22
    7c10:	77 1f       	adc	r23, r23
    7c12:	88 1f       	adc	r24, r24
    7c14:	c2 f7       	brpl	.-16     	; 0x7c06 <__addsf3x+0x6a>
    7c16:	0e c0       	rjmp	.+28     	; 0x7c34 <__addsf3x+0x98>
    7c18:	ba 0f       	add	r27, r26
    7c1a:	62 1f       	adc	r22, r18
    7c1c:	73 1f       	adc	r23, r19
    7c1e:	84 1f       	adc	r24, r20
    7c20:	48 f4       	brcc	.+18     	; 0x7c34 <__addsf3x+0x98>
    7c22:	87 95       	ror	r24
    7c24:	77 95       	ror	r23
    7c26:	67 95       	ror	r22
    7c28:	b7 95       	ror	r27
    7c2a:	f7 95       	ror	r31
    7c2c:	9e 3f       	cpi	r25, 0xFE	; 254
    7c2e:	08 f0       	brcs	.+2      	; 0x7c32 <__addsf3x+0x96>
    7c30:	b3 cf       	rjmp	.-154    	; 0x7b98 <__addsf3+0x1e>
    7c32:	93 95       	inc	r25
    7c34:	88 0f       	add	r24, r24
    7c36:	08 f0       	brcs	.+2      	; 0x7c3a <__addsf3x+0x9e>
    7c38:	99 27       	eor	r25, r25
    7c3a:	ee 0f       	add	r30, r30
    7c3c:	97 95       	ror	r25
    7c3e:	87 95       	ror	r24
    7c40:	08 95       	ret

00007c42 <__divsf3>:
    7c42:	0c d0       	rcall	.+24     	; 0x7c5c <__divsf3x>
    7c44:	e6 c0       	rjmp	.+460    	; 0x7e12 <__fp_round>
    7c46:	de d0       	rcall	.+444    	; 0x7e04 <__fp_pscB>
    7c48:	40 f0       	brcs	.+16     	; 0x7c5a <__divsf3+0x18>
    7c4a:	d5 d0       	rcall	.+426    	; 0x7df6 <__fp_pscA>
    7c4c:	30 f0       	brcs	.+12     	; 0x7c5a <__divsf3+0x18>
    7c4e:	21 f4       	brne	.+8      	; 0x7c58 <__divsf3+0x16>
    7c50:	5f 3f       	cpi	r21, 0xFF	; 255
    7c52:	19 f0       	breq	.+6      	; 0x7c5a <__divsf3+0x18>
    7c54:	c7 c0       	rjmp	.+398    	; 0x7de4 <__fp_inf>
    7c56:	51 11       	cpse	r21, r1
    7c58:	10 c1       	rjmp	.+544    	; 0x7e7a <__fp_szero>
    7c5a:	ca c0       	rjmp	.+404    	; 0x7df0 <__fp_nan>

00007c5c <__divsf3x>:
    7c5c:	eb d0       	rcall	.+470    	; 0x7e34 <__fp_split3>
    7c5e:	98 f3       	brcs	.-26     	; 0x7c46 <__divsf3+0x4>

00007c60 <__divsf3_pse>:
    7c60:	99 23       	and	r25, r25
    7c62:	c9 f3       	breq	.-14     	; 0x7c56 <__divsf3+0x14>
    7c64:	55 23       	and	r21, r21
    7c66:	b1 f3       	breq	.-20     	; 0x7c54 <__divsf3+0x12>
    7c68:	95 1b       	sub	r25, r21
    7c6a:	55 0b       	sbc	r21, r21
    7c6c:	bb 27       	eor	r27, r27
    7c6e:	aa 27       	eor	r26, r26
    7c70:	62 17       	cp	r22, r18
    7c72:	73 07       	cpc	r23, r19
    7c74:	84 07       	cpc	r24, r20
    7c76:	38 f0       	brcs	.+14     	; 0x7c86 <__divsf3_pse+0x26>
    7c78:	9f 5f       	subi	r25, 0xFF	; 255
    7c7a:	5f 4f       	sbci	r21, 0xFF	; 255
    7c7c:	22 0f       	add	r18, r18
    7c7e:	33 1f       	adc	r19, r19
    7c80:	44 1f       	adc	r20, r20
    7c82:	aa 1f       	adc	r26, r26
    7c84:	a9 f3       	breq	.-22     	; 0x7c70 <__divsf3_pse+0x10>
    7c86:	33 d0       	rcall	.+102    	; 0x7cee <__divsf3_pse+0x8e>
    7c88:	0e 2e       	mov	r0, r30
    7c8a:	3a f0       	brmi	.+14     	; 0x7c9a <__divsf3_pse+0x3a>
    7c8c:	e0 e8       	ldi	r30, 0x80	; 128
    7c8e:	30 d0       	rcall	.+96     	; 0x7cf0 <__divsf3_pse+0x90>
    7c90:	91 50       	subi	r25, 0x01	; 1
    7c92:	50 40       	sbci	r21, 0x00	; 0
    7c94:	e6 95       	lsr	r30
    7c96:	00 1c       	adc	r0, r0
    7c98:	ca f7       	brpl	.-14     	; 0x7c8c <__divsf3_pse+0x2c>
    7c9a:	29 d0       	rcall	.+82     	; 0x7cee <__divsf3_pse+0x8e>
    7c9c:	fe 2f       	mov	r31, r30
    7c9e:	27 d0       	rcall	.+78     	; 0x7cee <__divsf3_pse+0x8e>
    7ca0:	66 0f       	add	r22, r22
    7ca2:	77 1f       	adc	r23, r23
    7ca4:	88 1f       	adc	r24, r24
    7ca6:	bb 1f       	adc	r27, r27
    7ca8:	26 17       	cp	r18, r22
    7caa:	37 07       	cpc	r19, r23
    7cac:	48 07       	cpc	r20, r24
    7cae:	ab 07       	cpc	r26, r27
    7cb0:	b0 e8       	ldi	r27, 0x80	; 128
    7cb2:	09 f0       	breq	.+2      	; 0x7cb6 <__divsf3_pse+0x56>
    7cb4:	bb 0b       	sbc	r27, r27
    7cb6:	80 2d       	mov	r24, r0
    7cb8:	bf 01       	movw	r22, r30
    7cba:	ff 27       	eor	r31, r31
    7cbc:	93 58       	subi	r25, 0x83	; 131
    7cbe:	5f 4f       	sbci	r21, 0xFF	; 255
    7cc0:	2a f0       	brmi	.+10     	; 0x7ccc <__divsf3_pse+0x6c>
    7cc2:	9e 3f       	cpi	r25, 0xFE	; 254
    7cc4:	51 05       	cpc	r21, r1
    7cc6:	68 f0       	brcs	.+26     	; 0x7ce2 <__divsf3_pse+0x82>
    7cc8:	8d c0       	rjmp	.+282    	; 0x7de4 <__fp_inf>
    7cca:	d7 c0       	rjmp	.+430    	; 0x7e7a <__fp_szero>
    7ccc:	5f 3f       	cpi	r21, 0xFF	; 255
    7cce:	ec f3       	brlt	.-6      	; 0x7cca <__divsf3_pse+0x6a>
    7cd0:	98 3e       	cpi	r25, 0xE8	; 232
    7cd2:	dc f3       	brlt	.-10     	; 0x7cca <__divsf3_pse+0x6a>
    7cd4:	86 95       	lsr	r24
    7cd6:	77 95       	ror	r23
    7cd8:	67 95       	ror	r22
    7cda:	b7 95       	ror	r27
    7cdc:	f7 95       	ror	r31
    7cde:	9f 5f       	subi	r25, 0xFF	; 255
    7ce0:	c9 f7       	brne	.-14     	; 0x7cd4 <__divsf3_pse+0x74>
    7ce2:	88 0f       	add	r24, r24
    7ce4:	91 1d       	adc	r25, r1
    7ce6:	96 95       	lsr	r25
    7ce8:	87 95       	ror	r24
    7cea:	97 f9       	bld	r25, 7
    7cec:	08 95       	ret
    7cee:	e1 e0       	ldi	r30, 0x01	; 1
    7cf0:	66 0f       	add	r22, r22
    7cf2:	77 1f       	adc	r23, r23
    7cf4:	88 1f       	adc	r24, r24
    7cf6:	bb 1f       	adc	r27, r27
    7cf8:	62 17       	cp	r22, r18
    7cfa:	73 07       	cpc	r23, r19
    7cfc:	84 07       	cpc	r24, r20
    7cfe:	ba 07       	cpc	r27, r26
    7d00:	20 f0       	brcs	.+8      	; 0x7d0a <__divsf3_pse+0xaa>
    7d02:	62 1b       	sub	r22, r18
    7d04:	73 0b       	sbc	r23, r19
    7d06:	84 0b       	sbc	r24, r20
    7d08:	ba 0b       	sbc	r27, r26
    7d0a:	ee 1f       	adc	r30, r30
    7d0c:	88 f7       	brcc	.-30     	; 0x7cf0 <__divsf3_pse+0x90>
    7d0e:	e0 95       	com	r30
    7d10:	08 95       	ret

00007d12 <__fixunssfsi>:
    7d12:	98 d0       	rcall	.+304    	; 0x7e44 <__fp_splitA>
    7d14:	88 f0       	brcs	.+34     	; 0x7d38 <__fixunssfsi+0x26>
    7d16:	9f 57       	subi	r25, 0x7F	; 127
    7d18:	90 f0       	brcs	.+36     	; 0x7d3e <__fixunssfsi+0x2c>
    7d1a:	b9 2f       	mov	r27, r25
    7d1c:	99 27       	eor	r25, r25
    7d1e:	b7 51       	subi	r27, 0x17	; 23
    7d20:	a0 f0       	brcs	.+40     	; 0x7d4a <__fixunssfsi+0x38>
    7d22:	d1 f0       	breq	.+52     	; 0x7d58 <__fixunssfsi+0x46>
    7d24:	66 0f       	add	r22, r22
    7d26:	77 1f       	adc	r23, r23
    7d28:	88 1f       	adc	r24, r24
    7d2a:	99 1f       	adc	r25, r25
    7d2c:	1a f0       	brmi	.+6      	; 0x7d34 <__fixunssfsi+0x22>
    7d2e:	ba 95       	dec	r27
    7d30:	c9 f7       	brne	.-14     	; 0x7d24 <__fixunssfsi+0x12>
    7d32:	12 c0       	rjmp	.+36     	; 0x7d58 <__fixunssfsi+0x46>
    7d34:	b1 30       	cpi	r27, 0x01	; 1
    7d36:	81 f0       	breq	.+32     	; 0x7d58 <__fixunssfsi+0x46>
    7d38:	9f d0       	rcall	.+318    	; 0x7e78 <__fp_zero>
    7d3a:	b1 e0       	ldi	r27, 0x01	; 1
    7d3c:	08 95       	ret
    7d3e:	9c c0       	rjmp	.+312    	; 0x7e78 <__fp_zero>
    7d40:	67 2f       	mov	r22, r23
    7d42:	78 2f       	mov	r23, r24
    7d44:	88 27       	eor	r24, r24
    7d46:	b8 5f       	subi	r27, 0xF8	; 248
    7d48:	39 f0       	breq	.+14     	; 0x7d58 <__fixunssfsi+0x46>
    7d4a:	b9 3f       	cpi	r27, 0xF9	; 249
    7d4c:	cc f3       	brlt	.-14     	; 0x7d40 <__fixunssfsi+0x2e>
    7d4e:	86 95       	lsr	r24
    7d50:	77 95       	ror	r23
    7d52:	67 95       	ror	r22
    7d54:	b3 95       	inc	r27
    7d56:	d9 f7       	brne	.-10     	; 0x7d4e <__fixunssfsi+0x3c>
    7d58:	3e f4       	brtc	.+14     	; 0x7d68 <__fixunssfsi+0x56>
    7d5a:	90 95       	com	r25
    7d5c:	80 95       	com	r24
    7d5e:	70 95       	com	r23
    7d60:	61 95       	neg	r22
    7d62:	7f 4f       	sbci	r23, 0xFF	; 255
    7d64:	8f 4f       	sbci	r24, 0xFF	; 255
    7d66:	9f 4f       	sbci	r25, 0xFF	; 255
    7d68:	08 95       	ret

00007d6a <__floatunsisf>:
    7d6a:	e8 94       	clt
    7d6c:	09 c0       	rjmp	.+18     	; 0x7d80 <__floatsisf+0x12>

00007d6e <__floatsisf>:
    7d6e:	97 fb       	bst	r25, 7
    7d70:	3e f4       	brtc	.+14     	; 0x7d80 <__floatsisf+0x12>
    7d72:	90 95       	com	r25
    7d74:	80 95       	com	r24
    7d76:	70 95       	com	r23
    7d78:	61 95       	neg	r22
    7d7a:	7f 4f       	sbci	r23, 0xFF	; 255
    7d7c:	8f 4f       	sbci	r24, 0xFF	; 255
    7d7e:	9f 4f       	sbci	r25, 0xFF	; 255
    7d80:	99 23       	and	r25, r25
    7d82:	a9 f0       	breq	.+42     	; 0x7dae <__floatsisf+0x40>
    7d84:	f9 2f       	mov	r31, r25
    7d86:	96 e9       	ldi	r25, 0x96	; 150
    7d88:	bb 27       	eor	r27, r27
    7d8a:	93 95       	inc	r25
    7d8c:	f6 95       	lsr	r31
    7d8e:	87 95       	ror	r24
    7d90:	77 95       	ror	r23
    7d92:	67 95       	ror	r22
    7d94:	b7 95       	ror	r27
    7d96:	f1 11       	cpse	r31, r1
    7d98:	f8 cf       	rjmp	.-16     	; 0x7d8a <__floatsisf+0x1c>
    7d9a:	fa f4       	brpl	.+62     	; 0x7dda <__floatsisf+0x6c>
    7d9c:	bb 0f       	add	r27, r27
    7d9e:	11 f4       	brne	.+4      	; 0x7da4 <__floatsisf+0x36>
    7da0:	60 ff       	sbrs	r22, 0
    7da2:	1b c0       	rjmp	.+54     	; 0x7dda <__floatsisf+0x6c>
    7da4:	6f 5f       	subi	r22, 0xFF	; 255
    7da6:	7f 4f       	sbci	r23, 0xFF	; 255
    7da8:	8f 4f       	sbci	r24, 0xFF	; 255
    7daa:	9f 4f       	sbci	r25, 0xFF	; 255
    7dac:	16 c0       	rjmp	.+44     	; 0x7dda <__floatsisf+0x6c>
    7dae:	88 23       	and	r24, r24
    7db0:	11 f0       	breq	.+4      	; 0x7db6 <__floatsisf+0x48>
    7db2:	96 e9       	ldi	r25, 0x96	; 150
    7db4:	11 c0       	rjmp	.+34     	; 0x7dd8 <__floatsisf+0x6a>
    7db6:	77 23       	and	r23, r23
    7db8:	21 f0       	breq	.+8      	; 0x7dc2 <__floatsisf+0x54>
    7dba:	9e e8       	ldi	r25, 0x8E	; 142
    7dbc:	87 2f       	mov	r24, r23
    7dbe:	76 2f       	mov	r23, r22
    7dc0:	05 c0       	rjmp	.+10     	; 0x7dcc <__floatsisf+0x5e>
    7dc2:	66 23       	and	r22, r22
    7dc4:	71 f0       	breq	.+28     	; 0x7de2 <__floatsisf+0x74>
    7dc6:	96 e8       	ldi	r25, 0x86	; 134
    7dc8:	86 2f       	mov	r24, r22
    7dca:	70 e0       	ldi	r23, 0x00	; 0
    7dcc:	60 e0       	ldi	r22, 0x00	; 0
    7dce:	2a f0       	brmi	.+10     	; 0x7dda <__floatsisf+0x6c>
    7dd0:	9a 95       	dec	r25
    7dd2:	66 0f       	add	r22, r22
    7dd4:	77 1f       	adc	r23, r23
    7dd6:	88 1f       	adc	r24, r24
    7dd8:	da f7       	brpl	.-10     	; 0x7dd0 <__floatsisf+0x62>
    7dda:	88 0f       	add	r24, r24
    7ddc:	96 95       	lsr	r25
    7dde:	87 95       	ror	r24
    7de0:	97 f9       	bld	r25, 7
    7de2:	08 95       	ret

00007de4 <__fp_inf>:
    7de4:	97 f9       	bld	r25, 7
    7de6:	9f 67       	ori	r25, 0x7F	; 127
    7de8:	80 e8       	ldi	r24, 0x80	; 128
    7dea:	70 e0       	ldi	r23, 0x00	; 0
    7dec:	60 e0       	ldi	r22, 0x00	; 0
    7dee:	08 95       	ret

00007df0 <__fp_nan>:
    7df0:	9f ef       	ldi	r25, 0xFF	; 255
    7df2:	80 ec       	ldi	r24, 0xC0	; 192
    7df4:	08 95       	ret

00007df6 <__fp_pscA>:
    7df6:	00 24       	eor	r0, r0
    7df8:	0a 94       	dec	r0
    7dfa:	16 16       	cp	r1, r22
    7dfc:	17 06       	cpc	r1, r23
    7dfe:	18 06       	cpc	r1, r24
    7e00:	09 06       	cpc	r0, r25
    7e02:	08 95       	ret

00007e04 <__fp_pscB>:
    7e04:	00 24       	eor	r0, r0
    7e06:	0a 94       	dec	r0
    7e08:	12 16       	cp	r1, r18
    7e0a:	13 06       	cpc	r1, r19
    7e0c:	14 06       	cpc	r1, r20
    7e0e:	05 06       	cpc	r0, r21
    7e10:	08 95       	ret

00007e12 <__fp_round>:
    7e12:	09 2e       	mov	r0, r25
    7e14:	03 94       	inc	r0
    7e16:	00 0c       	add	r0, r0
    7e18:	11 f4       	brne	.+4      	; 0x7e1e <__fp_round+0xc>
    7e1a:	88 23       	and	r24, r24
    7e1c:	52 f0       	brmi	.+20     	; 0x7e32 <__fp_round+0x20>
    7e1e:	bb 0f       	add	r27, r27
    7e20:	40 f4       	brcc	.+16     	; 0x7e32 <__fp_round+0x20>
    7e22:	bf 2b       	or	r27, r31
    7e24:	11 f4       	brne	.+4      	; 0x7e2a <__fp_round+0x18>
    7e26:	60 ff       	sbrs	r22, 0
    7e28:	04 c0       	rjmp	.+8      	; 0x7e32 <__fp_round+0x20>
    7e2a:	6f 5f       	subi	r22, 0xFF	; 255
    7e2c:	7f 4f       	sbci	r23, 0xFF	; 255
    7e2e:	8f 4f       	sbci	r24, 0xFF	; 255
    7e30:	9f 4f       	sbci	r25, 0xFF	; 255
    7e32:	08 95       	ret

00007e34 <__fp_split3>:
    7e34:	57 fd       	sbrc	r21, 7
    7e36:	90 58       	subi	r25, 0x80	; 128
    7e38:	44 0f       	add	r20, r20
    7e3a:	55 1f       	adc	r21, r21
    7e3c:	59 f0       	breq	.+22     	; 0x7e54 <__fp_splitA+0x10>
    7e3e:	5f 3f       	cpi	r21, 0xFF	; 255
    7e40:	71 f0       	breq	.+28     	; 0x7e5e <__fp_splitA+0x1a>
    7e42:	47 95       	ror	r20

00007e44 <__fp_splitA>:
    7e44:	88 0f       	add	r24, r24
    7e46:	97 fb       	bst	r25, 7
    7e48:	99 1f       	adc	r25, r25
    7e4a:	61 f0       	breq	.+24     	; 0x7e64 <__fp_splitA+0x20>
    7e4c:	9f 3f       	cpi	r25, 0xFF	; 255
    7e4e:	79 f0       	breq	.+30     	; 0x7e6e <__fp_splitA+0x2a>
    7e50:	87 95       	ror	r24
    7e52:	08 95       	ret
    7e54:	12 16       	cp	r1, r18
    7e56:	13 06       	cpc	r1, r19
    7e58:	14 06       	cpc	r1, r20
    7e5a:	55 1f       	adc	r21, r21
    7e5c:	f2 cf       	rjmp	.-28     	; 0x7e42 <__fp_split3+0xe>
    7e5e:	46 95       	lsr	r20
    7e60:	f1 df       	rcall	.-30     	; 0x7e44 <__fp_splitA>
    7e62:	08 c0       	rjmp	.+16     	; 0x7e74 <__fp_splitA+0x30>
    7e64:	16 16       	cp	r1, r22
    7e66:	17 06       	cpc	r1, r23
    7e68:	18 06       	cpc	r1, r24
    7e6a:	99 1f       	adc	r25, r25
    7e6c:	f1 cf       	rjmp	.-30     	; 0x7e50 <__fp_splitA+0xc>
    7e6e:	86 95       	lsr	r24
    7e70:	71 05       	cpc	r23, r1
    7e72:	61 05       	cpc	r22, r1
    7e74:	08 94       	sec
    7e76:	08 95       	ret

00007e78 <__fp_zero>:
    7e78:	e8 94       	clt

00007e7a <__fp_szero>:
    7e7a:	bb 27       	eor	r27, r27
    7e7c:	66 27       	eor	r22, r22
    7e7e:	77 27       	eor	r23, r23
    7e80:	cb 01       	movw	r24, r22
    7e82:	97 f9       	bld	r25, 7
    7e84:	08 95       	ret

00007e86 <__gesf2>:
    7e86:	28 d1       	rcall	.+592    	; 0x80d8 <__fp_cmp>
    7e88:	08 f4       	brcc	.+2      	; 0x7e8c <__gesf2+0x6>
    7e8a:	8f ef       	ldi	r24, 0xFF	; 255
    7e8c:	08 95       	ret
    7e8e:	0e f0       	brts	.+2      	; 0x7e92 <__gesf2+0xc>
    7e90:	47 c1       	rjmp	.+654    	; 0x8120 <__fp_mpack>
    7e92:	ae cf       	rjmp	.-164    	; 0x7df0 <__fp_nan>
    7e94:	68 94       	set
    7e96:	a6 cf       	rjmp	.-180    	; 0x7de4 <__fp_inf>

00007e98 <log>:
    7e98:	d5 df       	rcall	.-86     	; 0x7e44 <__fp_splitA>
    7e9a:	c8 f3       	brcs	.-14     	; 0x7e8e <__gesf2+0x8>
    7e9c:	99 23       	and	r25, r25
    7e9e:	d1 f3       	breq	.-12     	; 0x7e94 <__gesf2+0xe>
    7ea0:	c6 f3       	brts	.-16     	; 0x7e92 <__gesf2+0xc>
    7ea2:	df 93       	push	r29
    7ea4:	cf 93       	push	r28
    7ea6:	1f 93       	push	r17
    7ea8:	0f 93       	push	r16
    7eaa:	ff 92       	push	r15
    7eac:	c9 2f       	mov	r28, r25
    7eae:	dd 27       	eor	r29, r29
    7eb0:	88 23       	and	r24, r24
    7eb2:	2a f0       	brmi	.+10     	; 0x7ebe <log+0x26>
    7eb4:	21 97       	sbiw	r28, 0x01	; 1
    7eb6:	66 0f       	add	r22, r22
    7eb8:	77 1f       	adc	r23, r23
    7eba:	88 1f       	adc	r24, r24
    7ebc:	da f7       	brpl	.-10     	; 0x7eb4 <log+0x1c>
    7ebe:	20 e0       	ldi	r18, 0x00	; 0
    7ec0:	30 e0       	ldi	r19, 0x00	; 0
    7ec2:	40 e8       	ldi	r20, 0x80	; 128
    7ec4:	5f eb       	ldi	r21, 0xBF	; 191
    7ec6:	9f e3       	ldi	r25, 0x3F	; 63
    7ec8:	88 39       	cpi	r24, 0x98	; 152
    7eca:	20 f0       	brcs	.+8      	; 0x7ed4 <log+0x3c>
    7ecc:	80 3e       	cpi	r24, 0xE0	; 224
    7ece:	30 f0       	brcs	.+12     	; 0x7edc <log+0x44>
    7ed0:	21 96       	adiw	r28, 0x01	; 1
    7ed2:	8f 77       	andi	r24, 0x7F	; 127
    7ed4:	52 de       	rcall	.-860    	; 0x7b7a <__addsf3>
    7ed6:	e8 eb       	ldi	r30, 0xB8	; 184
    7ed8:	f0 e0       	ldi	r31, 0x00	; 0
    7eda:	03 c0       	rjmp	.+6      	; 0x7ee2 <log+0x4a>
    7edc:	4e de       	rcall	.-868    	; 0x7b7a <__addsf3>
    7ede:	e5 ee       	ldi	r30, 0xE5	; 229
    7ee0:	f0 e0       	ldi	r31, 0x00	; 0
    7ee2:	2c d1       	rcall	.+600    	; 0x813c <__fp_powser>
    7ee4:	8b 01       	movw	r16, r22
    7ee6:	be 01       	movw	r22, r28
    7ee8:	ec 01       	movw	r28, r24
    7eea:	fb 2e       	mov	r15, r27
    7eec:	6f 57       	subi	r22, 0x7F	; 127
    7eee:	71 09       	sbc	r23, r1
    7ef0:	75 95       	asr	r23
    7ef2:	77 1f       	adc	r23, r23
    7ef4:	88 0b       	sbc	r24, r24
    7ef6:	99 0b       	sbc	r25, r25
    7ef8:	3a df       	rcall	.-396    	; 0x7d6e <__floatsisf>
    7efa:	28 e1       	ldi	r18, 0x18	; 24
    7efc:	32 e7       	ldi	r19, 0x72	; 114
    7efe:	41 e3       	ldi	r20, 0x31	; 49
    7f00:	5f e3       	ldi	r21, 0x3F	; 63
    7f02:	16 d0       	rcall	.+44     	; 0x7f30 <__mulsf3x>
    7f04:	af 2d       	mov	r26, r15
    7f06:	98 01       	movw	r18, r16
    7f08:	ae 01       	movw	r20, r28
    7f0a:	ff 90       	pop	r15
    7f0c:	0f 91       	pop	r16
    7f0e:	1f 91       	pop	r17
    7f10:	cf 91       	pop	r28
    7f12:	df 91       	pop	r29
    7f14:	43 de       	rcall	.-890    	; 0x7b9c <__addsf3x>
    7f16:	7d cf       	rjmp	.-262    	; 0x7e12 <__fp_round>

00007f18 <__mulsf3>:
    7f18:	0b d0       	rcall	.+22     	; 0x7f30 <__mulsf3x>
    7f1a:	7b cf       	rjmp	.-266    	; 0x7e12 <__fp_round>
    7f1c:	6c df       	rcall	.-296    	; 0x7df6 <__fp_pscA>
    7f1e:	28 f0       	brcs	.+10     	; 0x7f2a <__mulsf3+0x12>
    7f20:	71 df       	rcall	.-286    	; 0x7e04 <__fp_pscB>
    7f22:	18 f0       	brcs	.+6      	; 0x7f2a <__mulsf3+0x12>
    7f24:	95 23       	and	r25, r21
    7f26:	09 f0       	breq	.+2      	; 0x7f2a <__mulsf3+0x12>
    7f28:	5d cf       	rjmp	.-326    	; 0x7de4 <__fp_inf>
    7f2a:	62 cf       	rjmp	.-316    	; 0x7df0 <__fp_nan>
    7f2c:	11 24       	eor	r1, r1
    7f2e:	a5 cf       	rjmp	.-182    	; 0x7e7a <__fp_szero>

00007f30 <__mulsf3x>:
    7f30:	81 df       	rcall	.-254    	; 0x7e34 <__fp_split3>
    7f32:	a0 f3       	brcs	.-24     	; 0x7f1c <__mulsf3+0x4>

00007f34 <__mulsf3_pse>:
    7f34:	95 9f       	mul	r25, r21
    7f36:	d1 f3       	breq	.-12     	; 0x7f2c <__mulsf3+0x14>
    7f38:	95 0f       	add	r25, r21
    7f3a:	50 e0       	ldi	r21, 0x00	; 0
    7f3c:	55 1f       	adc	r21, r21
    7f3e:	62 9f       	mul	r22, r18
    7f40:	f0 01       	movw	r30, r0
    7f42:	72 9f       	mul	r23, r18
    7f44:	bb 27       	eor	r27, r27
    7f46:	f0 0d       	add	r31, r0
    7f48:	b1 1d       	adc	r27, r1
    7f4a:	63 9f       	mul	r22, r19
    7f4c:	aa 27       	eor	r26, r26
    7f4e:	f0 0d       	add	r31, r0
    7f50:	b1 1d       	adc	r27, r1
    7f52:	aa 1f       	adc	r26, r26
    7f54:	64 9f       	mul	r22, r20
    7f56:	66 27       	eor	r22, r22
    7f58:	b0 0d       	add	r27, r0
    7f5a:	a1 1d       	adc	r26, r1
    7f5c:	66 1f       	adc	r22, r22
    7f5e:	82 9f       	mul	r24, r18
    7f60:	22 27       	eor	r18, r18
    7f62:	b0 0d       	add	r27, r0
    7f64:	a1 1d       	adc	r26, r1
    7f66:	62 1f       	adc	r22, r18
    7f68:	73 9f       	mul	r23, r19
    7f6a:	b0 0d       	add	r27, r0
    7f6c:	a1 1d       	adc	r26, r1
    7f6e:	62 1f       	adc	r22, r18
    7f70:	83 9f       	mul	r24, r19
    7f72:	a0 0d       	add	r26, r0
    7f74:	61 1d       	adc	r22, r1
    7f76:	22 1f       	adc	r18, r18
    7f78:	74 9f       	mul	r23, r20
    7f7a:	33 27       	eor	r19, r19
    7f7c:	a0 0d       	add	r26, r0
    7f7e:	61 1d       	adc	r22, r1
    7f80:	23 1f       	adc	r18, r19
    7f82:	84 9f       	mul	r24, r20
    7f84:	60 0d       	add	r22, r0
    7f86:	21 1d       	adc	r18, r1
    7f88:	82 2f       	mov	r24, r18
    7f8a:	76 2f       	mov	r23, r22
    7f8c:	6a 2f       	mov	r22, r26
    7f8e:	11 24       	eor	r1, r1
    7f90:	9f 57       	subi	r25, 0x7F	; 127
    7f92:	50 40       	sbci	r21, 0x00	; 0
    7f94:	8a f0       	brmi	.+34     	; 0x7fb8 <__mulsf3_pse+0x84>
    7f96:	e1 f0       	breq	.+56     	; 0x7fd0 <__mulsf3_pse+0x9c>
    7f98:	88 23       	and	r24, r24
    7f9a:	4a f0       	brmi	.+18     	; 0x7fae <__mulsf3_pse+0x7a>
    7f9c:	ee 0f       	add	r30, r30
    7f9e:	ff 1f       	adc	r31, r31
    7fa0:	bb 1f       	adc	r27, r27
    7fa2:	66 1f       	adc	r22, r22
    7fa4:	77 1f       	adc	r23, r23
    7fa6:	88 1f       	adc	r24, r24
    7fa8:	91 50       	subi	r25, 0x01	; 1
    7faa:	50 40       	sbci	r21, 0x00	; 0
    7fac:	a9 f7       	brne	.-22     	; 0x7f98 <__mulsf3_pse+0x64>
    7fae:	9e 3f       	cpi	r25, 0xFE	; 254
    7fb0:	51 05       	cpc	r21, r1
    7fb2:	70 f0       	brcs	.+28     	; 0x7fd0 <__mulsf3_pse+0x9c>
    7fb4:	17 cf       	rjmp	.-466    	; 0x7de4 <__fp_inf>
    7fb6:	61 cf       	rjmp	.-318    	; 0x7e7a <__fp_szero>
    7fb8:	5f 3f       	cpi	r21, 0xFF	; 255
    7fba:	ec f3       	brlt	.-6      	; 0x7fb6 <__mulsf3_pse+0x82>
    7fbc:	98 3e       	cpi	r25, 0xE8	; 232
    7fbe:	dc f3       	brlt	.-10     	; 0x7fb6 <__mulsf3_pse+0x82>
    7fc0:	86 95       	lsr	r24
    7fc2:	77 95       	ror	r23
    7fc4:	67 95       	ror	r22
    7fc6:	b7 95       	ror	r27
    7fc8:	f7 95       	ror	r31
    7fca:	e7 95       	ror	r30
    7fcc:	9f 5f       	subi	r25, 0xFF	; 255
    7fce:	c1 f7       	brne	.-16     	; 0x7fc0 <__mulsf3_pse+0x8c>
    7fd0:	fe 2b       	or	r31, r30
    7fd2:	88 0f       	add	r24, r24
    7fd4:	91 1d       	adc	r25, r1
    7fd6:	96 95       	lsr	r25
    7fd8:	87 95       	ror	r24
    7fda:	97 f9       	bld	r25, 7
    7fdc:	08 95       	ret

00007fde <pow>:
    7fde:	fa 01       	movw	r30, r20
    7fe0:	ee 0f       	add	r30, r30
    7fe2:	ff 1f       	adc	r31, r31
    7fe4:	30 96       	adiw	r30, 0x00	; 0
    7fe6:	21 05       	cpc	r18, r1
    7fe8:	31 05       	cpc	r19, r1
    7fea:	99 f1       	breq	.+102    	; 0x8052 <pow+0x74>
    7fec:	61 15       	cp	r22, r1
    7fee:	71 05       	cpc	r23, r1
    7ff0:	61 f4       	brne	.+24     	; 0x800a <pow+0x2c>
    7ff2:	80 38       	cpi	r24, 0x80	; 128
    7ff4:	bf e3       	ldi	r27, 0x3F	; 63
    7ff6:	9b 07       	cpc	r25, r27
    7ff8:	49 f1       	breq	.+82     	; 0x804c <pow+0x6e>
    7ffa:	68 94       	set
    7ffc:	90 38       	cpi	r25, 0x80	; 128
    7ffe:	81 05       	cpc	r24, r1
    8000:	61 f0       	breq	.+24     	; 0x801a <pow+0x3c>
    8002:	80 38       	cpi	r24, 0x80	; 128
    8004:	bf ef       	ldi	r27, 0xFF	; 255
    8006:	9b 07       	cpc	r25, r27
    8008:	41 f0       	breq	.+16     	; 0x801a <pow+0x3c>
    800a:	99 23       	and	r25, r25
    800c:	42 f5       	brpl	.+80     	; 0x805e <pow+0x80>
    800e:	ff 3f       	cpi	r31, 0xFF	; 255
    8010:	e1 05       	cpc	r30, r1
    8012:	31 05       	cpc	r19, r1
    8014:	21 05       	cpc	r18, r1
    8016:	11 f1       	breq	.+68     	; 0x805c <pow+0x7e>
    8018:	e8 94       	clt
    801a:	08 94       	sec
    801c:	e7 95       	ror	r30
    801e:	d9 01       	movw	r26, r18
    8020:	aa 23       	and	r26, r26
    8022:	29 f4       	brne	.+10     	; 0x802e <pow+0x50>
    8024:	ab 2f       	mov	r26, r27
    8026:	be 2f       	mov	r27, r30
    8028:	f8 5f       	subi	r31, 0xF8	; 248
    802a:	d0 f3       	brcs	.-12     	; 0x8020 <pow+0x42>
    802c:	10 c0       	rjmp	.+32     	; 0x804e <pow+0x70>
    802e:	ff 5f       	subi	r31, 0xFF	; 255
    8030:	70 f4       	brcc	.+28     	; 0x804e <pow+0x70>
    8032:	a6 95       	lsr	r26
    8034:	e0 f7       	brcc	.-8      	; 0x802e <pow+0x50>
    8036:	f7 39       	cpi	r31, 0x97	; 151
    8038:	50 f0       	brcs	.+20     	; 0x804e <pow+0x70>
    803a:	19 f0       	breq	.+6      	; 0x8042 <pow+0x64>
    803c:	ff 3a       	cpi	r31, 0xAF	; 175
    803e:	38 f4       	brcc	.+14     	; 0x804e <pow+0x70>
    8040:	9f 77       	andi	r25, 0x7F	; 127
    8042:	9f 93       	push	r25
    8044:	0c d0       	rcall	.+24     	; 0x805e <pow+0x80>
    8046:	0f 90       	pop	r0
    8048:	07 fc       	sbrc	r0, 7
    804a:	90 58       	subi	r25, 0x80	; 128
    804c:	08 95       	ret
    804e:	3e f0       	brts	.+14     	; 0x805e <pow+0x80>
    8050:	cf ce       	rjmp	.-610    	; 0x7df0 <__fp_nan>
    8052:	60 e0       	ldi	r22, 0x00	; 0
    8054:	70 e0       	ldi	r23, 0x00	; 0
    8056:	80 e8       	ldi	r24, 0x80	; 128
    8058:	9f e3       	ldi	r25, 0x3F	; 63
    805a:	08 95       	ret
    805c:	4f e7       	ldi	r20, 0x7F	; 127
    805e:	9f 77       	andi	r25, 0x7F	; 127
    8060:	5f 93       	push	r21
    8062:	4f 93       	push	r20
    8064:	3f 93       	push	r19
    8066:	2f 93       	push	r18
    8068:	17 df       	rcall	.-466    	; 0x7e98 <log>
    806a:	2f 91       	pop	r18
    806c:	3f 91       	pop	r19
    806e:	4f 91       	pop	r20
    8070:	5f 91       	pop	r21
    8072:	52 df       	rcall	.-348    	; 0x7f18 <__mulsf3>
    8074:	05 c0       	rjmp	.+10     	; 0x8080 <exp>
    8076:	19 f4       	brne	.+6      	; 0x807e <pow+0xa0>
    8078:	0e f0       	brts	.+2      	; 0x807c <pow+0x9e>
    807a:	b4 ce       	rjmp	.-664    	; 0x7de4 <__fp_inf>
    807c:	fd ce       	rjmp	.-518    	; 0x7e78 <__fp_zero>
    807e:	b8 ce       	rjmp	.-656    	; 0x7df0 <__fp_nan>

00008080 <exp>:
    8080:	e1 de       	rcall	.-574    	; 0x7e44 <__fp_splitA>
    8082:	c8 f3       	brcs	.-14     	; 0x8076 <pow+0x98>
    8084:	96 38       	cpi	r25, 0x86	; 134
    8086:	c0 f7       	brcc	.-16     	; 0x8078 <pow+0x9a>
    8088:	07 f8       	bld	r0, 7
    808a:	0f 92       	push	r0
    808c:	e8 94       	clt
    808e:	2b e3       	ldi	r18, 0x3B	; 59
    8090:	3a ea       	ldi	r19, 0xAA	; 170
    8092:	48 eb       	ldi	r20, 0xB8	; 184
    8094:	5f e7       	ldi	r21, 0x7F	; 127
    8096:	4e df       	rcall	.-356    	; 0x7f34 <__mulsf3_pse>
    8098:	0f 92       	push	r0
    809a:	0f 92       	push	r0
    809c:	0f 92       	push	r0
    809e:	4d b7       	in	r20, 0x3d	; 61
    80a0:	5e b7       	in	r21, 0x3e	; 62
    80a2:	0f 92       	push	r0
    80a4:	ad d0       	rcall	.+346    	; 0x8200 <modf>
    80a6:	e2 e1       	ldi	r30, 0x12	; 18
    80a8:	f1 e0       	ldi	r31, 0x01	; 1
    80aa:	48 d0       	rcall	.+144    	; 0x813c <__fp_powser>
    80ac:	4f 91       	pop	r20
    80ae:	5f 91       	pop	r21
    80b0:	ef 91       	pop	r30
    80b2:	ff 91       	pop	r31
    80b4:	e5 95       	asr	r30
    80b6:	ee 1f       	adc	r30, r30
    80b8:	ff 1f       	adc	r31, r31
    80ba:	49 f0       	breq	.+18     	; 0x80ce <exp+0x4e>
    80bc:	fe 57       	subi	r31, 0x7E	; 126
    80be:	e0 68       	ori	r30, 0x80	; 128
    80c0:	44 27       	eor	r20, r20
    80c2:	ee 0f       	add	r30, r30
    80c4:	44 1f       	adc	r20, r20
    80c6:	fa 95       	dec	r31
    80c8:	e1 f7       	brne	.-8      	; 0x80c2 <exp+0x42>
    80ca:	41 95       	neg	r20
    80cc:	55 0b       	sbc	r21, r21
    80ce:	64 d0       	rcall	.+200    	; 0x8198 <ldexp>
    80d0:	0f 90       	pop	r0
    80d2:	07 fe       	sbrs	r0, 7
    80d4:	58 c0       	rjmp	.+176    	; 0x8186 <inverse>
    80d6:	08 95       	ret

000080d8 <__fp_cmp>:
    80d8:	99 0f       	add	r25, r25
    80da:	00 08       	sbc	r0, r0
    80dc:	55 0f       	add	r21, r21
    80de:	aa 0b       	sbc	r26, r26
    80e0:	e0 e8       	ldi	r30, 0x80	; 128
    80e2:	fe ef       	ldi	r31, 0xFE	; 254
    80e4:	16 16       	cp	r1, r22
    80e6:	17 06       	cpc	r1, r23
    80e8:	e8 07       	cpc	r30, r24
    80ea:	f9 07       	cpc	r31, r25
    80ec:	c0 f0       	brcs	.+48     	; 0x811e <__fp_cmp+0x46>
    80ee:	12 16       	cp	r1, r18
    80f0:	13 06       	cpc	r1, r19
    80f2:	e4 07       	cpc	r30, r20
    80f4:	f5 07       	cpc	r31, r21
    80f6:	98 f0       	brcs	.+38     	; 0x811e <__fp_cmp+0x46>
    80f8:	62 1b       	sub	r22, r18
    80fa:	73 0b       	sbc	r23, r19
    80fc:	84 0b       	sbc	r24, r20
    80fe:	95 0b       	sbc	r25, r21
    8100:	39 f4       	brne	.+14     	; 0x8110 <__fp_cmp+0x38>
    8102:	0a 26       	eor	r0, r26
    8104:	61 f0       	breq	.+24     	; 0x811e <__fp_cmp+0x46>
    8106:	23 2b       	or	r18, r19
    8108:	24 2b       	or	r18, r20
    810a:	25 2b       	or	r18, r21
    810c:	21 f4       	brne	.+8      	; 0x8116 <__fp_cmp+0x3e>
    810e:	08 95       	ret
    8110:	0a 26       	eor	r0, r26
    8112:	09 f4       	brne	.+2      	; 0x8116 <__fp_cmp+0x3e>
    8114:	a1 40       	sbci	r26, 0x01	; 1
    8116:	a6 95       	lsr	r26
    8118:	8f ef       	ldi	r24, 0xFF	; 255
    811a:	81 1d       	adc	r24, r1
    811c:	81 1d       	adc	r24, r1
    811e:	08 95       	ret

00008120 <__fp_mpack>:
    8120:	9f 3f       	cpi	r25, 0xFF	; 255
    8122:	31 f0       	breq	.+12     	; 0x8130 <__fp_mpack_finite+0xc>

00008124 <__fp_mpack_finite>:
    8124:	91 50       	subi	r25, 0x01	; 1
    8126:	20 f4       	brcc	.+8      	; 0x8130 <__fp_mpack_finite+0xc>
    8128:	87 95       	ror	r24
    812a:	77 95       	ror	r23
    812c:	67 95       	ror	r22
    812e:	b7 95       	ror	r27
    8130:	88 0f       	add	r24, r24
    8132:	91 1d       	adc	r25, r1
    8134:	96 95       	lsr	r25
    8136:	87 95       	ror	r24
    8138:	97 f9       	bld	r25, 7
    813a:	08 95       	ret

0000813c <__fp_powser>:
    813c:	df 93       	push	r29
    813e:	cf 93       	push	r28
    8140:	1f 93       	push	r17
    8142:	0f 93       	push	r16
    8144:	ff 92       	push	r15
    8146:	ef 92       	push	r14
    8148:	df 92       	push	r13
    814a:	7b 01       	movw	r14, r22
    814c:	8c 01       	movw	r16, r24
    814e:	68 94       	set
    8150:	05 c0       	rjmp	.+10     	; 0x815c <__fp_powser+0x20>
    8152:	da 2e       	mov	r13, r26
    8154:	ef 01       	movw	r28, r30
    8156:	ec de       	rcall	.-552    	; 0x7f30 <__mulsf3x>
    8158:	fe 01       	movw	r30, r28
    815a:	e8 94       	clt
    815c:	a5 91       	lpm	r26, Z+
    815e:	25 91       	lpm	r18, Z+
    8160:	35 91       	lpm	r19, Z+
    8162:	45 91       	lpm	r20, Z+
    8164:	55 91       	lpm	r21, Z+
    8166:	ae f3       	brts	.-22     	; 0x8152 <__fp_powser+0x16>
    8168:	ef 01       	movw	r28, r30
    816a:	18 dd       	rcall	.-1488   	; 0x7b9c <__addsf3x>
    816c:	fe 01       	movw	r30, r28
    816e:	97 01       	movw	r18, r14
    8170:	a8 01       	movw	r20, r16
    8172:	da 94       	dec	r13
    8174:	79 f7       	brne	.-34     	; 0x8154 <__fp_powser+0x18>
    8176:	df 90       	pop	r13
    8178:	ef 90       	pop	r14
    817a:	ff 90       	pop	r15
    817c:	0f 91       	pop	r16
    817e:	1f 91       	pop	r17
    8180:	cf 91       	pop	r28
    8182:	df 91       	pop	r29
    8184:	08 95       	ret

00008186 <inverse>:
    8186:	9b 01       	movw	r18, r22
    8188:	ac 01       	movw	r20, r24
    818a:	60 e0       	ldi	r22, 0x00	; 0
    818c:	70 e0       	ldi	r23, 0x00	; 0
    818e:	80 e8       	ldi	r24, 0x80	; 128
    8190:	9f e3       	ldi	r25, 0x3F	; 63
    8192:	57 cd       	rjmp	.-1362   	; 0x7c42 <__divsf3>
    8194:	27 ce       	rjmp	.-946    	; 0x7de4 <__fp_inf>
    8196:	c4 cf       	rjmp	.-120    	; 0x8120 <__fp_mpack>

00008198 <ldexp>:
    8198:	55 de       	rcall	.-854    	; 0x7e44 <__fp_splitA>
    819a:	e8 f3       	brcs	.-6      	; 0x8196 <inverse+0x10>
    819c:	99 23       	and	r25, r25
    819e:	d9 f3       	breq	.-10     	; 0x8196 <inverse+0x10>
    81a0:	94 0f       	add	r25, r20
    81a2:	51 1d       	adc	r21, r1
    81a4:	bb f3       	brvs	.-18     	; 0x8194 <inverse+0xe>
    81a6:	91 50       	subi	r25, 0x01	; 1
    81a8:	50 40       	sbci	r21, 0x00	; 0
    81aa:	94 f0       	brlt	.+36     	; 0x81d0 <ldexp+0x38>
    81ac:	59 f0       	breq	.+22     	; 0x81c4 <ldexp+0x2c>
    81ae:	88 23       	and	r24, r24
    81b0:	32 f0       	brmi	.+12     	; 0x81be <ldexp+0x26>
    81b2:	66 0f       	add	r22, r22
    81b4:	77 1f       	adc	r23, r23
    81b6:	88 1f       	adc	r24, r24
    81b8:	91 50       	subi	r25, 0x01	; 1
    81ba:	50 40       	sbci	r21, 0x00	; 0
    81bc:	c1 f7       	brne	.-16     	; 0x81ae <ldexp+0x16>
    81be:	9e 3f       	cpi	r25, 0xFE	; 254
    81c0:	51 05       	cpc	r21, r1
    81c2:	44 f7       	brge	.-48     	; 0x8194 <inverse+0xe>
    81c4:	88 0f       	add	r24, r24
    81c6:	91 1d       	adc	r25, r1
    81c8:	96 95       	lsr	r25
    81ca:	87 95       	ror	r24
    81cc:	97 f9       	bld	r25, 7
    81ce:	08 95       	ret
    81d0:	5f 3f       	cpi	r21, 0xFF	; 255
    81d2:	ac f0       	brlt	.+42     	; 0x81fe <ldexp+0x66>
    81d4:	98 3e       	cpi	r25, 0xE8	; 232
    81d6:	9c f0       	brlt	.+38     	; 0x81fe <ldexp+0x66>
    81d8:	bb 27       	eor	r27, r27
    81da:	86 95       	lsr	r24
    81dc:	77 95       	ror	r23
    81de:	67 95       	ror	r22
    81e0:	b7 95       	ror	r27
    81e2:	08 f4       	brcc	.+2      	; 0x81e6 <ldexp+0x4e>
    81e4:	b1 60       	ori	r27, 0x01	; 1
    81e6:	93 95       	inc	r25
    81e8:	c1 f7       	brne	.-16     	; 0x81da <ldexp+0x42>
    81ea:	bb 0f       	add	r27, r27
    81ec:	58 f7       	brcc	.-42     	; 0x81c4 <ldexp+0x2c>
    81ee:	11 f4       	brne	.+4      	; 0x81f4 <ldexp+0x5c>
    81f0:	60 ff       	sbrs	r22, 0
    81f2:	e8 cf       	rjmp	.-48     	; 0x81c4 <ldexp+0x2c>
    81f4:	6f 5f       	subi	r22, 0xFF	; 255
    81f6:	7f 4f       	sbci	r23, 0xFF	; 255
    81f8:	8f 4f       	sbci	r24, 0xFF	; 255
    81fa:	9f 4f       	sbci	r25, 0xFF	; 255
    81fc:	e3 cf       	rjmp	.-58     	; 0x81c4 <ldexp+0x2c>
    81fe:	3d ce       	rjmp	.-902    	; 0x7e7a <__fp_szero>

00008200 <modf>:
    8200:	fa 01       	movw	r30, r20
    8202:	dc 01       	movw	r26, r24
    8204:	aa 0f       	add	r26, r26
    8206:	bb 1f       	adc	r27, r27
    8208:	9b 01       	movw	r18, r22
    820a:	ac 01       	movw	r20, r24
    820c:	bf 57       	subi	r27, 0x7F	; 127
    820e:	28 f4       	brcc	.+10     	; 0x821a <modf+0x1a>
    8210:	22 27       	eor	r18, r18
    8212:	33 27       	eor	r19, r19
    8214:	44 27       	eor	r20, r20
    8216:	50 78       	andi	r21, 0x80	; 128
    8218:	1f c0       	rjmp	.+62     	; 0x8258 <modf+0x58>
    821a:	b7 51       	subi	r27, 0x17	; 23
    821c:	88 f4       	brcc	.+34     	; 0x8240 <modf+0x40>
    821e:	ab 2f       	mov	r26, r27
    8220:	00 24       	eor	r0, r0
    8222:	46 95       	lsr	r20
    8224:	37 95       	ror	r19
    8226:	27 95       	ror	r18
    8228:	01 1c       	adc	r0, r1
    822a:	a3 95       	inc	r26
    822c:	d2 f3       	brmi	.-12     	; 0x8222 <modf+0x22>
    822e:	00 20       	and	r0, r0
    8230:	69 f0       	breq	.+26     	; 0x824c <modf+0x4c>
    8232:	22 0f       	add	r18, r18
    8234:	33 1f       	adc	r19, r19
    8236:	44 1f       	adc	r20, r20
    8238:	b3 95       	inc	r27
    823a:	da f3       	brmi	.-10     	; 0x8232 <modf+0x32>
    823c:	0d d0       	rcall	.+26     	; 0x8258 <modf+0x58>
    823e:	9c cc       	rjmp	.-1736   	; 0x7b78 <__subsf3>
    8240:	61 30       	cpi	r22, 0x01	; 1
    8242:	71 05       	cpc	r23, r1
    8244:	a0 e8       	ldi	r26, 0x80	; 128
    8246:	8a 07       	cpc	r24, r26
    8248:	b9 46       	sbci	r27, 0x69	; 105
    824a:	30 f4       	brcc	.+12     	; 0x8258 <modf+0x58>
    824c:	9b 01       	movw	r18, r22
    824e:	ac 01       	movw	r20, r24
    8250:	66 27       	eor	r22, r22
    8252:	77 27       	eor	r23, r23
    8254:	88 27       	eor	r24, r24
    8256:	90 78       	andi	r25, 0x80	; 128
    8258:	30 96       	adiw	r30, 0x00	; 0
    825a:	21 f0       	breq	.+8      	; 0x8264 <modf+0x64>
    825c:	20 83       	st	Z, r18
    825e:	31 83       	std	Z+1, r19	; 0x01
    8260:	42 83       	std	Z+2, r20	; 0x02
    8262:	53 83       	std	Z+3, r21	; 0x03
    8264:	08 95       	ret

00008266 <__mulsi3>:
    8266:	62 9f       	mul	r22, r18
    8268:	d0 01       	movw	r26, r0
    826a:	73 9f       	mul	r23, r19
    826c:	f0 01       	movw	r30, r0
    826e:	82 9f       	mul	r24, r18
    8270:	e0 0d       	add	r30, r0
    8272:	f1 1d       	adc	r31, r1
    8274:	64 9f       	mul	r22, r20
    8276:	e0 0d       	add	r30, r0
    8278:	f1 1d       	adc	r31, r1
    827a:	92 9f       	mul	r25, r18
    827c:	f0 0d       	add	r31, r0
    827e:	83 9f       	mul	r24, r19
    8280:	f0 0d       	add	r31, r0
    8282:	74 9f       	mul	r23, r20
    8284:	f0 0d       	add	r31, r0
    8286:	65 9f       	mul	r22, r21
    8288:	f0 0d       	add	r31, r0
    828a:	99 27       	eor	r25, r25
    828c:	72 9f       	mul	r23, r18
    828e:	b0 0d       	add	r27, r0
    8290:	e1 1d       	adc	r30, r1
    8292:	f9 1f       	adc	r31, r25
    8294:	63 9f       	mul	r22, r19
    8296:	b0 0d       	add	r27, r0
    8298:	e1 1d       	adc	r30, r1
    829a:	f9 1f       	adc	r31, r25
    829c:	bd 01       	movw	r22, r26
    829e:	cf 01       	movw	r24, r30
    82a0:	11 24       	eor	r1, r1
    82a2:	08 95       	ret

000082a4 <__udivmodhi4>:
    82a4:	aa 1b       	sub	r26, r26
    82a6:	bb 1b       	sub	r27, r27
    82a8:	51 e1       	ldi	r21, 0x11	; 17
    82aa:	07 c0       	rjmp	.+14     	; 0x82ba <__udivmodhi4_ep>

000082ac <__udivmodhi4_loop>:
    82ac:	aa 1f       	adc	r26, r26
    82ae:	bb 1f       	adc	r27, r27
    82b0:	a6 17       	cp	r26, r22
    82b2:	b7 07       	cpc	r27, r23
    82b4:	10 f0       	brcs	.+4      	; 0x82ba <__udivmodhi4_ep>
    82b6:	a6 1b       	sub	r26, r22
    82b8:	b7 0b       	sbc	r27, r23

000082ba <__udivmodhi4_ep>:
    82ba:	88 1f       	adc	r24, r24
    82bc:	99 1f       	adc	r25, r25
    82be:	5a 95       	dec	r21
    82c0:	a9 f7       	brne	.-22     	; 0x82ac <__udivmodhi4_loop>
    82c2:	80 95       	com	r24
    82c4:	90 95       	com	r25
    82c6:	bc 01       	movw	r22, r24
    82c8:	cd 01       	movw	r24, r26
    82ca:	08 95       	ret

000082cc <__udivmodsi4>:
    82cc:	a1 e2       	ldi	r26, 0x21	; 33
    82ce:	1a 2e       	mov	r1, r26
    82d0:	aa 1b       	sub	r26, r26
    82d2:	bb 1b       	sub	r27, r27
    82d4:	fd 01       	movw	r30, r26
    82d6:	0d c0       	rjmp	.+26     	; 0x82f2 <__udivmodsi4_ep>

000082d8 <__udivmodsi4_loop>:
    82d8:	aa 1f       	adc	r26, r26
    82da:	bb 1f       	adc	r27, r27
    82dc:	ee 1f       	adc	r30, r30
    82de:	ff 1f       	adc	r31, r31
    82e0:	a2 17       	cp	r26, r18
    82e2:	b3 07       	cpc	r27, r19
    82e4:	e4 07       	cpc	r30, r20
    82e6:	f5 07       	cpc	r31, r21
    82e8:	20 f0       	brcs	.+8      	; 0x82f2 <__udivmodsi4_ep>
    82ea:	a2 1b       	sub	r26, r18
    82ec:	b3 0b       	sbc	r27, r19
    82ee:	e4 0b       	sbc	r30, r20
    82f0:	f5 0b       	sbc	r31, r21

000082f2 <__udivmodsi4_ep>:
    82f2:	66 1f       	adc	r22, r22
    82f4:	77 1f       	adc	r23, r23
    82f6:	88 1f       	adc	r24, r24
    82f8:	99 1f       	adc	r25, r25
    82fa:	1a 94       	dec	r1
    82fc:	69 f7       	brne	.-38     	; 0x82d8 <__udivmodsi4_loop>
    82fe:	60 95       	com	r22
    8300:	70 95       	com	r23
    8302:	80 95       	com	r24
    8304:	90 95       	com	r25
    8306:	9b 01       	movw	r18, r22
    8308:	ac 01       	movw	r20, r24
    830a:	bd 01       	movw	r22, r26
    830c:	cf 01       	movw	r24, r30
    830e:	08 95       	ret

00008310 <__prologue_saves__>:
    8310:	2f 92       	push	r2
    8312:	3f 92       	push	r3
    8314:	4f 92       	push	r4
    8316:	5f 92       	push	r5
    8318:	6f 92       	push	r6
    831a:	7f 92       	push	r7
    831c:	8f 92       	push	r8
    831e:	9f 92       	push	r9
    8320:	af 92       	push	r10
    8322:	bf 92       	push	r11
    8324:	cf 92       	push	r12
    8326:	df 92       	push	r13
    8328:	ef 92       	push	r14
    832a:	ff 92       	push	r15
    832c:	0f 93       	push	r16
    832e:	1f 93       	push	r17
    8330:	cf 93       	push	r28
    8332:	df 93       	push	r29
    8334:	cd b7       	in	r28, 0x3d	; 61
    8336:	de b7       	in	r29, 0x3e	; 62
    8338:	ca 1b       	sub	r28, r26
    833a:	db 0b       	sbc	r29, r27
    833c:	0f b6       	in	r0, 0x3f	; 63
    833e:	f8 94       	cli
    8340:	de bf       	out	0x3e, r29	; 62
    8342:	0f be       	out	0x3f, r0	; 63
    8344:	cd bf       	out	0x3d, r28	; 61
    8346:	09 94       	ijmp

00008348 <__epilogue_restores__>:
    8348:	2a 88       	ldd	r2, Y+18	; 0x12
    834a:	39 88       	ldd	r3, Y+17	; 0x11
    834c:	48 88       	ldd	r4, Y+16	; 0x10
    834e:	5f 84       	ldd	r5, Y+15	; 0x0f
    8350:	6e 84       	ldd	r6, Y+14	; 0x0e
    8352:	7d 84       	ldd	r7, Y+13	; 0x0d
    8354:	8c 84       	ldd	r8, Y+12	; 0x0c
    8356:	9b 84       	ldd	r9, Y+11	; 0x0b
    8358:	aa 84       	ldd	r10, Y+10	; 0x0a
    835a:	b9 84       	ldd	r11, Y+9	; 0x09
    835c:	c8 84       	ldd	r12, Y+8	; 0x08
    835e:	df 80       	ldd	r13, Y+7	; 0x07
    8360:	ee 80       	ldd	r14, Y+6	; 0x06
    8362:	fd 80       	ldd	r15, Y+5	; 0x05
    8364:	0c 81       	ldd	r16, Y+4	; 0x04
    8366:	1b 81       	ldd	r17, Y+3	; 0x03
    8368:	aa 81       	ldd	r26, Y+2	; 0x02
    836a:	b9 81       	ldd	r27, Y+1	; 0x01
    836c:	ce 0f       	add	r28, r30
    836e:	d1 1d       	adc	r29, r1
    8370:	0f b6       	in	r0, 0x3f	; 63
    8372:	f8 94       	cli
    8374:	de bf       	out	0x3e, r29	; 62
    8376:	0f be       	out	0x3f, r0	; 63
    8378:	cd bf       	out	0x3d, r28	; 61
    837a:	ed 01       	movw	r28, r26
    837c:	08 95       	ret

0000837e <__ftoa_engine>:
    837e:	28 30       	cpi	r18, 0x08	; 8
    8380:	08 f0       	brcs	.+2      	; 0x8384 <__ftoa_engine+0x6>
    8382:	27 e0       	ldi	r18, 0x07	; 7
    8384:	33 27       	eor	r19, r19
    8386:	da 01       	movw	r26, r20
    8388:	99 0f       	add	r25, r25
    838a:	31 1d       	adc	r19, r1
    838c:	87 fd       	sbrc	r24, 7
    838e:	91 60       	ori	r25, 0x01	; 1
    8390:	00 96       	adiw	r24, 0x00	; 0
    8392:	61 05       	cpc	r22, r1
    8394:	71 05       	cpc	r23, r1
    8396:	39 f4       	brne	.+14     	; 0x83a6 <__ftoa_engine+0x28>
    8398:	32 60       	ori	r19, 0x02	; 2
    839a:	2e 5f       	subi	r18, 0xFE	; 254
    839c:	3d 93       	st	X+, r19
    839e:	30 e3       	ldi	r19, 0x30	; 48
    83a0:	2a 95       	dec	r18
    83a2:	e1 f7       	brne	.-8      	; 0x839c <__ftoa_engine+0x1e>
    83a4:	08 95       	ret
    83a6:	9f 3f       	cpi	r25, 0xFF	; 255
    83a8:	30 f0       	brcs	.+12     	; 0x83b6 <__ftoa_engine+0x38>
    83aa:	80 38       	cpi	r24, 0x80	; 128
    83ac:	71 05       	cpc	r23, r1
    83ae:	61 05       	cpc	r22, r1
    83b0:	09 f0       	breq	.+2      	; 0x83b4 <__ftoa_engine+0x36>
    83b2:	3c 5f       	subi	r19, 0xFC	; 252
    83b4:	3c 5f       	subi	r19, 0xFC	; 252
    83b6:	3d 93       	st	X+, r19
    83b8:	91 30       	cpi	r25, 0x01	; 1
    83ba:	08 f0       	brcs	.+2      	; 0x83be <__ftoa_engine+0x40>
    83bc:	80 68       	ori	r24, 0x80	; 128
    83be:	91 1d       	adc	r25, r1
    83c0:	df 93       	push	r29
    83c2:	cf 93       	push	r28
    83c4:	1f 93       	push	r17
    83c6:	0f 93       	push	r16
    83c8:	ff 92       	push	r15
    83ca:	ef 92       	push	r14
    83cc:	19 2f       	mov	r17, r25
    83ce:	98 7f       	andi	r25, 0xF8	; 248
    83d0:	96 95       	lsr	r25
    83d2:	e9 2f       	mov	r30, r25
    83d4:	96 95       	lsr	r25
    83d6:	96 95       	lsr	r25
    83d8:	e9 0f       	add	r30, r25
    83da:	ff 27       	eor	r31, r31
    83dc:	e9 5f       	subi	r30, 0xF9	; 249
    83de:	f6 4f       	sbci	r31, 0xF6	; 246
    83e0:	99 27       	eor	r25, r25
    83e2:	33 27       	eor	r19, r19
    83e4:	ee 24       	eor	r14, r14
    83e6:	ff 24       	eor	r15, r15
    83e8:	a7 01       	movw	r20, r14
    83ea:	e7 01       	movw	r28, r14
    83ec:	05 90       	lpm	r0, Z+
    83ee:	08 94       	sec
    83f0:	07 94       	ror	r0
    83f2:	28 f4       	brcc	.+10     	; 0x83fe <__ftoa_engine+0x80>
    83f4:	36 0f       	add	r19, r22
    83f6:	e7 1e       	adc	r14, r23
    83f8:	f8 1e       	adc	r15, r24
    83fa:	49 1f       	adc	r20, r25
    83fc:	51 1d       	adc	r21, r1
    83fe:	66 0f       	add	r22, r22
    8400:	77 1f       	adc	r23, r23
    8402:	88 1f       	adc	r24, r24
    8404:	99 1f       	adc	r25, r25
    8406:	06 94       	lsr	r0
    8408:	a1 f7       	brne	.-24     	; 0x83f2 <__ftoa_engine+0x74>
    840a:	05 90       	lpm	r0, Z+
    840c:	07 94       	ror	r0
    840e:	28 f4       	brcc	.+10     	; 0x841a <__ftoa_engine+0x9c>
    8410:	e7 0e       	add	r14, r23
    8412:	f8 1e       	adc	r15, r24
    8414:	49 1f       	adc	r20, r25
    8416:	56 1f       	adc	r21, r22
    8418:	c1 1d       	adc	r28, r1
    841a:	77 0f       	add	r23, r23
    841c:	88 1f       	adc	r24, r24
    841e:	99 1f       	adc	r25, r25
    8420:	66 1f       	adc	r22, r22
    8422:	06 94       	lsr	r0
    8424:	a1 f7       	brne	.-24     	; 0x840e <__ftoa_engine+0x90>
    8426:	05 90       	lpm	r0, Z+
    8428:	07 94       	ror	r0
    842a:	28 f4       	brcc	.+10     	; 0x8436 <__ftoa_engine+0xb8>
    842c:	f8 0e       	add	r15, r24
    842e:	49 1f       	adc	r20, r25
    8430:	56 1f       	adc	r21, r22
    8432:	c7 1f       	adc	r28, r23
    8434:	d1 1d       	adc	r29, r1
    8436:	88 0f       	add	r24, r24
    8438:	99 1f       	adc	r25, r25
    843a:	66 1f       	adc	r22, r22
    843c:	77 1f       	adc	r23, r23
    843e:	06 94       	lsr	r0
    8440:	a1 f7       	brne	.-24     	; 0x842a <__ftoa_engine+0xac>
    8442:	05 90       	lpm	r0, Z+
    8444:	07 94       	ror	r0
    8446:	20 f4       	brcc	.+8      	; 0x8450 <__ftoa_engine+0xd2>
    8448:	49 0f       	add	r20, r25
    844a:	56 1f       	adc	r21, r22
    844c:	c7 1f       	adc	r28, r23
    844e:	d8 1f       	adc	r29, r24
    8450:	99 0f       	add	r25, r25
    8452:	66 1f       	adc	r22, r22
    8454:	77 1f       	adc	r23, r23
    8456:	88 1f       	adc	r24, r24
    8458:	06 94       	lsr	r0
    845a:	a9 f7       	brne	.-22     	; 0x8446 <__ftoa_engine+0xc8>
    845c:	84 91       	lpm	r24, Z+
    845e:	10 95       	com	r17
    8460:	17 70       	andi	r17, 0x07	; 7
    8462:	41 f0       	breq	.+16     	; 0x8474 <__ftoa_engine+0xf6>
    8464:	d6 95       	lsr	r29
    8466:	c7 95       	ror	r28
    8468:	57 95       	ror	r21
    846a:	47 95       	ror	r20
    846c:	f7 94       	ror	r15
    846e:	e7 94       	ror	r14
    8470:	1a 95       	dec	r17
    8472:	c1 f7       	brne	.-16     	; 0x8464 <__ftoa_engine+0xe6>
    8474:	ed ea       	ldi	r30, 0xAD	; 173
    8476:	f8 e0       	ldi	r31, 0x08	; 8
    8478:	68 94       	set
    847a:	15 90       	lpm	r1, Z+
    847c:	15 91       	lpm	r17, Z+
    847e:	35 91       	lpm	r19, Z+
    8480:	65 91       	lpm	r22, Z+
    8482:	95 91       	lpm	r25, Z+
    8484:	05 90       	lpm	r0, Z+
    8486:	7f e2       	ldi	r23, 0x2F	; 47
    8488:	73 95       	inc	r23
    848a:	e1 18       	sub	r14, r1
    848c:	f1 0a       	sbc	r15, r17
    848e:	43 0b       	sbc	r20, r19
    8490:	56 0b       	sbc	r21, r22
    8492:	c9 0b       	sbc	r28, r25
    8494:	d0 09       	sbc	r29, r0
    8496:	c0 f7       	brcc	.-16     	; 0x8488 <__ftoa_engine+0x10a>
    8498:	e1 0c       	add	r14, r1
    849a:	f1 1e       	adc	r15, r17
    849c:	43 1f       	adc	r20, r19
    849e:	56 1f       	adc	r21, r22
    84a0:	c9 1f       	adc	r28, r25
    84a2:	d0 1d       	adc	r29, r0
    84a4:	7e f4       	brtc	.+30     	; 0x84c4 <__ftoa_engine+0x146>
    84a6:	70 33       	cpi	r23, 0x30	; 48
    84a8:	11 f4       	brne	.+4      	; 0x84ae <__ftoa_engine+0x130>
    84aa:	8a 95       	dec	r24
    84ac:	e6 cf       	rjmp	.-52     	; 0x847a <__ftoa_engine+0xfc>
    84ae:	e8 94       	clt
    84b0:	01 50       	subi	r16, 0x01	; 1
    84b2:	30 f0       	brcs	.+12     	; 0x84c0 <__ftoa_engine+0x142>
    84b4:	08 0f       	add	r16, r24
    84b6:	0a f4       	brpl	.+2      	; 0x84ba <__ftoa_engine+0x13c>
    84b8:	00 27       	eor	r16, r16
    84ba:	02 17       	cp	r16, r18
    84bc:	08 f4       	brcc	.+2      	; 0x84c0 <__ftoa_engine+0x142>
    84be:	20 2f       	mov	r18, r16
    84c0:	23 95       	inc	r18
    84c2:	02 2f       	mov	r16, r18
    84c4:	7a 33       	cpi	r23, 0x3A	; 58
    84c6:	28 f0       	brcs	.+10     	; 0x84d2 <__ftoa_engine+0x154>
    84c8:	79 e3       	ldi	r23, 0x39	; 57
    84ca:	7d 93       	st	X+, r23
    84cc:	2a 95       	dec	r18
    84ce:	e9 f7       	brne	.-6      	; 0x84ca <__ftoa_engine+0x14c>
    84d0:	10 c0       	rjmp	.+32     	; 0x84f2 <__ftoa_engine+0x174>
    84d2:	7d 93       	st	X+, r23
    84d4:	2a 95       	dec	r18
    84d6:	89 f6       	brne	.-94     	; 0x847a <__ftoa_engine+0xfc>
    84d8:	06 94       	lsr	r0
    84da:	97 95       	ror	r25
    84dc:	67 95       	ror	r22
    84de:	37 95       	ror	r19
    84e0:	17 95       	ror	r17
    84e2:	17 94       	ror	r1
    84e4:	e1 18       	sub	r14, r1
    84e6:	f1 0a       	sbc	r15, r17
    84e8:	43 0b       	sbc	r20, r19
    84ea:	56 0b       	sbc	r21, r22
    84ec:	c9 0b       	sbc	r28, r25
    84ee:	d0 09       	sbc	r29, r0
    84f0:	98 f0       	brcs	.+38     	; 0x8518 <__ftoa_engine+0x19a>
    84f2:	23 95       	inc	r18
    84f4:	7e 91       	ld	r23, -X
    84f6:	73 95       	inc	r23
    84f8:	7a 33       	cpi	r23, 0x3A	; 58
    84fa:	08 f0       	brcs	.+2      	; 0x84fe <__ftoa_engine+0x180>
    84fc:	70 e3       	ldi	r23, 0x30	; 48
    84fe:	7c 93       	st	X, r23
    8500:	20 13       	cpse	r18, r16
    8502:	b8 f7       	brcc	.-18     	; 0x84f2 <__ftoa_engine+0x174>
    8504:	7e 91       	ld	r23, -X
    8506:	70 61       	ori	r23, 0x10	; 16
    8508:	7d 93       	st	X+, r23
    850a:	30 f0       	brcs	.+12     	; 0x8518 <__ftoa_engine+0x19a>
    850c:	83 95       	inc	r24
    850e:	71 e3       	ldi	r23, 0x31	; 49
    8510:	7d 93       	st	X+, r23
    8512:	70 e3       	ldi	r23, 0x30	; 48
    8514:	2a 95       	dec	r18
    8516:	e1 f7       	brne	.-8      	; 0x8510 <__ftoa_engine+0x192>
    8518:	11 24       	eor	r1, r1
    851a:	ef 90       	pop	r14
    851c:	ff 90       	pop	r15
    851e:	0f 91       	pop	r16
    8520:	1f 91       	pop	r17
    8522:	cf 91       	pop	r28
    8524:	df 91       	pop	r29
    8526:	99 27       	eor	r25, r25
    8528:	87 fd       	sbrc	r24, 7
    852a:	90 95       	com	r25
    852c:	08 95       	ret

0000852e <strnlen_P>:
    852e:	fc 01       	movw	r30, r24
    8530:	05 90       	lpm	r0, Z+
    8532:	61 50       	subi	r22, 0x01	; 1
    8534:	70 40       	sbci	r23, 0x00	; 0
    8536:	01 10       	cpse	r0, r1
    8538:	d8 f7       	brcc	.-10     	; 0x8530 <strnlen_P+0x2>
    853a:	80 95       	com	r24
    853c:	90 95       	com	r25
    853e:	8e 0f       	add	r24, r30
    8540:	9f 1f       	adc	r25, r31
    8542:	08 95       	ret

00008544 <strnlen>:
    8544:	fc 01       	movw	r30, r24
    8546:	61 50       	subi	r22, 0x01	; 1
    8548:	70 40       	sbci	r23, 0x00	; 0
    854a:	01 90       	ld	r0, Z+
    854c:	01 10       	cpse	r0, r1
    854e:	d8 f7       	brcc	.-10     	; 0x8546 <strnlen+0x2>
    8550:	80 95       	com	r24
    8552:	90 95       	com	r25
    8554:	8e 0f       	add	r24, r30
    8556:	9f 1f       	adc	r25, r31
    8558:	08 95       	ret

0000855a <fdevopen>:
    855a:	0f 93       	push	r16
    855c:	1f 93       	push	r17
    855e:	cf 93       	push	r28
    8560:	df 93       	push	r29
    8562:	8c 01       	movw	r16, r24
    8564:	eb 01       	movw	r28, r22
    8566:	00 97       	sbiw	r24, 0x00	; 0
    8568:	11 f4       	brne	.+4      	; 0x856e <fdevopen+0x14>
    856a:	20 97       	sbiw	r28, 0x00	; 0
    856c:	c9 f1       	breq	.+114    	; 0x85e0 <fdevopen+0x86>
    856e:	81 e0       	ldi	r24, 0x01	; 1
    8570:	90 e0       	ldi	r25, 0x00	; 0
    8572:	6e e0       	ldi	r22, 0x0E	; 14
    8574:	70 e0       	ldi	r23, 0x00	; 0
    8576:	0e 94 52 44 	call	0x88a4	; 0x88a4 <calloc>
    857a:	fc 01       	movw	r30, r24
    857c:	9c 01       	movw	r18, r24
    857e:	00 97       	sbiw	r24, 0x00	; 0
    8580:	89 f1       	breq	.+98     	; 0x85e4 <fdevopen+0x8a>
    8582:	80 e8       	ldi	r24, 0x80	; 128
    8584:	83 83       	std	Z+3, r24	; 0x03
    8586:	20 97       	sbiw	r28, 0x00	; 0
    8588:	71 f0       	breq	.+28     	; 0x85a6 <fdevopen+0x4c>
    858a:	d3 87       	std	Z+11, r29	; 0x0b
    858c:	c2 87       	std	Z+10, r28	; 0x0a
    858e:	81 e8       	ldi	r24, 0x81	; 129
    8590:	83 83       	std	Z+3, r24	; 0x03
    8592:	80 91 21 07 	lds	r24, 0x0721
    8596:	90 91 22 07 	lds	r25, 0x0722
    859a:	00 97       	sbiw	r24, 0x00	; 0
    859c:	21 f4       	brne	.+8      	; 0x85a6 <fdevopen+0x4c>
    859e:	f0 93 22 07 	sts	0x0722, r31
    85a2:	e0 93 21 07 	sts	0x0721, r30
    85a6:	01 15       	cp	r16, r1
    85a8:	11 05       	cpc	r17, r1
    85aa:	e1 f0       	breq	.+56     	; 0x85e4 <fdevopen+0x8a>
    85ac:	11 87       	std	Z+9, r17	; 0x09
    85ae:	00 87       	std	Z+8, r16	; 0x08
    85b0:	83 81       	ldd	r24, Z+3	; 0x03
    85b2:	82 60       	ori	r24, 0x02	; 2
    85b4:	83 83       	std	Z+3, r24	; 0x03
    85b6:	80 91 23 07 	lds	r24, 0x0723
    85ba:	90 91 24 07 	lds	r25, 0x0724
    85be:	00 97       	sbiw	r24, 0x00	; 0
    85c0:	89 f4       	brne	.+34     	; 0x85e4 <fdevopen+0x8a>
    85c2:	f0 93 24 07 	sts	0x0724, r31
    85c6:	e0 93 23 07 	sts	0x0723, r30
    85ca:	80 91 25 07 	lds	r24, 0x0725
    85ce:	90 91 26 07 	lds	r25, 0x0726
    85d2:	00 97       	sbiw	r24, 0x00	; 0
    85d4:	39 f4       	brne	.+14     	; 0x85e4 <fdevopen+0x8a>
    85d6:	f0 93 26 07 	sts	0x0726, r31
    85da:	e0 93 25 07 	sts	0x0725, r30
    85de:	02 c0       	rjmp	.+4      	; 0x85e4 <fdevopen+0x8a>
    85e0:	20 e0       	ldi	r18, 0x00	; 0
    85e2:	30 e0       	ldi	r19, 0x00	; 0
    85e4:	c9 01       	movw	r24, r18
    85e6:	df 91       	pop	r29
    85e8:	cf 91       	pop	r28
    85ea:	1f 91       	pop	r17
    85ec:	0f 91       	pop	r16
    85ee:	08 95       	ret

000085f0 <fgetc>:
    85f0:	cf 93       	push	r28
    85f2:	df 93       	push	r29
    85f4:	ec 01       	movw	r28, r24
    85f6:	3b 81       	ldd	r19, Y+3	; 0x03
    85f8:	30 ff       	sbrs	r19, 0
    85fa:	36 c0       	rjmp	.+108    	; 0x8668 <fgetc+0x78>
    85fc:	36 ff       	sbrs	r19, 6
    85fe:	09 c0       	rjmp	.+18     	; 0x8612 <fgetc+0x22>
    8600:	3f 7b       	andi	r19, 0xBF	; 191
    8602:	3b 83       	std	Y+3, r19	; 0x03
    8604:	8e 81       	ldd	r24, Y+6	; 0x06
    8606:	9f 81       	ldd	r25, Y+7	; 0x07
    8608:	01 96       	adiw	r24, 0x01	; 1
    860a:	9f 83       	std	Y+7, r25	; 0x07
    860c:	8e 83       	std	Y+6, r24	; 0x06
    860e:	2a 81       	ldd	r18, Y+2	; 0x02
    8610:	29 c0       	rjmp	.+82     	; 0x8664 <fgetc+0x74>
    8612:	32 ff       	sbrs	r19, 2
    8614:	0f c0       	rjmp	.+30     	; 0x8634 <fgetc+0x44>
    8616:	e8 81       	ld	r30, Y
    8618:	f9 81       	ldd	r31, Y+1	; 0x01
    861a:	80 81       	ld	r24, Z
    861c:	99 27       	eor	r25, r25
    861e:	87 fd       	sbrc	r24, 7
    8620:	90 95       	com	r25
    8622:	00 97       	sbiw	r24, 0x00	; 0
    8624:	19 f4       	brne	.+6      	; 0x862c <fgetc+0x3c>
    8626:	30 62       	ori	r19, 0x20	; 32
    8628:	3b 83       	std	Y+3, r19	; 0x03
    862a:	1e c0       	rjmp	.+60     	; 0x8668 <fgetc+0x78>
    862c:	31 96       	adiw	r30, 0x01	; 1
    862e:	f9 83       	std	Y+1, r31	; 0x01
    8630:	e8 83       	st	Y, r30
    8632:	11 c0       	rjmp	.+34     	; 0x8656 <fgetc+0x66>
    8634:	ea 85       	ldd	r30, Y+10	; 0x0a
    8636:	fb 85       	ldd	r31, Y+11	; 0x0b
    8638:	ce 01       	movw	r24, r28
    863a:	09 95       	icall
    863c:	97 ff       	sbrs	r25, 7
    863e:	0b c0       	rjmp	.+22     	; 0x8656 <fgetc+0x66>
    8640:	2b 81       	ldd	r18, Y+3	; 0x03
    8642:	3f ef       	ldi	r19, 0xFF	; 255
    8644:	8f 3f       	cpi	r24, 0xFF	; 255
    8646:	93 07       	cpc	r25, r19
    8648:	11 f4       	brne	.+4      	; 0x864e <fgetc+0x5e>
    864a:	80 e1       	ldi	r24, 0x10	; 16
    864c:	01 c0       	rjmp	.+2      	; 0x8650 <fgetc+0x60>
    864e:	80 e2       	ldi	r24, 0x20	; 32
    8650:	82 2b       	or	r24, r18
    8652:	8b 83       	std	Y+3, r24	; 0x03
    8654:	09 c0       	rjmp	.+18     	; 0x8668 <fgetc+0x78>
    8656:	2e 81       	ldd	r18, Y+6	; 0x06
    8658:	3f 81       	ldd	r19, Y+7	; 0x07
    865a:	2f 5f       	subi	r18, 0xFF	; 255
    865c:	3f 4f       	sbci	r19, 0xFF	; 255
    865e:	3f 83       	std	Y+7, r19	; 0x07
    8660:	2e 83       	std	Y+6, r18	; 0x06
    8662:	28 2f       	mov	r18, r24
    8664:	30 e0       	ldi	r19, 0x00	; 0
    8666:	02 c0       	rjmp	.+4      	; 0x866c <fgetc+0x7c>
    8668:	2f ef       	ldi	r18, 0xFF	; 255
    866a:	3f ef       	ldi	r19, 0xFF	; 255
    866c:	c9 01       	movw	r24, r18
    866e:	df 91       	pop	r29
    8670:	cf 91       	pop	r28
    8672:	08 95       	ret

00008674 <fputc>:
    8674:	0f 93       	push	r16
    8676:	1f 93       	push	r17
    8678:	cf 93       	push	r28
    867a:	df 93       	push	r29
    867c:	8c 01       	movw	r16, r24
    867e:	eb 01       	movw	r28, r22
    8680:	8b 81       	ldd	r24, Y+3	; 0x03
    8682:	81 ff       	sbrs	r24, 1
    8684:	1b c0       	rjmp	.+54     	; 0x86bc <fputc+0x48>
    8686:	82 ff       	sbrs	r24, 2
    8688:	0d c0       	rjmp	.+26     	; 0x86a4 <fputc+0x30>
    868a:	2e 81       	ldd	r18, Y+6	; 0x06
    868c:	3f 81       	ldd	r19, Y+7	; 0x07
    868e:	8c 81       	ldd	r24, Y+4	; 0x04
    8690:	9d 81       	ldd	r25, Y+5	; 0x05
    8692:	28 17       	cp	r18, r24
    8694:	39 07       	cpc	r19, r25
    8696:	64 f4       	brge	.+24     	; 0x86b0 <fputc+0x3c>
    8698:	e8 81       	ld	r30, Y
    869a:	f9 81       	ldd	r31, Y+1	; 0x01
    869c:	01 93       	st	Z+, r16
    869e:	f9 83       	std	Y+1, r31	; 0x01
    86a0:	e8 83       	st	Y, r30
    86a2:	06 c0       	rjmp	.+12     	; 0x86b0 <fputc+0x3c>
    86a4:	e8 85       	ldd	r30, Y+8	; 0x08
    86a6:	f9 85       	ldd	r31, Y+9	; 0x09
    86a8:	80 2f       	mov	r24, r16
    86aa:	09 95       	icall
    86ac:	00 97       	sbiw	r24, 0x00	; 0
    86ae:	31 f4       	brne	.+12     	; 0x86bc <fputc+0x48>
    86b0:	8e 81       	ldd	r24, Y+6	; 0x06
    86b2:	9f 81       	ldd	r25, Y+7	; 0x07
    86b4:	01 96       	adiw	r24, 0x01	; 1
    86b6:	9f 83       	std	Y+7, r25	; 0x07
    86b8:	8e 83       	std	Y+6, r24	; 0x06
    86ba:	02 c0       	rjmp	.+4      	; 0x86c0 <fputc+0x4c>
    86bc:	0f ef       	ldi	r16, 0xFF	; 255
    86be:	1f ef       	ldi	r17, 0xFF	; 255
    86c0:	c8 01       	movw	r24, r16
    86c2:	df 91       	pop	r29
    86c4:	cf 91       	pop	r28
    86c6:	1f 91       	pop	r17
    86c8:	0f 91       	pop	r16
    86ca:	08 95       	ret

000086cc <printf>:
    86cc:	df 93       	push	r29
    86ce:	cf 93       	push	r28
    86d0:	cd b7       	in	r28, 0x3d	; 61
    86d2:	de b7       	in	r29, 0x3e	; 62
    86d4:	fe 01       	movw	r30, r28
    86d6:	35 96       	adiw	r30, 0x05	; 5
    86d8:	61 91       	ld	r22, Z+
    86da:	71 91       	ld	r23, Z+
    86dc:	80 91 23 07 	lds	r24, 0x0723
    86e0:	90 91 24 07 	lds	r25, 0x0724
    86e4:	af 01       	movw	r20, r30
    86e6:	0e 94 0d 3a 	call	0x741a	; 0x741a <vfprintf>
    86ea:	cf 91       	pop	r28
    86ec:	df 91       	pop	r29
    86ee:	08 95       	ret

000086f0 <puts>:
    86f0:	ef 92       	push	r14
    86f2:	ff 92       	push	r15
    86f4:	0f 93       	push	r16
    86f6:	1f 93       	push	r17
    86f8:	cf 93       	push	r28
    86fa:	df 93       	push	r29
    86fc:	8c 01       	movw	r16, r24
    86fe:	e0 91 23 07 	lds	r30, 0x0723
    8702:	f0 91 24 07 	lds	r31, 0x0724
    8706:	83 81       	ldd	r24, Z+3	; 0x03
    8708:	81 ff       	sbrs	r24, 1
    870a:	1f c0       	rjmp	.+62     	; 0x874a <puts+0x5a>
    870c:	c0 e0       	ldi	r28, 0x00	; 0
    870e:	d0 e0       	ldi	r29, 0x00	; 0
    8710:	0a c0       	rjmp	.+20     	; 0x8726 <puts+0x36>
    8712:	db 01       	movw	r26, r22
    8714:	18 96       	adiw	r26, 0x08	; 8
    8716:	ed 91       	ld	r30, X+
    8718:	fc 91       	ld	r31, X
    871a:	19 97       	sbiw	r26, 0x09	; 9
    871c:	09 95       	icall
    871e:	00 97       	sbiw	r24, 0x00	; 0
    8720:	11 f0       	breq	.+4      	; 0x8726 <puts+0x36>
    8722:	cf ef       	ldi	r28, 0xFF	; 255
    8724:	df ef       	ldi	r29, 0xFF	; 255
    8726:	f8 01       	movw	r30, r16
    8728:	81 91       	ld	r24, Z+
    872a:	8f 01       	movw	r16, r30
    872c:	60 91 23 07 	lds	r22, 0x0723
    8730:	70 91 24 07 	lds	r23, 0x0724
    8734:	88 23       	and	r24, r24
    8736:	69 f7       	brne	.-38     	; 0x8712 <puts+0x22>
    8738:	db 01       	movw	r26, r22
    873a:	18 96       	adiw	r26, 0x08	; 8
    873c:	ed 91       	ld	r30, X+
    873e:	fc 91       	ld	r31, X
    8740:	19 97       	sbiw	r26, 0x09	; 9
    8742:	8a e0       	ldi	r24, 0x0A	; 10
    8744:	09 95       	icall
    8746:	00 97       	sbiw	r24, 0x00	; 0
    8748:	11 f0       	breq	.+4      	; 0x874e <puts+0x5e>
    874a:	cf ef       	ldi	r28, 0xFF	; 255
    874c:	df ef       	ldi	r29, 0xFF	; 255
    874e:	ce 01       	movw	r24, r28
    8750:	df 91       	pop	r29
    8752:	cf 91       	pop	r28
    8754:	1f 91       	pop	r17
    8756:	0f 91       	pop	r16
    8758:	ff 90       	pop	r15
    875a:	ef 90       	pop	r14
    875c:	08 95       	ret

0000875e <sprintf>:
    875e:	0f 93       	push	r16
    8760:	1f 93       	push	r17
    8762:	df 93       	push	r29
    8764:	cf 93       	push	r28
    8766:	cd b7       	in	r28, 0x3d	; 61
    8768:	de b7       	in	r29, 0x3e	; 62
    876a:	2e 97       	sbiw	r28, 0x0e	; 14
    876c:	0f b6       	in	r0, 0x3f	; 63
    876e:	f8 94       	cli
    8770:	de bf       	out	0x3e, r29	; 62
    8772:	0f be       	out	0x3f, r0	; 63
    8774:	cd bf       	out	0x3d, r28	; 61
    8776:	0d 89       	ldd	r16, Y+21	; 0x15
    8778:	1e 89       	ldd	r17, Y+22	; 0x16
    877a:	86 e0       	ldi	r24, 0x06	; 6
    877c:	8c 83       	std	Y+4, r24	; 0x04
    877e:	1a 83       	std	Y+2, r17	; 0x02
    8780:	09 83       	std	Y+1, r16	; 0x01
    8782:	8f ef       	ldi	r24, 0xFF	; 255
    8784:	9f e7       	ldi	r25, 0x7F	; 127
    8786:	9e 83       	std	Y+6, r25	; 0x06
    8788:	8d 83       	std	Y+5, r24	; 0x05
    878a:	9e 01       	movw	r18, r28
    878c:	27 5e       	subi	r18, 0xE7	; 231
    878e:	3f 4f       	sbci	r19, 0xFF	; 255
    8790:	ce 01       	movw	r24, r28
    8792:	01 96       	adiw	r24, 0x01	; 1
    8794:	6f 89       	ldd	r22, Y+23	; 0x17
    8796:	78 8d       	ldd	r23, Y+24	; 0x18
    8798:	a9 01       	movw	r20, r18
    879a:	0e 94 0d 3a 	call	0x741a	; 0x741a <vfprintf>
    879e:	ef 81       	ldd	r30, Y+7	; 0x07
    87a0:	f8 85       	ldd	r31, Y+8	; 0x08
    87a2:	e0 0f       	add	r30, r16
    87a4:	f1 1f       	adc	r31, r17
    87a6:	10 82       	st	Z, r1
    87a8:	2e 96       	adiw	r28, 0x0e	; 14
    87aa:	0f b6       	in	r0, 0x3f	; 63
    87ac:	f8 94       	cli
    87ae:	de bf       	out	0x3e, r29	; 62
    87b0:	0f be       	out	0x3f, r0	; 63
    87b2:	cd bf       	out	0x3d, r28	; 61
    87b4:	cf 91       	pop	r28
    87b6:	df 91       	pop	r29
    87b8:	1f 91       	pop	r17
    87ba:	0f 91       	pop	r16
    87bc:	08 95       	ret

000087be <__ultoa_invert>:
    87be:	fa 01       	movw	r30, r20
    87c0:	aa 27       	eor	r26, r26
    87c2:	28 30       	cpi	r18, 0x08	; 8
    87c4:	51 f1       	breq	.+84     	; 0x881a <__ultoa_invert+0x5c>
    87c6:	20 31       	cpi	r18, 0x10	; 16
    87c8:	81 f1       	breq	.+96     	; 0x882a <__ultoa_invert+0x6c>
    87ca:	e8 94       	clt
    87cc:	6f 93       	push	r22
    87ce:	6e 7f       	andi	r22, 0xFE	; 254
    87d0:	6e 5f       	subi	r22, 0xFE	; 254
    87d2:	7f 4f       	sbci	r23, 0xFF	; 255
    87d4:	8f 4f       	sbci	r24, 0xFF	; 255
    87d6:	9f 4f       	sbci	r25, 0xFF	; 255
    87d8:	af 4f       	sbci	r26, 0xFF	; 255
    87da:	b1 e0       	ldi	r27, 0x01	; 1
    87dc:	3e d0       	rcall	.+124    	; 0x885a <__ultoa_invert+0x9c>
    87de:	b4 e0       	ldi	r27, 0x04	; 4
    87e0:	3c d0       	rcall	.+120    	; 0x885a <__ultoa_invert+0x9c>
    87e2:	67 0f       	add	r22, r23
    87e4:	78 1f       	adc	r23, r24
    87e6:	89 1f       	adc	r24, r25
    87e8:	9a 1f       	adc	r25, r26
    87ea:	a1 1d       	adc	r26, r1
    87ec:	68 0f       	add	r22, r24
    87ee:	79 1f       	adc	r23, r25
    87f0:	8a 1f       	adc	r24, r26
    87f2:	91 1d       	adc	r25, r1
    87f4:	a1 1d       	adc	r26, r1
    87f6:	6a 0f       	add	r22, r26
    87f8:	71 1d       	adc	r23, r1
    87fa:	81 1d       	adc	r24, r1
    87fc:	91 1d       	adc	r25, r1
    87fe:	a1 1d       	adc	r26, r1
    8800:	20 d0       	rcall	.+64     	; 0x8842 <__ultoa_invert+0x84>
    8802:	09 f4       	brne	.+2      	; 0x8806 <__ultoa_invert+0x48>
    8804:	68 94       	set
    8806:	3f 91       	pop	r19
    8808:	2a e0       	ldi	r18, 0x0A	; 10
    880a:	26 9f       	mul	r18, r22
    880c:	11 24       	eor	r1, r1
    880e:	30 19       	sub	r19, r0
    8810:	30 5d       	subi	r19, 0xD0	; 208
    8812:	31 93       	st	Z+, r19
    8814:	de f6       	brtc	.-74     	; 0x87cc <__ultoa_invert+0xe>
    8816:	cf 01       	movw	r24, r30
    8818:	08 95       	ret
    881a:	46 2f       	mov	r20, r22
    881c:	47 70       	andi	r20, 0x07	; 7
    881e:	40 5d       	subi	r20, 0xD0	; 208
    8820:	41 93       	st	Z+, r20
    8822:	b3 e0       	ldi	r27, 0x03	; 3
    8824:	0f d0       	rcall	.+30     	; 0x8844 <__ultoa_invert+0x86>
    8826:	c9 f7       	brne	.-14     	; 0x881a <__ultoa_invert+0x5c>
    8828:	f6 cf       	rjmp	.-20     	; 0x8816 <__ultoa_invert+0x58>
    882a:	46 2f       	mov	r20, r22
    882c:	4f 70       	andi	r20, 0x0F	; 15
    882e:	40 5d       	subi	r20, 0xD0	; 208
    8830:	4a 33       	cpi	r20, 0x3A	; 58
    8832:	18 f0       	brcs	.+6      	; 0x883a <__ultoa_invert+0x7c>
    8834:	49 5d       	subi	r20, 0xD9	; 217
    8836:	31 fd       	sbrc	r19, 1
    8838:	40 52       	subi	r20, 0x20	; 32
    883a:	41 93       	st	Z+, r20
    883c:	02 d0       	rcall	.+4      	; 0x8842 <__ultoa_invert+0x84>
    883e:	a9 f7       	brne	.-22     	; 0x882a <__ultoa_invert+0x6c>
    8840:	ea cf       	rjmp	.-44     	; 0x8816 <__ultoa_invert+0x58>
    8842:	b4 e0       	ldi	r27, 0x04	; 4
    8844:	a6 95       	lsr	r26
    8846:	97 95       	ror	r25
    8848:	87 95       	ror	r24
    884a:	77 95       	ror	r23
    884c:	67 95       	ror	r22
    884e:	ba 95       	dec	r27
    8850:	c9 f7       	brne	.-14     	; 0x8844 <__ultoa_invert+0x86>
    8852:	00 97       	sbiw	r24, 0x00	; 0
    8854:	61 05       	cpc	r22, r1
    8856:	71 05       	cpc	r23, r1
    8858:	08 95       	ret
    885a:	9b 01       	movw	r18, r22
    885c:	ac 01       	movw	r20, r24
    885e:	0a 2e       	mov	r0, r26
    8860:	06 94       	lsr	r0
    8862:	57 95       	ror	r21
    8864:	47 95       	ror	r20
    8866:	37 95       	ror	r19
    8868:	27 95       	ror	r18
    886a:	ba 95       	dec	r27
    886c:	c9 f7       	brne	.-14     	; 0x8860 <__ultoa_invert+0xa2>
    886e:	62 0f       	add	r22, r18
    8870:	73 1f       	adc	r23, r19
    8872:	84 1f       	adc	r24, r20
    8874:	95 1f       	adc	r25, r21
    8876:	a0 1d       	adc	r26, r0
    8878:	08 95       	ret

0000887a <__eerd_byte_m128>:
    887a:	e1 99       	sbic	0x1c, 1	; 28
    887c:	fe cf       	rjmp	.-4      	; 0x887a <__eerd_byte_m128>
    887e:	9f bb       	out	0x1f, r25	; 31
    8880:	8e bb       	out	0x1e, r24	; 30
    8882:	e0 9a       	sbi	0x1c, 0	; 28
    8884:	99 27       	eor	r25, r25
    8886:	8d b3       	in	r24, 0x1d	; 29
    8888:	08 95       	ret

0000888a <__eewr_byte_m128>:
    888a:	26 2f       	mov	r18, r22

0000888c <__eewr_r18_m128>:
    888c:	e1 99       	sbic	0x1c, 1	; 28
    888e:	fe cf       	rjmp	.-4      	; 0x888c <__eewr_r18_m128>
    8890:	9f bb       	out	0x1f, r25	; 31
    8892:	8e bb       	out	0x1e, r24	; 30
    8894:	2d bb       	out	0x1d, r18	; 29
    8896:	0f b6       	in	r0, 0x3f	; 63
    8898:	f8 94       	cli
    889a:	e2 9a       	sbi	0x1c, 2	; 28
    889c:	e1 9a       	sbi	0x1c, 1	; 28
    889e:	0f be       	out	0x3f, r0	; 63
    88a0:	01 96       	adiw	r24, 0x01	; 1
    88a2:	08 95       	ret

000088a4 <calloc>:
    88a4:	ef 92       	push	r14
    88a6:	ff 92       	push	r15
    88a8:	0f 93       	push	r16
    88aa:	1f 93       	push	r17
    88ac:	cf 93       	push	r28
    88ae:	df 93       	push	r29
    88b0:	68 9f       	mul	r22, r24
    88b2:	80 01       	movw	r16, r0
    88b4:	69 9f       	mul	r22, r25
    88b6:	10 0d       	add	r17, r0
    88b8:	78 9f       	mul	r23, r24
    88ba:	10 0d       	add	r17, r0
    88bc:	11 24       	eor	r1, r1
    88be:	c8 01       	movw	r24, r16
    88c0:	0e 94 77 44 	call	0x88ee	; 0x88ee <malloc>
    88c4:	e8 2e       	mov	r14, r24
    88c6:	e7 01       	movw	r28, r14
    88c8:	7e 01       	movw	r14, r28
    88ca:	f9 2e       	mov	r15, r25
    88cc:	e7 01       	movw	r28, r14
    88ce:	20 97       	sbiw	r28, 0x00	; 0
    88d0:	31 f0       	breq	.+12     	; 0x88de <calloc+0x3a>
    88d2:	8e 2d       	mov	r24, r14
    88d4:	60 e0       	ldi	r22, 0x00	; 0
    88d6:	70 e0       	ldi	r23, 0x00	; 0
    88d8:	a8 01       	movw	r20, r16
    88da:	0e 94 aa 45 	call	0x8b54	; 0x8b54 <memset>
    88de:	ce 01       	movw	r24, r28
    88e0:	df 91       	pop	r29
    88e2:	cf 91       	pop	r28
    88e4:	1f 91       	pop	r17
    88e6:	0f 91       	pop	r16
    88e8:	ff 90       	pop	r15
    88ea:	ef 90       	pop	r14
    88ec:	08 95       	ret

000088ee <malloc>:
    88ee:	cf 93       	push	r28
    88f0:	df 93       	push	r29
    88f2:	82 30       	cpi	r24, 0x02	; 2
    88f4:	91 05       	cpc	r25, r1
    88f6:	10 f4       	brcc	.+4      	; 0x88fc <malloc+0xe>
    88f8:	82 e0       	ldi	r24, 0x02	; 2
    88fa:	90 e0       	ldi	r25, 0x00	; 0
    88fc:	e0 91 29 07 	lds	r30, 0x0729
    8900:	f0 91 2a 07 	lds	r31, 0x072A
    8904:	40 e0       	ldi	r20, 0x00	; 0
    8906:	50 e0       	ldi	r21, 0x00	; 0
    8908:	20 e0       	ldi	r18, 0x00	; 0
    890a:	30 e0       	ldi	r19, 0x00	; 0
    890c:	26 c0       	rjmp	.+76     	; 0x895a <malloc+0x6c>
    890e:	60 81       	ld	r22, Z
    8910:	71 81       	ldd	r23, Z+1	; 0x01
    8912:	68 17       	cp	r22, r24
    8914:	79 07       	cpc	r23, r25
    8916:	e0 f0       	brcs	.+56     	; 0x8950 <malloc+0x62>
    8918:	68 17       	cp	r22, r24
    891a:	79 07       	cpc	r23, r25
    891c:	81 f4       	brne	.+32     	; 0x893e <malloc+0x50>
    891e:	82 81       	ldd	r24, Z+2	; 0x02
    8920:	93 81       	ldd	r25, Z+3	; 0x03
    8922:	21 15       	cp	r18, r1
    8924:	31 05       	cpc	r19, r1
    8926:	31 f0       	breq	.+12     	; 0x8934 <malloc+0x46>
    8928:	d9 01       	movw	r26, r18
    892a:	13 96       	adiw	r26, 0x03	; 3
    892c:	9c 93       	st	X, r25
    892e:	8e 93       	st	-X, r24
    8930:	12 97       	sbiw	r26, 0x02	; 2
    8932:	2b c0       	rjmp	.+86     	; 0x898a <malloc+0x9c>
    8934:	90 93 2a 07 	sts	0x072A, r25
    8938:	80 93 29 07 	sts	0x0729, r24
    893c:	26 c0       	rjmp	.+76     	; 0x898a <malloc+0x9c>
    893e:	41 15       	cp	r20, r1
    8940:	51 05       	cpc	r21, r1
    8942:	19 f0       	breq	.+6      	; 0x894a <malloc+0x5c>
    8944:	64 17       	cp	r22, r20
    8946:	75 07       	cpc	r23, r21
    8948:	18 f4       	brcc	.+6      	; 0x8950 <malloc+0x62>
    894a:	ab 01       	movw	r20, r22
    894c:	e9 01       	movw	r28, r18
    894e:	df 01       	movw	r26, r30
    8950:	9f 01       	movw	r18, r30
    8952:	72 81       	ldd	r23, Z+2	; 0x02
    8954:	63 81       	ldd	r22, Z+3	; 0x03
    8956:	e7 2f       	mov	r30, r23
    8958:	f6 2f       	mov	r31, r22
    895a:	30 97       	sbiw	r30, 0x00	; 0
    895c:	c1 f6       	brne	.-80     	; 0x890e <malloc+0x20>
    895e:	41 15       	cp	r20, r1
    8960:	51 05       	cpc	r21, r1
    8962:	01 f1       	breq	.+64     	; 0x89a4 <malloc+0xb6>
    8964:	48 1b       	sub	r20, r24
    8966:	59 0b       	sbc	r21, r25
    8968:	44 30       	cpi	r20, 0x04	; 4
    896a:	51 05       	cpc	r21, r1
    896c:	80 f4       	brcc	.+32     	; 0x898e <malloc+0xa0>
    896e:	12 96       	adiw	r26, 0x02	; 2
    8970:	8d 91       	ld	r24, X+
    8972:	9c 91       	ld	r25, X
    8974:	13 97       	sbiw	r26, 0x03	; 3
    8976:	20 97       	sbiw	r28, 0x00	; 0
    8978:	19 f0       	breq	.+6      	; 0x8980 <malloc+0x92>
    897a:	9b 83       	std	Y+3, r25	; 0x03
    897c:	8a 83       	std	Y+2, r24	; 0x02
    897e:	04 c0       	rjmp	.+8      	; 0x8988 <malloc+0x9a>
    8980:	90 93 2a 07 	sts	0x072A, r25
    8984:	80 93 29 07 	sts	0x0729, r24
    8988:	fd 01       	movw	r30, r26
    898a:	32 96       	adiw	r30, 0x02	; 2
    898c:	46 c0       	rjmp	.+140    	; 0x8a1a <malloc+0x12c>
    898e:	fd 01       	movw	r30, r26
    8990:	e4 0f       	add	r30, r20
    8992:	f5 1f       	adc	r31, r21
    8994:	81 93       	st	Z+, r24
    8996:	91 93       	st	Z+, r25
    8998:	42 50       	subi	r20, 0x02	; 2
    899a:	50 40       	sbci	r21, 0x00	; 0
    899c:	11 96       	adiw	r26, 0x01	; 1
    899e:	5c 93       	st	X, r21
    89a0:	4e 93       	st	-X, r20
    89a2:	3b c0       	rjmp	.+118    	; 0x8a1a <malloc+0x12c>
    89a4:	20 91 27 07 	lds	r18, 0x0727
    89a8:	30 91 28 07 	lds	r19, 0x0728
    89ac:	21 15       	cp	r18, r1
    89ae:	31 05       	cpc	r19, r1
    89b0:	41 f4       	brne	.+16     	; 0x89c2 <malloc+0xd4>
    89b2:	20 91 75 03 	lds	r18, 0x0375
    89b6:	30 91 76 03 	lds	r19, 0x0376
    89ba:	30 93 28 07 	sts	0x0728, r19
    89be:	20 93 27 07 	sts	0x0727, r18
    89c2:	20 91 77 03 	lds	r18, 0x0377
    89c6:	30 91 78 03 	lds	r19, 0x0378
    89ca:	21 15       	cp	r18, r1
    89cc:	31 05       	cpc	r19, r1
    89ce:	41 f4       	brne	.+16     	; 0x89e0 <malloc+0xf2>
    89d0:	2d b7       	in	r18, 0x3d	; 61
    89d2:	3e b7       	in	r19, 0x3e	; 62
    89d4:	40 91 73 03 	lds	r20, 0x0373
    89d8:	50 91 74 03 	lds	r21, 0x0374
    89dc:	24 1b       	sub	r18, r20
    89de:	35 0b       	sbc	r19, r21
    89e0:	e0 91 27 07 	lds	r30, 0x0727
    89e4:	f0 91 28 07 	lds	r31, 0x0728
    89e8:	e2 17       	cp	r30, r18
    89ea:	f3 07       	cpc	r31, r19
    89ec:	a0 f4       	brcc	.+40     	; 0x8a16 <malloc+0x128>
    89ee:	2e 1b       	sub	r18, r30
    89f0:	3f 0b       	sbc	r19, r31
    89f2:	28 17       	cp	r18, r24
    89f4:	39 07       	cpc	r19, r25
    89f6:	78 f0       	brcs	.+30     	; 0x8a16 <malloc+0x128>
    89f8:	ac 01       	movw	r20, r24
    89fa:	4e 5f       	subi	r20, 0xFE	; 254
    89fc:	5f 4f       	sbci	r21, 0xFF	; 255
    89fe:	24 17       	cp	r18, r20
    8a00:	35 07       	cpc	r19, r21
    8a02:	48 f0       	brcs	.+18     	; 0x8a16 <malloc+0x128>
    8a04:	4e 0f       	add	r20, r30
    8a06:	5f 1f       	adc	r21, r31
    8a08:	50 93 28 07 	sts	0x0728, r21
    8a0c:	40 93 27 07 	sts	0x0727, r20
    8a10:	81 93       	st	Z+, r24
    8a12:	91 93       	st	Z+, r25
    8a14:	02 c0       	rjmp	.+4      	; 0x8a1a <malloc+0x12c>
    8a16:	e0 e0       	ldi	r30, 0x00	; 0
    8a18:	f0 e0       	ldi	r31, 0x00	; 0
    8a1a:	cf 01       	movw	r24, r30
    8a1c:	df 91       	pop	r29
    8a1e:	cf 91       	pop	r28
    8a20:	08 95       	ret

00008a22 <free>:
    8a22:	cf 93       	push	r28
    8a24:	df 93       	push	r29
    8a26:	00 97       	sbiw	r24, 0x00	; 0
    8a28:	09 f4       	brne	.+2      	; 0x8a2c <free+0xa>
    8a2a:	91 c0       	rjmp	.+290    	; 0x8b4e <free+0x12c>
    8a2c:	fc 01       	movw	r30, r24
    8a2e:	32 97       	sbiw	r30, 0x02	; 2
    8a30:	13 82       	std	Z+3, r1	; 0x03
    8a32:	12 82       	std	Z+2, r1	; 0x02
    8a34:	60 91 29 07 	lds	r22, 0x0729
    8a38:	70 91 2a 07 	lds	r23, 0x072A
    8a3c:	61 15       	cp	r22, r1
    8a3e:	71 05       	cpc	r23, r1
    8a40:	81 f4       	brne	.+32     	; 0x8a62 <free+0x40>
    8a42:	20 81       	ld	r18, Z
    8a44:	31 81       	ldd	r19, Z+1	; 0x01
    8a46:	28 0f       	add	r18, r24
    8a48:	39 1f       	adc	r19, r25
    8a4a:	80 91 27 07 	lds	r24, 0x0727
    8a4e:	90 91 28 07 	lds	r25, 0x0728
    8a52:	82 17       	cp	r24, r18
    8a54:	93 07       	cpc	r25, r19
    8a56:	99 f5       	brne	.+102    	; 0x8abe <free+0x9c>
    8a58:	f0 93 28 07 	sts	0x0728, r31
    8a5c:	e0 93 27 07 	sts	0x0727, r30
    8a60:	76 c0       	rjmp	.+236    	; 0x8b4e <free+0x12c>
    8a62:	db 01       	movw	r26, r22
    8a64:	80 e0       	ldi	r24, 0x00	; 0
    8a66:	90 e0       	ldi	r25, 0x00	; 0
    8a68:	02 c0       	rjmp	.+4      	; 0x8a6e <free+0x4c>
    8a6a:	cd 01       	movw	r24, r26
    8a6c:	d9 01       	movw	r26, r18
    8a6e:	ae 17       	cp	r26, r30
    8a70:	bf 07       	cpc	r27, r31
    8a72:	48 f4       	brcc	.+18     	; 0x8a86 <free+0x64>
    8a74:	12 96       	adiw	r26, 0x02	; 2
    8a76:	2d 91       	ld	r18, X+
    8a78:	3c 91       	ld	r19, X
    8a7a:	13 97       	sbiw	r26, 0x03	; 3
    8a7c:	21 15       	cp	r18, r1
    8a7e:	31 05       	cpc	r19, r1
    8a80:	a1 f7       	brne	.-24     	; 0x8a6a <free+0x48>
    8a82:	cd 01       	movw	r24, r26
    8a84:	21 c0       	rjmp	.+66     	; 0x8ac8 <free+0xa6>
    8a86:	b3 83       	std	Z+3, r27	; 0x03
    8a88:	a2 83       	std	Z+2, r26	; 0x02
    8a8a:	ef 01       	movw	r28, r30
    8a8c:	49 91       	ld	r20, Y+
    8a8e:	59 91       	ld	r21, Y+
    8a90:	9e 01       	movw	r18, r28
    8a92:	24 0f       	add	r18, r20
    8a94:	35 1f       	adc	r19, r21
    8a96:	a2 17       	cp	r26, r18
    8a98:	b3 07       	cpc	r27, r19
    8a9a:	79 f4       	brne	.+30     	; 0x8aba <free+0x98>
    8a9c:	2d 91       	ld	r18, X+
    8a9e:	3c 91       	ld	r19, X
    8aa0:	11 97       	sbiw	r26, 0x01	; 1
    8aa2:	24 0f       	add	r18, r20
    8aa4:	35 1f       	adc	r19, r21
    8aa6:	2e 5f       	subi	r18, 0xFE	; 254
    8aa8:	3f 4f       	sbci	r19, 0xFF	; 255
    8aaa:	31 83       	std	Z+1, r19	; 0x01
    8aac:	20 83       	st	Z, r18
    8aae:	12 96       	adiw	r26, 0x02	; 2
    8ab0:	2d 91       	ld	r18, X+
    8ab2:	3c 91       	ld	r19, X
    8ab4:	13 97       	sbiw	r26, 0x03	; 3
    8ab6:	33 83       	std	Z+3, r19	; 0x03
    8ab8:	22 83       	std	Z+2, r18	; 0x02
    8aba:	00 97       	sbiw	r24, 0x00	; 0
    8abc:	29 f4       	brne	.+10     	; 0x8ac8 <free+0xa6>
    8abe:	f0 93 2a 07 	sts	0x072A, r31
    8ac2:	e0 93 29 07 	sts	0x0729, r30
    8ac6:	43 c0       	rjmp	.+134    	; 0x8b4e <free+0x12c>
    8ac8:	dc 01       	movw	r26, r24
    8aca:	13 96       	adiw	r26, 0x03	; 3
    8acc:	fc 93       	st	X, r31
    8ace:	ee 93       	st	-X, r30
    8ad0:	12 97       	sbiw	r26, 0x02	; 2
    8ad2:	4d 91       	ld	r20, X+
    8ad4:	5d 91       	ld	r21, X+
    8ad6:	a4 0f       	add	r26, r20
    8ad8:	b5 1f       	adc	r27, r21
    8ada:	ea 17       	cp	r30, r26
    8adc:	fb 07       	cpc	r31, r27
    8ade:	69 f4       	brne	.+26     	; 0x8afa <free+0xd8>
    8ae0:	20 81       	ld	r18, Z
    8ae2:	31 81       	ldd	r19, Z+1	; 0x01
    8ae4:	24 0f       	add	r18, r20
    8ae6:	35 1f       	adc	r19, r21
    8ae8:	2e 5f       	subi	r18, 0xFE	; 254
    8aea:	3f 4f       	sbci	r19, 0xFF	; 255
    8aec:	ec 01       	movw	r28, r24
    8aee:	39 83       	std	Y+1, r19	; 0x01
    8af0:	28 83       	st	Y, r18
    8af2:	22 81       	ldd	r18, Z+2	; 0x02
    8af4:	33 81       	ldd	r19, Z+3	; 0x03
    8af6:	3b 83       	std	Y+3, r19	; 0x03
    8af8:	2a 83       	std	Y+2, r18	; 0x02
    8afa:	e0 e0       	ldi	r30, 0x00	; 0
    8afc:	f0 e0       	ldi	r31, 0x00	; 0
    8afe:	02 c0       	rjmp	.+4      	; 0x8b04 <free+0xe2>
    8b00:	fb 01       	movw	r30, r22
    8b02:	bc 01       	movw	r22, r24
    8b04:	db 01       	movw	r26, r22
    8b06:	12 96       	adiw	r26, 0x02	; 2
    8b08:	8d 91       	ld	r24, X+
    8b0a:	9c 91       	ld	r25, X
    8b0c:	13 97       	sbiw	r26, 0x03	; 3
    8b0e:	00 97       	sbiw	r24, 0x00	; 0
    8b10:	b9 f7       	brne	.-18     	; 0x8b00 <free+0xde>
    8b12:	9b 01       	movw	r18, r22
    8b14:	2e 5f       	subi	r18, 0xFE	; 254
    8b16:	3f 4f       	sbci	r19, 0xFF	; 255
    8b18:	8d 91       	ld	r24, X+
    8b1a:	9c 91       	ld	r25, X
    8b1c:	11 97       	sbiw	r26, 0x01	; 1
    8b1e:	82 0f       	add	r24, r18
    8b20:	93 1f       	adc	r25, r19
    8b22:	40 91 27 07 	lds	r20, 0x0727
    8b26:	50 91 28 07 	lds	r21, 0x0728
    8b2a:	48 17       	cp	r20, r24
    8b2c:	59 07       	cpc	r21, r25
    8b2e:	79 f4       	brne	.+30     	; 0x8b4e <free+0x12c>
    8b30:	30 97       	sbiw	r30, 0x00	; 0
    8b32:	29 f4       	brne	.+10     	; 0x8b3e <free+0x11c>
    8b34:	10 92 2a 07 	sts	0x072A, r1
    8b38:	10 92 29 07 	sts	0x0729, r1
    8b3c:	02 c0       	rjmp	.+4      	; 0x8b42 <free+0x120>
    8b3e:	13 82       	std	Z+3, r1	; 0x03
    8b40:	12 82       	std	Z+2, r1	; 0x02
    8b42:	22 50       	subi	r18, 0x02	; 2
    8b44:	30 40       	sbci	r19, 0x00	; 0
    8b46:	30 93 28 07 	sts	0x0728, r19
    8b4a:	20 93 27 07 	sts	0x0727, r18
    8b4e:	df 91       	pop	r29
    8b50:	cf 91       	pop	r28
    8b52:	08 95       	ret

00008b54 <memset>:
    8b54:	dc 01       	movw	r26, r24
    8b56:	01 c0       	rjmp	.+2      	; 0x8b5a <memset+0x6>
    8b58:	6d 93       	st	X+, r22
    8b5a:	41 50       	subi	r20, 0x01	; 1
    8b5c:	50 40       	sbci	r21, 0x00	; 0
    8b5e:	e0 f7       	brcc	.-8      	; 0x8b58 <memset+0x4>
    8b60:	08 95       	ret

00008b62 <_exit>:
    8b62:	f8 94       	cli

00008b64 <__stop_program>:
    8b64:	ff cf       	rjmp	.-2      	; 0x8b64 <__stop_program>
