===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.1359 seconds

  ----Wall Time----  ----Name----
    3.5505 ( 11.8%)  FIR Parser
   14.2213 ( 47.2%)  'firrtl.circuit' Pipeline
    1.3156 (  4.4%)    'firrtl.module' Pipeline
    1.2007 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1148 (  0.4%)      LowerCHIRRTL
    0.1099 (  0.4%)    InferWidths
    0.6803 (  2.3%)    InferResets
    0.0253 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6609 (  2.2%)    LowerFIRRTLTypes
    5.9777 ( 19.8%)    'firrtl.module' Pipeline
    0.8252 (  2.7%)      ExpandWhens
    5.1524 ( 17.1%)      Canonicalizer
    0.3861 (  1.3%)    Inliner
    1.0828 (  3.6%)    IMConstProp
    0.0359 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.0079 ( 13.3%)    'firrtl.module' Pipeline
    4.0079 ( 13.3%)      Canonicalizer
    2.2983 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.0487 ( 23.4%)  'hw.module' Pipeline
    0.0892 (  0.3%)    HWCleanup
    1.0130 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.8683 ( 19.5%)    Canonicalizer
    0.0782 (  0.3%)    HWLegalizeModules
    0.3216 (  1.1%)  HWLegalizeNames
    0.8497 (  2.8%)  'hw.module' Pipeline
    0.8497 (  2.8%)    PrettifyVerilog
    1.8440 (  6.1%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   30.1359 (100.0%)  Total

{
  totalTime: 30.162,
  maxMemory: 592625664
}
