# comp4300-lab-exercise-one-solved
**TO GET THIS SOLUTION VISIT:** [COMP4300  Lab Exercise One Solved](https://www.ankitcodinghub.com/product/comp4300-lab-exercise-one-solved/)


---

ðŸ“© **If you need this solution or have special requests:** **Email:** ankitcoding@gmail.com  
ðŸ“± **WhatsApp:** +1 419 877 7882  
ðŸ“„ **Get a quote instantly using this form:** [Ask Homework Questions](https://www.ankitcodinghub.com/services/ask-homework-questions/)

*We deliver fast, professional, and affordable academic help.*

---

<h2>Description</h2>



<div class="kk-star-ratings kksr-auto kksr-align-center kksr-valign-top" data-payload="{&quot;align&quot;:&quot;center&quot;,&quot;id&quot;:&quot;96506&quot;,&quot;slug&quot;:&quot;default&quot;,&quot;valign&quot;:&quot;top&quot;,&quot;ignore&quot;:&quot;&quot;,&quot;reference&quot;:&quot;auto&quot;,&quot;class&quot;:&quot;&quot;,&quot;count&quot;:&quot;1&quot;,&quot;legendonly&quot;:&quot;&quot;,&quot;readonly&quot;:&quot;&quot;,&quot;score&quot;:&quot;5&quot;,&quot;starsonly&quot;:&quot;&quot;,&quot;best&quot;:&quot;5&quot;,&quot;gap&quot;:&quot;4&quot;,&quot;greet&quot;:&quot;Rate this product&quot;,&quot;legend&quot;:&quot;5\/5 - (1 vote)&quot;,&quot;size&quot;:&quot;24&quot;,&quot;title&quot;:&quot;COMP4300&nbsp;  Lab Exercise One Solved&quot;,&quot;width&quot;:&quot;138&quot;,&quot;_legend&quot;:&quot;{score}\/{best} - ({count} {votes})&quot;,&quot;font_factor&quot;:&quot;1.25&quot;}">

<div class="kksr-stars">

<div class="kksr-stars-inactive">
            <div class="kksr-star" data-star="1" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="2" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="3" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="4" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="5" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>

<div class="kksr-stars-active" style="width: 138px;">
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>
</div>


<div class="kksr-legend" style="font-size: 19.2px;">
            5/5 - (1 vote)    </div>
    </div>
<h1>Objective</h1>
This lab is aimed at getting you familiar with using the ModelSim simulator. The circuits you will be simulating should be familiar to you from ELEC2200.

<h1>Instructions</h1>
Write a VHDL program consisting of a single entity whose architecture is a single process that implements a&nbsp; one-bit full adder . That is, a circuit which behaves as specified in the following truth table. You should implement your architecture as a single process, like the AND gate implemented in class.

&nbsp;

<ul>
<li>inputs |outputs</li>
<li>â€”â€”â€”â€”â€”â€”â€”â€”â€”-+â€”â€”â€”â€”â€” carry_in &nbsp; a_in&nbsp; &nbsp;&nbsp; b_in | result carry_out</li>
<li>0 &nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; &nbsp; 0 | 0 0 0&nbsp; &nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; &nbsp; 1 | 1 0 â€¢ 0&nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 1&nbsp; &nbsp; 0 | 1 0 â€¢ 0&nbsp; &nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 1&nbsp; &nbsp; 1 | 0 1 â€¢ 1&nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; &nbsp; 0 | 1 0 â€¢ 1&nbsp; &nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; &nbsp; 1 | 0 1 â€¢ 1&nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 1&nbsp; &nbsp; 0 | 0 1 â€¢ 1&nbsp; &nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 1&nbsp; &nbsp; 1 | 1 1</li>
</ul>
&nbsp;

Use exactly the names given above for the signals. All your signals should be of type bit (NOT integer).&nbsp; Use a propagation delay of 10ns.

<h1>Deliverables</h1>
Please turn in the following things for this lab, in a single zip file:

<ul>
<li>The file with your VHDL code.</li>
<li>A screen shot of your exhaustive simulation (wave window of Modelsim with all 8 cases).</li>
<li>A screen shot of a successful compilation of your code (transcript window of Modelsim).</li>
</ul>
<strong>&nbsp;</strong>
