 
set ::env(PROJECT_NAME) b163arith
set ::env(DESIGN_TOP) gf_163_bram_dsp
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/b163arith/trunk
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/b163arith/trunk/gf_163_bram_dsp.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
