

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Jan 26 20:43:50 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41678|    41678|  0.417 ms|  0.417 ms|  41679|  41679|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_4  |    33408|    33408|       522|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:29]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln29 = store i7 0, i7 %j" [top.cpp:29]   --->   Operation 11 'store' 'store_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_5" [top.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:29]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.89ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_1, i7 64" [top.cpp:29]   --->   Operation 20 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln29 = add i7 %j_1, i7 1" [top.cpp:29]   --->   Operation 21 'add' 'add_ln29' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_33_5.split, void %for.end69" [top.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %j_1" [top.cpp:29]   --->   Operation 23 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp" [top.cpp:29]   --->   Operation 24 'call' 'call_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %j" [top.cpp:29]   --->   Operation 25 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.48>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [top.cpp:45]   --->   Operation 26 'ret' 'ret_ln45' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 27 [1/2] (1.89ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp" [top.cpp:29]   --->   Operation 27 'call' 'call_ln29' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 28 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc_load, i16 0" [top.cpp:38]   --->   Operation 29 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i40 %shl_ln1" [top.cpp:38]   --->   Operation 30 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (4.26ns)   --->   "%mul_ln38 = mul i81 %sext_ln38, i81 1099511758849" [top.cpp:38]   --->   Operation 31 'mul' 'mul_ln38' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln38 = sub i81 0, i81 %mul_ln38" [top.cpp:38]   --->   Operation 32 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc_load, i32 23" [top.cpp:38]   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_397_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln38, i32 63, i32 79" [top.cpp:38]   --->   Operation 34 'partselect' 'tmp_397_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_398_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln38, i32 63, i32 80" [top.cpp:38]   --->   Operation 35 'partselect' 'tmp_398_cast4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_398_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln38, i32 63, i32 79" [top.cpp:38]   --->   Operation 36 'partselect' 'tmp_398_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38_1 = select i1 %tmp_1, i17 %tmp_397_cast, i17 %tmp_398_cast" [top.cpp:38]   --->   Operation 37 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%zext_ln38 = zext i17 %select_ln38_1" [top.cpp:38]   --->   Operation 38 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i18 0, i18 %zext_ln38" [top.cpp:38]   --->   Operation 39 'sub' 'sub_ln38_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_1, i18 %sub_ln38_1, i18 %tmp_398_cast4" [top.cpp:38]   --->   Operation 40 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:38]   --->   Operation 41 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i18 %scale" [top.cpp:38]   --->   Operation 42 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 39" [top.cpp:38]   --->   Operation 43 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln38_2 = sext i18 %scale" [top.cpp:38]   --->   Operation 44 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 23" [top.cpp:38]   --->   Operation 45 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %tmp_389, i1 %tmp_390" [top.cpp:38]   --->   Operation 46 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %tmp_388, i1 1" [top.cpp:38]   --->   Operation 47 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %xor_ln38" [top.cpp:38]   --->   Operation 48 'and' 'and_ln38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln38_2 = and i1 %tmp_390, i1 %tmp_389" [top.cpp:38]   --->   Operation 49 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln38_1 = xor i1 %and_ln38_2, i1 1" [top.cpp:38]   --->   Operation 50 'xor' 'xor_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln38_1 = and i1 %tmp_388, i1 %xor_ln38_1" [top.cpp:38]   --->   Operation 51 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln38 = select i1 %and_ln38, i24 8388607, i24 8388608" [top.cpp:38]   --->   Operation 52 'select' 'select_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln38_1 = or i1 %and_ln38, i1 %and_ln38_1" [top.cpp:38]   --->   Operation 53 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln38_1, i24 %select_ln38, i24 %sext_ln38_2" [top.cpp:38]   --->   Operation 54 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:29]   --->   Operation 55 'call' 'call_ln29' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:29]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:29]   --->   Operation 57 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:29]   --->   Operation 58 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_5" [top.cpp:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 7 bit ('j', top.cpp:29) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln29', top.cpp:29) of constant 0 on local variable 'j', top.cpp:29 [12]  (0.489 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 2.249ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:29) on local variable 'j', top.cpp:29 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', top.cpp:29) [16]  (0.897 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_VITIS_LOOP_33_5' [23]  (1.352 ns)

 <State 4>: 1.899ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_VITIS_LOOP_33_5' [23]  (1.899 ns)

 <State 5>: 7.257ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [24]  (0.000 ns)
	'mul' operation 81 bit ('mul_ln38', top.cpp:38) [27]  (4.264 ns)
	'sub' operation 81 bit ('sub_ln38', top.cpp:38) [28]  (1.536 ns)
	'select' operation 17 bit ('select_ln38_1', top.cpp:38) [33]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln38_1', top.cpp:38) [35]  (1.028 ns)
	'select' operation 18 bit ('scale', top.cpp:38) [36]  (0.429 ns)

 <State 6>: 2.118ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln38', top.cpp:38) [42]  (0.000 ns)
	'and' operation 1 bit ('and_ln38', top.cpp:38) [44]  (0.331 ns)
	'select' operation 24 bit ('select_ln38', top.cpp:38) [48]  (0.000 ns)
	'select' operation 24 bit ('scale', top.cpp:38) [50]  (0.435 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_VITIS_LOOP_41_6' [51]  (1.352 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
