// Seed: 3008070266
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6
);
  assign id_5 = -1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_4 = 32'd41,
    parameter id_5 = 32'd20
) (
    input  wand id_0,
    input  tri  _id_1,
    output wand id_2,
    output tri0 id_3,
    input  wand _id_4,
    input  wand _id_5
);
  wire [id_5 : -1 'b0 -  id_4] id_7 = id_5("");
  wire id_8 = {1'b0{-1}};
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wor ["" : id_1] id_9 = -1;
  logic id_10;
  assign id_8 = -1'b0;
  bufif0 primCall (id_3, id_7, id_8);
endmodule
