#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 10 11:00:50 2021
# Process ID: 6400
# Current directory: D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1
# Command line: vivado.exe -log system_axi_ad9122_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ad9122_0_0.tcl
# Log file: D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/system_axi_ad9122_0_0.vds
# Journal file: D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_ad9122_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/radar/lesson_14/sources/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_axi_ad9122_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 795.609 ; gain = 177.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9122_0_0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ad9122_0_0/synth/system_axi_ad9122_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9122' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFIO_N bound to: 1 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9122_if' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_if.v:42]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFIO_N bound to: 1 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dac_if_delay_group - type: string 
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_out' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_out.v:43]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_6SERIES bound to: 1 - type: integer 
	Parameter DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_out' (3#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_out__parameterized0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_out.v:43]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DEVICE_6SERIES bound to: 1 - type: integer 
	Parameter DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_out__parameterized0' (3#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_serdes_clk' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_clk.v:41]
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFR_N bound to: 1 - type: integer 
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 6 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 12 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 2 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mmcm_drp.v:41]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 6 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 12 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 2 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 1.667000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 1.667000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (6#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mmcm_drp.v:41]
WARNING: [Synth 8-7023] instance 'i_mmcm_drp' of module 'ad_mmcm_drp' has 15 connections declared, but only 13 given [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_clk.v:116]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6155] done synthesizing module 'ad_serdes_clk' (8#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_serdes_clk.v:41]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9122_if' (9#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_if.v:42]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9122_core' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_core.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9122_channel' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:42]
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:42]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (11#1) [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (12#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (12#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (12#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:204]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:160]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:142]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:134]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:135]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine' (13#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (14#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (15#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:42]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:42]
	Parameter DAC_CHANNEL_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 165 - type: integer 
	Parameter DW bound to: 164 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (16#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (17#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9122_channel' (18#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:42]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9122_channel__parameterized0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:42]
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:42]
	Parameter DAC_CHANNEL_ID bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (18#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9122_channel__parameterized0' (18#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:42]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:40]
	Parameter PCORE_VERSION bound to: 524386 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (19#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:40]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DW bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (19#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (20#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:40]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:40]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (21#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:40]
WARNING: [Synth 8-5788] Register up_status_unf_reg in module up_dac_common is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:288]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (22#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:40]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9122_core' (23#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_core.v:40]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_axi.v:42]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (24#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/up_axi.v:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9122' (25#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122.v:40]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9122_0_0' (26#1) [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ad9122_0_0/synth/system_axi_ad9122_0_0.v:56]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[31]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[30]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[29]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[28]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[27]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[26]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[25]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[24]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[23]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[22]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[21]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[20]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[19]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[18]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[17]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[16]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[3]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[2]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[31]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[30]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[29]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[28]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[27]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[26]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[25]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[24]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[23]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[22]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[21]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[20]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[19]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[18]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[17]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[16]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_ad9122_core has unconnected port dac_sync_in
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[11]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[10]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[9]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[8]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 864.445 ; gain = 246.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 864.445 ; gain = 246.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 864.445 ; gain = 246.523
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'inst'
Parsing XDC File [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ad9122_0_0/axi_ad9122_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ad9122_0_0/axi_ad9122_constr.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1015.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  DSP48E => DSP48E1: 80 instances
  IBUFGDS => IBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 18 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1023.301 ; gain = 7.684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle0_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m2_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m3_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_s_i. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for inst/i_core/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/3477/axi_ad9122_channel.v:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 48    
	   2 Input     16 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	              165 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 76    
	               31 Bit    Registers := 16    
	               18 Bit    Registers := 48    
	               17 Bit    Registers := 208   
	               16 Bit    Registers := 119   
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 380   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_ad9122_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              165 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9122_channel 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              165 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9122_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_ad9122_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s1/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s1/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s1/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s1/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [d:/radar/lesson_14/vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/common/ad_mul.v:81]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port dac_sync_in
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[21]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[20]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[19]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[18]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[17]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[16]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[31]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[30]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[29]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[28]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[27]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[26]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[25]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[24]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[23]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[22]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[21]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[20]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[19]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[18]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[17]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[16]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_ad9122 has unconnected port s_axi_araddr[0]
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/dac_dds_incr_0_reg[0]' (FDE) to 'inst/i_core/i_channel_1/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/dac_dds_incr_0_reg[1]' (FDE) to 'inst/i_core/i_channel_1/dac_dds_incr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/dac_dds_incr_1_reg[0]' (FDE) to 'inst/i_core/i_channel_1/dac_dds_incr_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/dac_dds_incr_0_reg[0]' (FDE) to 'inst/i_core/i_channel_0/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/dac_dds_incr_0_reg[1]' (FDE) to 'inst/i_core/i_channel_0/dac_dds_incr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/dac_dds_incr_1_reg[0]' (FDE) to 'inst/i_core/i_channel_0/dac_dds_incr_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[0]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[1]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[2]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[3]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[4]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[5]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[6]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[7]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[8]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[9]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[10]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[11]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[12]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[13]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[14]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_0_r_reg[15]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[0]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[1]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[2]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[3]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[4]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[5]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[6]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[7]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[8]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[9]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[10]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[11]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[12]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[13]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[14]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_3/dds_scale_1_r_reg[15]' (FD) to 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[0]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[1]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[2]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[3]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[4]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[5]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[6]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[7]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[8]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[9]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[10]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[11]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[12]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[13]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[14]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_0_r_reg[15]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_0_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[0]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[1]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[2]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[3]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[4]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[5]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[6]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[7]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[8]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[9]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[10]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[11]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[12]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[13]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[14]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_0/i_dds_3/dds_scale_1_r_reg[15]' (FD) to 'inst/i_core/i_channel_0/i_dds_2/dds_scale_1_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[0]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[1]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[2]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[3]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[4]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[5]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[6]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[7]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[8]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[9]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[10]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[11]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[12]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[13]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[14]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_0_r_reg[15]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_0_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[0]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[1]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[2]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[3]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[4]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[5]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[6]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[7]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[8]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[9]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[10]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[11]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[12]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_core/i_channel_1/i_dds_2/dds_scale_1_r_reg[13]' (FD) to 'inst/i_core/i_channel_1/i_dds_1/dds_scale_1_r_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_1 /\dac_frame_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_core/i_channel_0 /\dac_frame_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1023.301 ; gain = 405.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1058.676 ; gain = 440.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9122  | i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        80|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__10 |     1|
|4     |DSP48E__11 |     1|
|5     |DSP48E__12 |     1|
|6     |DSP48E__13 |     1|
|7     |DSP48E__14 |     1|
|8     |DSP48E__15 |     1|
|9     |DSP48E__16 |     1|
|10    |DSP48E__17 |     1|
|11    |DSP48E__18 |     1|
|12    |DSP48E__19 |     1|
|13    |DSP48E__2  |     1|
|14    |DSP48E__20 |     1|
|15    |DSP48E__21 |     1|
|16    |DSP48E__22 |     1|
|17    |DSP48E__23 |     1|
|18    |DSP48E__24 |     1|
|19    |DSP48E__25 |     1|
|20    |DSP48E__26 |     1|
|21    |DSP48E__27 |     1|
|22    |DSP48E__28 |     1|
|23    |DSP48E__29 |     1|
|24    |DSP48E__3  |     1|
|25    |DSP48E__30 |     1|
|26    |DSP48E__31 |     1|
|27    |DSP48E__32 |     1|
|28    |DSP48E__33 |     1|
|29    |DSP48E__34 |     1|
|30    |DSP48E__35 |     1|
|31    |DSP48E__36 |     1|
|32    |DSP48E__37 |     1|
|33    |DSP48E__38 |     1|
|34    |DSP48E__39 |     1|
|35    |DSP48E__4  |     1|
|36    |DSP48E__40 |     1|
|37    |DSP48E__41 |     1|
|38    |DSP48E__42 |     1|
|39    |DSP48E__43 |     1|
|40    |DSP48E__44 |     1|
|41    |DSP48E__45 |     1|
|42    |DSP48E__46 |     1|
|43    |DSP48E__47 |     1|
|44    |DSP48E__48 |     1|
|45    |DSP48E__49 |     1|
|46    |DSP48E__5  |     1|
|47    |DSP48E__50 |     1|
|48    |DSP48E__51 |     1|
|49    |DSP48E__52 |     1|
|50    |DSP48E__53 |     1|
|51    |DSP48E__54 |     1|
|52    |DSP48E__55 |     1|
|53    |DSP48E__56 |     1|
|54    |DSP48E__57 |     1|
|55    |DSP48E__58 |     1|
|56    |DSP48E__59 |     1|
|57    |DSP48E__6  |     1|
|58    |DSP48E__60 |     1|
|59    |DSP48E__61 |     1|
|60    |DSP48E__62 |     1|
|61    |DSP48E__63 |     1|
|62    |DSP48E__64 |     1|
|63    |DSP48E__65 |     1|
|64    |DSP48E__66 |     1|
|65    |DSP48E__67 |     1|
|66    |DSP48E__68 |     1|
|67    |DSP48E__69 |     1|
|68    |DSP48E__7  |     1|
|69    |DSP48E__70 |     1|
|70    |DSP48E__71 |     1|
|71    |DSP48E__72 |     1|
|72    |DSP48E__73 |     1|
|73    |DSP48E__74 |     1|
|74    |DSP48E__75 |     1|
|75    |DSP48E__76 |     1|
|76    |DSP48E__77 |     1|
|77    |DSP48E__78 |     1|
|78    |DSP48E__79 |     1|
|79    |DSP48E__8  |     1|
|80    |DSP48E__9  |     1|
|81    |BUFG       |     3|
|82    |CARRY4     |   717|
|83    |LUT1       |  1324|
|84    |LUT2       |  1325|
|85    |LUT3       |   851|
|86    |LUT4       |   154|
|87    |LUT5       |   246|
|88    |LUT6       |   354|
|89    |MMCME2_ADV |     1|
|90    |OSERDESE2  |    18|
|91    |SRL16E     |   768|
|92    |FDCE       |  1520|
|93    |FDPE       |     2|
|94    |FDRE       |  5300|
|95    |FDSE       |     1|
|96    |IBUFGDS    |     1|
|97    |OBUFDS     |    18|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------------------+------+
|      |Instance                     |Module                             |Cells |
+------+-----------------------------+-----------------------------------+------+
|1     |top                          |                                   | 24923|
|2     |  inst                       |axi_ad9122                         | 24923|
|3     |    i_core                   |axi_ad9122_core                    | 24357|
|4     |      i_channel_0            |axi_ad9122_channel                 | 11894|
|5     |        i_dds_0              |ad_dds_95                          |  2686|
|6     |          i_dds_1_0          |ad_dds_1_171                       |  1301|
|7     |            i_dds_scale      |ad_mul__parameterized1_184         |   154|
|8     |              i_mult_macro   |MULT_MACRO_194                     |   154|
|9     |            i_dds_sine       |ad_dds_sine_185                    |  1131|
|10    |              i_mul_s1       |ad_mul_186                         |   156|
|11    |                i_mult_macro |MULT_MACRO_193                     |   155|
|12    |              i_mul_s2       |ad_mul__parameterized0_187         |   192|
|13    |                i_mult_macro |MULT_MACRO_192                     |   154|
|14    |              i_mul_s3_1     |ad_mul__parameterized1_188         |   154|
|15    |                i_mult_macro |MULT_MACRO_191                     |   154|
|16    |              i_mul_s3_2     |ad_mul__parameterized1_189         |   154|
|17    |                i_mult_macro |MULT_MACRO_190                     |   154|
|18    |          i_dds_1_1          |ad_dds_1_172                       |  1301|
|19    |            i_dds_scale      |ad_mul__parameterized1_173         |   154|
|20    |              i_mult_macro   |MULT_MACRO_183                     |   154|
|21    |            i_dds_sine       |ad_dds_sine_174                    |  1131|
|22    |              i_mul_s1       |ad_mul_175                         |   156|
|23    |                i_mult_macro |MULT_MACRO_182                     |   155|
|24    |              i_mul_s2       |ad_mul__parameterized0_176         |   192|
|25    |                i_mult_macro |MULT_MACRO_181                     |   154|
|26    |              i_mul_s3_1     |ad_mul__parameterized1_177         |   154|
|27    |                i_mult_macro |MULT_MACRO_180                     |   154|
|28    |              i_mul_s3_2     |ad_mul__parameterized1_178         |   154|
|29    |                i_mult_macro |MULT_MACRO_179                     |   154|
|30    |        i_dds_1              |ad_dds_96                          |  2654|
|31    |          i_dds_1_0          |ad_dds_1_147                       |  1301|
|32    |            i_dds_scale      |ad_mul__parameterized1_160         |   154|
|33    |              i_mult_macro   |MULT_MACRO_170                     |   154|
|34    |            i_dds_sine       |ad_dds_sine_161                    |  1131|
|35    |              i_mul_s1       |ad_mul_162                         |   156|
|36    |                i_mult_macro |MULT_MACRO_169                     |   155|
|37    |              i_mul_s2       |ad_mul__parameterized0_163         |   192|
|38    |                i_mult_macro |MULT_MACRO_168                     |   154|
|39    |              i_mul_s3_1     |ad_mul__parameterized1_164         |   154|
|40    |                i_mult_macro |MULT_MACRO_167                     |   154|
|41    |              i_mul_s3_2     |ad_mul__parameterized1_165         |   154|
|42    |                i_mult_macro |MULT_MACRO_166                     |   154|
|43    |          i_dds_1_1          |ad_dds_1_148                       |  1301|
|44    |            i_dds_scale      |ad_mul__parameterized1_149         |   154|
|45    |              i_mult_macro   |MULT_MACRO_159                     |   154|
|46    |            i_dds_sine       |ad_dds_sine_150                    |  1131|
|47    |              i_mul_s1       |ad_mul_151                         |   156|
|48    |                i_mult_macro |MULT_MACRO_158                     |   155|
|49    |              i_mul_s2       |ad_mul__parameterized0_152         |   192|
|50    |                i_mult_macro |MULT_MACRO_157                     |   154|
|51    |              i_mul_s3_1     |ad_mul__parameterized1_153         |   154|
|52    |                i_mult_macro |MULT_MACRO_156                     |   154|
|53    |              i_mul_s3_2     |ad_mul__parameterized1_154         |   154|
|54    |                i_mult_macro |MULT_MACRO_155                     |   154|
|55    |        i_dds_2              |ad_dds_97                          |  2654|
|56    |          i_dds_1_0          |ad_dds_1_123                       |  1301|
|57    |            i_dds_scale      |ad_mul__parameterized1_136         |   154|
|58    |              i_mult_macro   |MULT_MACRO_146                     |   154|
|59    |            i_dds_sine       |ad_dds_sine_137                    |  1131|
|60    |              i_mul_s1       |ad_mul_138                         |   156|
|61    |                i_mult_macro |MULT_MACRO_145                     |   155|
|62    |              i_mul_s2       |ad_mul__parameterized0_139         |   192|
|63    |                i_mult_macro |MULT_MACRO_144                     |   154|
|64    |              i_mul_s3_1     |ad_mul__parameterized1_140         |   154|
|65    |                i_mult_macro |MULT_MACRO_143                     |   154|
|66    |              i_mul_s3_2     |ad_mul__parameterized1_141         |   154|
|67    |                i_mult_macro |MULT_MACRO_142                     |   154|
|68    |          i_dds_1_1          |ad_dds_1_124                       |  1301|
|69    |            i_dds_scale      |ad_mul__parameterized1_125         |   154|
|70    |              i_mult_macro   |MULT_MACRO_135                     |   154|
|71    |            i_dds_sine       |ad_dds_sine_126                    |  1131|
|72    |              i_mul_s1       |ad_mul_127                         |   156|
|73    |                i_mult_macro |MULT_MACRO_134                     |   155|
|74    |              i_mul_s2       |ad_mul__parameterized0_128         |   192|
|75    |                i_mult_macro |MULT_MACRO_133                     |   154|
|76    |              i_mul_s3_1     |ad_mul__parameterized1_129         |   154|
|77    |                i_mult_macro |MULT_MACRO_132                     |   154|
|78    |              i_mul_s3_2     |ad_mul__parameterized1_130         |   154|
|79    |                i_mult_macro |MULT_MACRO_131                     |   154|
|80    |        i_dds_3              |ad_dds_98                          |  2654|
|81    |          i_dds_1_0          |ad_dds_1_99                        |  1301|
|82    |            i_dds_scale      |ad_mul__parameterized1_112         |   154|
|83    |              i_mult_macro   |MULT_MACRO_122                     |   154|
|84    |            i_dds_sine       |ad_dds_sine_113                    |  1131|
|85    |              i_mul_s1       |ad_mul_114                         |   156|
|86    |                i_mult_macro |MULT_MACRO_121                     |   155|
|87    |              i_mul_s2       |ad_mul__parameterized0_115         |   192|
|88    |                i_mult_macro |MULT_MACRO_120                     |   154|
|89    |              i_mul_s3_1     |ad_mul__parameterized1_116         |   154|
|90    |                i_mult_macro |MULT_MACRO_119                     |   154|
|91    |              i_mul_s3_2     |ad_mul__parameterized1_117         |   154|
|92    |                i_mult_macro |MULT_MACRO_118                     |   154|
|93    |          i_dds_1_1          |ad_dds_1_100                       |  1301|
|94    |            i_dds_scale      |ad_mul__parameterized1_101         |   154|
|95    |              i_mult_macro   |MULT_MACRO_111                     |   154|
|96    |            i_dds_sine       |ad_dds_sine_102                    |  1131|
|97    |              i_mul_s1       |ad_mul_103                         |   156|
|98    |                i_mult_macro |MULT_MACRO_110                     |   155|
|99    |              i_mul_s2       |ad_mul__parameterized0_104         |   192|
|100   |                i_mult_macro |MULT_MACRO_109                     |   154|
|101   |              i_mul_s3_1     |ad_mul__parameterized1_105         |   154|
|102   |                i_mult_macro |MULT_MACRO_108                     |   154|
|103   |              i_mul_s3_2     |ad_mul__parameterized1_106         |   154|
|104   |                i_mult_macro |MULT_MACRO_107                     |   154|
|105   |        i_up_dac_channel     |up_dac_channel                     |   933|
|106   |          i_xfer_cntrl       |up_xfer_cntrl__xdcDup__1           |   593|
|107   |      i_channel_1            |axi_ad9122_channel__parameterized0 | 11893|
|108   |        i_dds_0              |ad_dds                             |  2686|
|109   |          i_dds_1_0          |ad_dds_1_71                        |  1301|
|110   |            i_dds_scale      |ad_mul__parameterized1_84          |   154|
|111   |              i_mult_macro   |MULT_MACRO_94                      |   154|
|112   |            i_dds_sine       |ad_dds_sine_85                     |  1131|
|113   |              i_mul_s1       |ad_mul_86                          |   156|
|114   |                i_mult_macro |MULT_MACRO_93                      |   155|
|115   |              i_mul_s2       |ad_mul__parameterized0_87          |   192|
|116   |                i_mult_macro |MULT_MACRO_92                      |   154|
|117   |              i_mul_s3_1     |ad_mul__parameterized1_88          |   154|
|118   |                i_mult_macro |MULT_MACRO_91                      |   154|
|119   |              i_mul_s3_2     |ad_mul__parameterized1_89          |   154|
|120   |                i_mult_macro |MULT_MACRO_90                      |   154|
|121   |          i_dds_1_1          |ad_dds_1_72                        |  1301|
|122   |            i_dds_scale      |ad_mul__parameterized1_73          |   154|
|123   |              i_mult_macro   |MULT_MACRO_83                      |   154|
|124   |            i_dds_sine       |ad_dds_sine_74                     |  1131|
|125   |              i_mul_s1       |ad_mul_75                          |   156|
|126   |                i_mult_macro |MULT_MACRO_82                      |   155|
|127   |              i_mul_s2       |ad_mul__parameterized0_76          |   192|
|128   |                i_mult_macro |MULT_MACRO_81                      |   154|
|129   |              i_mul_s3_1     |ad_mul__parameterized1_77          |   154|
|130   |                i_mult_macro |MULT_MACRO_80                      |   154|
|131   |              i_mul_s3_2     |ad_mul__parameterized1_78          |   154|
|132   |                i_mult_macro |MULT_MACRO_79                      |   154|
|133   |        i_dds_1              |ad_dds_1                           |  2654|
|134   |          i_dds_1_0          |ad_dds_1_47                        |  1301|
|135   |            i_dds_scale      |ad_mul__parameterized1_60          |   154|
|136   |              i_mult_macro   |MULT_MACRO_70                      |   154|
|137   |            i_dds_sine       |ad_dds_sine_61                     |  1131|
|138   |              i_mul_s1       |ad_mul_62                          |   156|
|139   |                i_mult_macro |MULT_MACRO_69                      |   155|
|140   |              i_mul_s2       |ad_mul__parameterized0_63          |   192|
|141   |                i_mult_macro |MULT_MACRO_68                      |   154|
|142   |              i_mul_s3_1     |ad_mul__parameterized1_64          |   154|
|143   |                i_mult_macro |MULT_MACRO_67                      |   154|
|144   |              i_mul_s3_2     |ad_mul__parameterized1_65          |   154|
|145   |                i_mult_macro |MULT_MACRO_66                      |   154|
|146   |          i_dds_1_1          |ad_dds_1_48                        |  1301|
|147   |            i_dds_scale      |ad_mul__parameterized1_49          |   154|
|148   |              i_mult_macro   |MULT_MACRO_59                      |   154|
|149   |            i_dds_sine       |ad_dds_sine_50                     |  1131|
|150   |              i_mul_s1       |ad_mul_51                          |   156|
|151   |                i_mult_macro |MULT_MACRO_58                      |   155|
|152   |              i_mul_s2       |ad_mul__parameterized0_52          |   192|
|153   |                i_mult_macro |MULT_MACRO_57                      |   154|
|154   |              i_mul_s3_1     |ad_mul__parameterized1_53          |   154|
|155   |                i_mult_macro |MULT_MACRO_56                      |   154|
|156   |              i_mul_s3_2     |ad_mul__parameterized1_54          |   154|
|157   |                i_mult_macro |MULT_MACRO_55                      |   154|
|158   |        i_dds_2              |ad_dds_2                           |  2654|
|159   |          i_dds_1_0          |ad_dds_1_23                        |  1301|
|160   |            i_dds_scale      |ad_mul__parameterized1_36          |   154|
|161   |              i_mult_macro   |MULT_MACRO_46                      |   154|
|162   |            i_dds_sine       |ad_dds_sine_37                     |  1131|
|163   |              i_mul_s1       |ad_mul_38                          |   156|
|164   |                i_mult_macro |MULT_MACRO_45                      |   155|
|165   |              i_mul_s2       |ad_mul__parameterized0_39          |   192|
|166   |                i_mult_macro |MULT_MACRO_44                      |   154|
|167   |              i_mul_s3_1     |ad_mul__parameterized1_40          |   154|
|168   |                i_mult_macro |MULT_MACRO_43                      |   154|
|169   |              i_mul_s3_2     |ad_mul__parameterized1_41          |   154|
|170   |                i_mult_macro |MULT_MACRO_42                      |   154|
|171   |          i_dds_1_1          |ad_dds_1_24                        |  1301|
|172   |            i_dds_scale      |ad_mul__parameterized1_25          |   154|
|173   |              i_mult_macro   |MULT_MACRO_35                      |   154|
|174   |            i_dds_sine       |ad_dds_sine_26                     |  1131|
|175   |              i_mul_s1       |ad_mul_27                          |   156|
|176   |                i_mult_macro |MULT_MACRO_34                      |   155|
|177   |              i_mul_s2       |ad_mul__parameterized0_28          |   192|
|178   |                i_mult_macro |MULT_MACRO_33                      |   154|
|179   |              i_mul_s3_1     |ad_mul__parameterized1_29          |   154|
|180   |                i_mult_macro |MULT_MACRO_32                      |   154|
|181   |              i_mul_s3_2     |ad_mul__parameterized1_30          |   154|
|182   |                i_mult_macro |MULT_MACRO_31                      |   154|
|183   |        i_dds_3              |ad_dds_3                           |  2654|
|184   |          i_dds_1_0          |ad_dds_1_4                         |  1301|
|185   |            i_dds_scale      |ad_mul__parameterized1_12          |   154|
|186   |              i_mult_macro   |MULT_MACRO_22                      |   154|
|187   |            i_dds_sine       |ad_dds_sine_13                     |  1131|
|188   |              i_mul_s1       |ad_mul_14                          |   156|
|189   |                i_mult_macro |MULT_MACRO_21                      |   155|
|190   |              i_mul_s2       |ad_mul__parameterized0_15          |   192|
|191   |                i_mult_macro |MULT_MACRO_20                      |   154|
|192   |              i_mul_s3_1     |ad_mul__parameterized1_16          |   154|
|193   |                i_mult_macro |MULT_MACRO_19                      |   154|
|194   |              i_mul_s3_2     |ad_mul__parameterized1_17          |   154|
|195   |                i_mult_macro |MULT_MACRO_18                      |   154|
|196   |          i_dds_1_1          |ad_dds_1_5                         |  1301|
|197   |            i_dds_scale      |ad_mul__parameterized1             |   154|
|198   |              i_mult_macro   |MULT_MACRO_11                      |   154|
|199   |            i_dds_sine       |ad_dds_sine                        |  1131|
|200   |              i_mul_s1       |ad_mul                             |   156|
|201   |                i_mult_macro |MULT_MACRO_10                      |   155|
|202   |              i_mul_s2       |ad_mul__parameterized0             |   192|
|203   |                i_mult_macro |MULT_MACRO_9                       |   154|
|204   |              i_mul_s3_1     |ad_mul__parameterized1_6           |   154|
|205   |                i_mult_macro |MULT_MACRO_8                       |   154|
|206   |              i_mul_s3_2     |ad_mul__parameterized1_7           |   154|
|207   |                i_mult_macro |MULT_MACRO                         |   154|
|208   |        i_up_dac_channel     |up_dac_channel__parameterized0     |   932|
|209   |          i_xfer_cntrl       |up_xfer_cntrl                      |   592|
|210   |      i_up_dac_common        |up_dac_common                      |   502|
|211   |        i_clock_mon          |up_clock_mon                       |   178|
|212   |        i_core_rst_reg       |ad_rst__xdcDup__1                  |     3|
|213   |        i_mmcm_rst_reg       |ad_rst                             |     3|
|214   |        i_xfer_cntrl         |up_xfer_cntrl__parameterized0      |    41|
|215   |        i_xfer_status        |up_xfer_status                     |    38|
|216   |    i_if                     |axi_ad9122_if                      |    64|
|217   |      i_serdes_clk           |ad_serdes_clk                      |    25|
|218   |        i_mmcm_drp           |ad_mmcm_drp                        |    24|
|219   |      i_serdes_out_clk       |ad_serdes_out__parameterized0      |     2|
|220   |      i_serdes_out_data      |ad_serdes_out                      |    32|
|221   |      i_serdes_out_frame     |ad_serdes_out__parameterized0_0    |     2|
|222   |    i_up_axi                 |up_axi                             |   502|
+------+-----------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1062.730 ; gain = 444.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1062.730 ; gain = 285.953
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1062.730 ; gain = 444.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1076.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  DSP48E => DSP48E1: 80 instances
  IBUFGDS => IBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
235 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1076.469 ; gain = 781.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1076.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/system_axi_ad9122_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ad9122_0_0, cache-ID = 086c2a2cc8e09c1c
INFO: [Coretcl 2-1174] Renamed 221 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1076.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/radar/lesson_14/vivado/project_1/project_1.runs/system_axi_ad9122_0_0_synth_1/system_axi_ad9122_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_ad9122_0_0_utilization_synth.rpt -pb system_axi_ad9122_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 11:03:04 2021...
