// Seed: 1040015875
module module_0;
  type_4(
      1, "", 1
  );
  always @(id_0 == id_0 or negedge id_0) begin
    id_0 = id_0;
  end
  logic id_1;
  type_5(
      {id_2{id_0 == id_2}}, id_0
  );
  assign id_0 = 1;
  always @(posedge 1 or posedge 1);
  logic id_3;
endmodule
