-- sine_clock_divider
-- author: Klysmann G.F. Barbosa
-- date: 6/12/2025
-- lab: GPAR

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY sine_clock_divider IS
    GENERIC (
        SINE_DIV_VALUE : NATURAL := 4 -- deve ser 271. Valor para dividir o clock principal para a senoide
    );
    PORT (
        clk_main : IN  STD_LOGIC; -- Clock principal de entrada
        reset    : IN  STD_LOGIC; -- Reset ativo-alto
        clk_sine : OUT STD_LOGIC  -- Clock de saída para o gerador de senoide
    );
END ENTITY sine_clock_divider;

ARCHITECTURE Behavioral OF sine_clock_divider IS
    SIGNAL s_counter : NATURAL RANGE 0 TO SINE_DIV_VALUE := 0;
    SIGNAL s_clk_out_internal : STD_LOGIC := '0';
BEGIN
    PROCESS (clk_main, reset)
    BEGIN
        IF reset = '0' THEN -- Reset ativo-alto
            s_counter <= 0;
            s_clk_out_internal <= '0';
        ELSIF RISING_EDGE(clk_main) THEN
            IF s_counter = SINE_DIV_VALUE THEN
                s_counter <= 0;
                s_clk_out_internal <= NOT s_clk_out_internal; -- Alterna o clock de saída
            ELSE
                s_counter <= s_counter + 1;
            END IF;
        END IF;
    END PROCESS;

    clk_sine <= s_clk_out_internal;

END ARCHITECTURE Behavioral;