2020,IEEE TCAD,"Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification.",Gabriel A. G. Andrade; Marleson Graf; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2019.2894376,null,J,no_arxiv,0
2019,ICCAD,"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.",Marleson Graf; Olav P. Henschel; Rafael P. Alevato; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD45719.2019.8942040,top,C,no_arxiv,0
2017,IEEE TCAD,"Incremental Layer Assignment Driven by an External Signoff Timing Engine.",Vinicius S. Livramento; Derong Liu 0002; Salim Chowdhury; Bei Yu 0001; Xiaoqing Xu; David Z. Pan; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2016.2638450,null,J,no_arxiv,2
2016,ACM TODAES,"Clock-Tree-Aware Incremental Timing-Driven Placement.",Vinicius S. Livramento; Renan Netto; Chrystian Guth; José Luís Güntzel; Luiz Cláudio Villar dos Santos,https://doi.org/10.1145/2858793,top,J,no_arxiv,0
2016,ICCD,"Chain-based pseudorandom tests for pre-silicon verification of CMP memory systems.",Gabriel A. G. Andrade; Marleson Graf; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCD.2016.7753340,null,C,no_arxiv,1
2015,ICCAD,"Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.",Vinicius S. Livramento; Chrystian Guth; Renan Netto; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD.2015.7372615,top,C,no_arxiv,1
