1. Described Sequence generator in VHDL using Structural - Dataflow ,
and observed RTL view and RTL simulation
2. Dumped the design to Xen 10, tested it using Scan chain and observed
its output file
