<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.795</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.795</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.795</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.205</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>4.205</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.205</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>4.205</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>8</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>3528</FF>
      <LATCH>0</LATCH>
      <LUT>3500</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>10</BRAM>
      <CLB>0</CLB>
      <DSP>10</DSP>
      <FF>7500</FF>
      <LUT>3750</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sha512Accel" DISPNAME="inst" RTLNAME="sha512Accel">
      <SubModules count="41">buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U buffer_16_U buffer_17_U buffer_18_U buffer_19_U buffer_1_U buffer_20_U buffer_21_U buffer_22_U buffer_23_U buffer_24_U buffer_25_U buffer_26_U buffer_27_U buffer_28_U buffer_29_U buffer_2_U buffer_30_U buffer_31_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_U grp_chunkProcessor_fu_557 grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399 grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442 grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483 grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520 grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566 interHash_U message_U wordsout_U</SubModules>
      <Resources BRAM="8" FF="3528" LUT="3500"/>
      <LocalResources FF="896" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_10_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_10_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_10_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_11_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_11_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_11_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_12_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_12_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_12_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_13_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_13_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_13_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_13" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_14_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_14_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_14_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_15_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_15_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_15_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_15" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_16_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_16_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_16_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_16" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_17_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_17_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_17_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_17" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_18_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_18_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_18_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_18" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_19_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_19_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_19_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_19" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_1_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_1_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_1_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_20_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_20_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_20_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_20" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_21_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_21_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_21_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_21" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_22_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_22_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_22_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_22" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_23_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_23_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_23_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_23" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_24_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_24_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_24_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_24" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_25_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_25_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_25_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_25" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_26_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_26_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_26_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_26" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_27_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_27_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_27_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_27" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_28_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_28_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_28_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_28" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_29_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_29_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_29_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_29" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_2_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_2_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_2_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_30_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_30_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_30_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_30" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_31_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_31_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_31_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_31" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_3_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_3_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_3_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_4_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_4_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_4_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_5_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_5_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_5_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_6_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_6_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_6_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_7_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_7_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_7_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_8_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_8_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_8_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_9_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_9_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_9_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_U" DEPTH="1" TYPE="resource" MODULENAME="buffer_RAM_AUTO_1R1W" DISPNAME="buffer_U" RTLNAME="sha512Accel_buffer_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557" DEPTH="1" TYPE="function" MODULENAME="chunkProcessor" DISPNAME="grp_chunkProcessor_fu_557" RTLNAME="sha512Accel_chunkProcessor">
      <SubModules count="7">grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163 grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155 grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168 grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147 wValues_U wvars_U</SubModules>
      <Resources BRAM="4" FF="2083" LUT="2409"/>
      <LocalResources FF="533" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163" DEPTH="2" TYPE="function" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_11_2" DISPNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="220" LUT="321"/>
      <LocalResources FF="218" LUT="153"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="168"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155" DEPTH="2" TYPE="function" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_24_1" DISPNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_24_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155/flow_control_loop_pipe_sequential_init_U" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168" DEPTH="2" TYPE="function" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_27_2" DISPNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U kValues_U</SubModules>
      <Resources FF="1105" LUT="1385"/>
      <LocalResources FF="1038" LUT="814"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="3" LUT="570"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/kValues_U" DEPTH="3" TYPE="resource" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R" DISPNAME="kValues_U" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R">
      <Resources FF="64" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="kValues_U" SOURCE="" STORAGESIZE="64 80 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="kValues" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" DEPTH="2" TYPE="function" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_34_4" DISPNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/flow_control_loop_pipe_sequential_init_U" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147" DEPTH="2" TYPE="function" MODULENAME="chunkProcessor_Pipeline_VITIS_LOOP_8_1" DISPNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147" RTLNAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_8_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147/flow_control_loop_pipe_sequential_init_U" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/wValues_U" DEPTH="2" TYPE="resource" MODULENAME="chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W" DISPNAME="wValues_U" RTLNAME="sha512Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W">
      <Resources FF="192" LUT="582"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="wValues_U" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:19" STORAGESIZE="64 80 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="wValues" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_chunkProcessor_fu_557/wvars_U" DEPTH="2" TYPE="resource" MODULENAME="chunkProcessor_wvars_RAM_AUTO_1R1W" DISPNAME="wvars_U" RTLNAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
      <Resources BRAM="4" LUT="71"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="wvars_U" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:23" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="wvars" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399" DEPTH="1" TYPE="function" MODULENAME="sha512Accel_Pipeline_VITIS_LOOP_15_2" DISPNAME="grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399" RTLNAME="sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_15_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="156" LUT="320"/>
      <LocalResources FF="154" LUT="182"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="138"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442" DEPTH="1" TYPE="function" MODULENAME="sha512Accel_Pipeline_VITIS_LOOP_26_3" DISPNAME="grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442" RTLNAME="sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_26_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="155" LUT="287"/>
      <LocalResources FF="153" LUT="147"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="140"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483" DEPTH="1" TYPE="function" MODULENAME="sha512Accel_Pipeline_VITIS_LOOP_38_4" DISPNAME="grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483" RTLNAME="sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_38_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="20" LUT="129"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="80"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520" DEPTH="1" TYPE="function" MODULENAME="sha512Accel_Pipeline_VITIS_LOOP_46_5" DISPNAME="grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520" RTLNAME="sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_46_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566" DEPTH="1" TYPE="function" MODULENAME="sha512Accel_Pipeline_VITIS_LOOP_52_7" DISPNAME="grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566" RTLNAME="sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_52_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha512Accel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/interHash_U" DEPTH="1" TYPE="resource" MODULENAME="chunkProcessor_wvars_RAM_AUTO_1R1W" DISPNAME="interHash_U" RTLNAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="interHash_U" SOURCE="sha512Accel.cpp:6" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="interHash" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/message_U" DEPTH="1" TYPE="resource" MODULENAME="message_RAM_AUTO_1R1W" DISPNAME="message_U" RTLNAME="sha512Accel_message_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="64"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="message_U" SOURCE="sha512Accel.cpp:44" STORAGESIZE="64 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="message" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/wordsout_U" DEPTH="1" TYPE="resource" MODULENAME="wordsout_RAM_AUTO_1R1W" DISPNAME="wordsout_U" RTLNAME="sha512Accel_wordsout_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="128"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="wordsout_U" SOURCE="sha512Accel.cpp:43" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="wordsout" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.404" DATAPATH_LOGIC_DELAY="4.351" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="wordsout_U/ram_reg_0_7_63_63/SP/I" LOGIC_LEVELS="17" MAX_FANOUT="5" SLACK="4.205" STARTPOINT_PIN="interHash_U/ram_reg_0/CLKBWRCLK">
      <CELL NAME="interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="interHash_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246" MODULE_INSTNAME="wvars_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__14" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="wordsout_U/ram_reg_0_7_63_63/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="wordsout_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>interHash_U wvars_U grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 wordsout_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.399" DATAPATH_LOGIC_DELAY="4.343" DATAPATH_NET_DELAY="1.056" ENDPOINT_PIN="wordsout_U/ram_reg_0_7_61_61/SP/I" LOGIC_LEVELS="17" MAX_FANOUT="5" SLACK="4.215" STARTPOINT_PIN="interHash_U/ram_reg_0/CLKBWRCLK">
      <CELL NAME="interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="interHash_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246" MODULE_INSTNAME="wvars_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__14" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="wordsout_U/ram_reg_0_7_61_61/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="wordsout_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>interHash_U wvars_U grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 wordsout_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.304" DATAPATH_LOGIC_DELAY="4.251" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="wordsout_U/ram_reg_0_7_59_59/SP/I" LOGIC_LEVELS="16" MAX_FANOUT="5" SLACK="4.305" STARTPOINT_PIN="interHash_U/ram_reg_0/CLKBWRCLK">
      <CELL NAME="interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="interHash_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246" MODULE_INSTNAME="wvars_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="wordsout_U/ram_reg_0_7_59_59/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="wordsout_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>interHash_U wvars_U grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 wordsout_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.299" DATAPATH_LOGIC_DELAY="4.243" DATAPATH_NET_DELAY="1.056" ENDPOINT_PIN="wordsout_U/ram_reg_0_7_57_57/SP/I" LOGIC_LEVELS="16" MAX_FANOUT="5" SLACK="4.315" STARTPOINT_PIN="interHash_U/ram_reg_0/CLKBWRCLK">
      <CELL NAME="interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="interHash_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246" MODULE_INSTNAME="wvars_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="wordsout_U/ram_reg_0_7_57_57/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="wordsout_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>interHash_U wvars_U grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 wordsout_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.204" DATAPATH_LOGIC_DELAY="4.151" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="wordsout_U/ram_reg_0_7_55_55/SP/I" LOGIC_LEVELS="15" MAX_FANOUT="5" SLACK="4.405" STARTPOINT_PIN="interHash_U/ram_reg_0/CLKBWRCLK">
      <CELL NAME="interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="interHash_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246" MODULE_INSTNAME="wvars_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha512Accel_chunkProcessor.v" LINE_NUMBER="521" MODULE_INSTNAME="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" IS_FUNCINST="0"/>
      <CELL NAME="wordsout_U/ram_reg_0_7_55_55/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="wordsout_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>interHash_U wvars_U grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 wordsout_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sha512Accel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sha512Accel_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/sha512Accel_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sha512Accel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sha512Accel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sha512Accel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha512Accel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Aug 01 14:06:20 -0400 2025"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="sha512Accel"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="aspartan7"/>
    <item NAME="Target device" VALUE="xa7s6-cpga196-2I"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

