[INF:CM0023] Creating log file ../../build/regression/MBadder/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] dut.sv:1:1: No timescale set for "MultibitAdder".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@MultibitAdder".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1:30: Implicit port type (wire) for "sum",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@MultibitAdder".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MBadder/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MBadder/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MBadder/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@MultibitAdder)
|vpiElaborated:1
|vpiName:work@MultibitAdder
|uhdmallPackages:
\_package: builtin (builtin::), file:
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::), file:
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:builtin.sv
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiParent:
      \_function: (work@mailbox::new)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::peek)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_peek)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:builtin.sv
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
        |vpiParent:
        \_class_defn: (work@process), file:builtin.sv
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:builtin.sv
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::new)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::put)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::try_get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiFullName:work@MultibitAdder
  |vpiDefName:work@MultibitAdder
  |vpiNet:
  \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@MultibitAdder.a
  |vpiNet:
  \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiFullName:work@MultibitAdder.b
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiFullName:work@MultibitAdder.cin
  |vpiNet:
  \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiFullName:work@MultibitAdder.sum
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiFullName:work@MultibitAdder.cout
  |vpiPort:
  \_port: (a), line:1:22, endln:1:23
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
  |vpiPort:
  \_port: (b), line:1:24, endln:1:25
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
  |vpiPort:
  \_port: (cin), line:1:26, endln:1:29
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
  |vpiPort:
  \_port: (sum), line:1:30, endln:1:33
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
  |vpiPort:
  \_port: (cout), line:1:34, endln:1:38
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:27
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:6:20, endln:6:27
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:6:20, endln:6:23
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.a), line:6:20, endln:6:21
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:a
          |vpiFullName:work@MultibitAdder.a
          |vpiActual:
          \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
            |vpiParent:
            \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
            |vpiTypespec:
            \_logic_typespec: , line:2:8, endln:2:13
              |vpiRange:
              \_range: , line:2:8, endln:2:13
                |vpiLeftRange:
                \_constant: , line:2:9, endln:2:10
                  |vpiParent:
                  \_range: , line:2:8, endln:2:13
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:2:11, endln:2:12
                  |vpiParent:
                  \_range: , line:2:8, endln:2:13
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:a
            |vpiFullName:work@MultibitAdder.a
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.b), line:6:22, endln:6:23
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:b
          |vpiFullName:work@MultibitAdder.b
          |vpiActual:
          \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
            |vpiParent:
            \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
            |vpiTypespec:
            \_logic_typespec: , line:2:8, endln:2:13
            |vpiName:b
            |vpiFullName:work@MultibitAdder.b
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cin), line:6:24, endln:6:27
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiName:cin
        |vpiFullName:work@MultibitAdder.cin
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
          |vpiParent:
          \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
          |vpiName:cin
          |vpiFullName:work@MultibitAdder.cin
    |vpiLhs:
    \_operation: , line:6:10, endln:6:14
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cout), line:6:10, endln:6:14
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:cout
        |vpiFullName:work@MultibitAdder.cout
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
          |vpiParent:
          \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
          |vpiName:cout
          |vpiFullName:work@MultibitAdder.cout
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.sum), line:6:15, endln:6:18
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:sum
        |vpiFullName:work@MultibitAdder.sum
        |vpiActual:
        \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
          |vpiParent:
          \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
          |vpiTypespec:
          \_logic_typespec: , line:4:9, endln:4:14
            |vpiRange:
            \_range: , line:4:9, endln:4:14
              |vpiLeftRange:
              \_constant: , line:4:10, endln:4:11
                |vpiParent:
                \_range: , line:4:9, endln:4:14
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:4:12, endln:4:13
                |vpiParent:
                \_range: , line:4:9, endln:4:14
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiName:sum
          |vpiFullName:work@MultibitAdder.sum
|uhdmtopModules:
\_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@MultibitAdder
  |vpiDefName:work@MultibitAdder
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
  |vpiNet:
  \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
  |vpiNet:
  \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:22, endln:1:23
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.a), line:1:22, endln:1:23
      |vpiParent:
      \_port: (a), line:1:22, endln:1:23
      |vpiName:a
      |vpiFullName:work@MultibitAdder.a
      |vpiActual:
      \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiTypedef:
    \_logic_typespec: , line:2:8, endln:2:13
      |vpiRange:
      \_range: , line:2:8, endln:2:13
        |vpiParent:
        \_port: (a), line:1:22, endln:1:23
        |vpiLeftRange:
        \_constant: , line:2:9, endln:2:10
          |vpiParent:
          \_range: , line:2:8, endln:2:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:11, endln:2:12
          |vpiParent:
          \_range: , line:2:8, endln:2:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (b), line:1:24, endln:1:25
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiParent:
      \_port: (b), line:1:24, endln:1:25
      |vpiName:b
      |vpiFullName:work@MultibitAdder.b
      |vpiActual:
      \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiTypedef:
    \_logic_typespec: , line:2:8, endln:2:13
    |vpiInstance:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (cin), line:1:26, endln:1:29
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cin), line:1:26, endln:1:29
      |vpiParent:
      \_port: (cin), line:1:26, endln:1:29
      |vpiName:cin
      |vpiFullName:work@MultibitAdder.cin
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiInstance:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (sum), line:1:30, endln:1:33
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.sum), line:1:30, endln:1:33
      |vpiParent:
      \_port: (sum), line:1:30, endln:1:33
      |vpiName:sum
      |vpiFullName:work@MultibitAdder.sum
      |vpiActual:
      \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:4:9, endln:4:14
      |vpiRange:
      \_range: , line:4:9, endln:4:14
        |vpiParent:
        \_port: (sum), line:1:30, endln:1:33
        |vpiLeftRange:
        \_constant: , line:4:10, endln:4:11
          |vpiParent:
          \_range: , line:4:9, endln:4:14
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:12, endln:4:13
          |vpiParent:
          \_range: , line:4:9, endln:4:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (cout), line:1:34, endln:1:38
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiParent:
      \_port: (cout), line:1:34, endln:1:38
      |vpiName:cout
      |vpiFullName:work@MultibitAdder.cout
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiInstance:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:27
    |vpiParent:
    \_module: work@MultibitAdder (work@MultibitAdder), file:dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:6:20, endln:6:27
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:6:20, endln:6:23
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.a), line:6:20, endln:6:21
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:a
          |vpiFullName:work@MultibitAdder.a
          |vpiActual:
          \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.b), line:6:22, endln:6:23
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:b
          |vpiFullName:work@MultibitAdder.b
          |vpiActual:
          \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cin), line:6:24, endln:6:27
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiName:cin
        |vpiFullName:work@MultibitAdder.cin
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiLhs:
    \_operation: , line:6:10, endln:6:14
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cout), line:6:10, endln:6:14
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:cout
        |vpiFullName:work@MultibitAdder.cout
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.sum), line:6:15, endln:6:18
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:sum
        |vpiFullName:work@MultibitAdder.sum
        |vpiActual:
        \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/MBAdder/dut.sv | ${SURELOG_DIR}/build/regression/MBadder/roundtrip/dut_000.sv | 5 | 7 | 

