# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:25:01 on Dec 17,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 3 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fulladder1
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute_forwarding
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# log -howmany -rec /* 
# 10434
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : verilog/proc_hier_pbench.v(116)
#    Time: 1778905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:25:03 on Dec 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
