{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017335308000000001], 0, 0.2344074249267578, 1587368938.5876596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 580, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026831402], 0, 0.6915023326873779, 1587368938.7709997], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 508, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0031953094], 0, 0.6502306461334229, 1587368938.9627514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 492, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0018966934000000002], 0, 0.8247451782226562, 1587368939.1692696], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 653, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020451958], 0, 0.5043225288391113, 1587368939.342605], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054860598], 0, 0.21509456634521484, 1587368939.570857], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 574, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.004032068], 0, 0.4581589698791504, 1587368939.815708], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0094738464], 0, 0.3037135601043701, 1587368940.1131134], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 521, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0029413008000000003], 0, 0.3337843418121338, 1587368940.9271793], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0036546468], 0, 0.2724189758300781, 1587368941.1615152], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0050063864], 0, 0.19277143478393555, 1587368941.3821678], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001589993], 0, 0.20946621894836426, 1587368941.5480793], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 588, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018526608], 0, 0.701486349105835, 1587368941.752778], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020038162000000003], 0, 0.4271552562713623, 1587368941.9255567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029186396], 0, 0.5969648361206055, 1587368942.1129484], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013980864000000001], 0, 0.5101909637451172, 1587368942.3133497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0036405496], 0, 0.23218655586242676, 1587368942.9086685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002698057], 0, 0.43134331703186035, 1587368943.0924888], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018144819999999999], 0, 0.48195409774780273, 1587368943.3002641], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017203820000000001], 0, 0.3495807647705078, 1587368943.4681985], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019798464], 0, 0.2137291431427002, 1587368943.6404898], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012792434], 0, 0.3743753433227539, 1587368943.835392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 487, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017368944], 0, 0.24739456176757812, 1587368944.0037053], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0035868286], 0, 0.30710887908935547, 1587368944.201476], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009161682], 0, 0.4499986171722412, 1587368945.167287], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021673302], 0, 0.7335827350616455, 1587368945.342503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019950840000000003], 0, 0.39533424377441406, 1587368945.5149722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020481650000000002], 0, 0.23429393768310547, 1587368945.7238092], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 567, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0034332295999999997], 0, 0.3517420291900635, 1587368945.9189222], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 516, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0038873744], 0, 0.6590945720672607, 1587368946.122061], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018722094000000002], 0, 0.39958834648132324, 1587368946.3291292], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0019362168], 0, 0.2892487049102783, 1587368946.5009694], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0016482034], 0, 0.4035782814025879, 1587368948.2606814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 670, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022754692], 0, 1.6731581687927246, 1587368948.4756525], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0047289102], 0, 0.27826476097106934, 1587368948.6918302], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 529, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0019829744], 0, 0.26143860816955566, 1587368948.8641493], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 655, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0021324374], 0, 0.44678425788879395, 1587368949.073171], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0108910132], 0, 0.5054619312286377, 1587368949.3882232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.017466183599999997], 0, 0.5780739784240723, 1587368949.8125954], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 564, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0035574302000000004], 0, 1.1734659671783447, 1587368950.0481508], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0057137626], 0, 0.29230165481567383, 1587368950.9658418], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0021032752], 0, 0.7395102977752686, 1587368951.140173], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0021546831999999998], 0, 0.6173205375671387, 1587368951.3493311], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0016597064], 0, 0.3199582099914551, 1587368951.5165613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0024968352], 0, 0.641895055770874, 1587368951.6972547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0018455678], 0, 0.3495616912841797, 1587368951.90486], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019452405999999998], 0, 0.43106651306152344, 1587368952.0764644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 591, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019778484], 0, 0.23202013969421387, 1587368952.248619], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0015292074], 0, 0.45534658432006836, 1587368952.9494615], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 523, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0024446158], 0, 0.4912536144256592, 1587368953.1293619], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019369081999999998], 0, 0.2999420166015625, 1587368953.3087041], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0039311326], 0, 0.6519732475280762, 1587368953.5501301], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0032771638], 0, 0.4012172222137451, 1587368953.7433598], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018835392], 0, 0.28841209411621094, 1587368953.9141724], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033150908], 0, 0.409832239151001, 1587368954.1441426], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0025205296], 0, 0.2540769577026367, 1587368954.325043], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019915702], 0, 0.5325453281402588, 1587368955.313071], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0022972362], 0, 0.2791483402252197, 1587368955.5278633], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0090670984], 0, 0.2932908535003662, 1587368955.8134263], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017190385999999998], 0, 0.42246460914611816, 1587368955.9811451], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 597, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018671828], 0, 0.4025084972381592, 1587368956.188957], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021813036], 0, 0.8600618839263916, 1587368956.364442], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0046297402], 0, 0.22405433654785156, 1587368956.5791488], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0035417789999999997], 0, 0.43085241317749023, 1587368956.8115795], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017607141999999999], 0, 0.3012237548828125, 1587368963.376119], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014301206], 0, 0.3654196262359619, 1587368963.5397854], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015124768], 0, 0.34274935722351074, 1587368963.7391357], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012825222], 0, 0.32872629165649414, 1587368963.900459], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0016227182], 0, 0.4301910400390625, 1587368964.0676763], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 490, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017769857999999999], 0, 0.527785062789917, 1587368964.2718408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 488, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001852759], 0, 0.36750197410583496, 1587368964.4422936], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012845924], 0, 0.22691726684570312, 1587368964.6038203], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 489, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017488305999999998], 0, 0.47273731231689453, 1587368965.1960223], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0016529441999999998], 0, 0.44667601585388184, 1587368965.3632095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016235116], 0, 0.32588672637939453, 1587368965.5300956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014831758], 0, 0.3209187984466553, 1587368965.7308226], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013977292], 0, 0.36542201042175293, 1587368965.8938477], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015540104000000001], 0, 0.32502031326293945, 1587368966.0597095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001491171], 0, 0.3379802703857422, 1587368966.2588985], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001545571], 0, 0.20590686798095703, 1587368966.4244967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017983754000000002], 0, 0.222550630569458, 1587368967.1768527], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0015581522], 0, 0.5116710662841797, 1587368967.3801198], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014719166], 0, 0.20901989936828613, 1587368967.5447478], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0016659988], 0, 0.3278801441192627, 1587368967.7122972], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016656324], 0, 0.2658548355102539, 1587368967.9268074], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013977904], 0, 0.4400317668914795, 1587368968.090309], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 537, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017576042], 0, 0.33161115646362305, 1587368968.259274], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 491, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017716444], 0, 0.6532413959503174, 1587368968.4636106], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015538222000000001], 0, 0.4385190010070801, 1587368969.176477], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012366182], 0, 0.44955921173095703, 1587368969.337567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016967053999999999], 0, 0.5130901336669922, 1587368969.542254], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0013177788], 0, 0.32729172706604004, 1587368969.7047427], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 538, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018849114], 0, 0.4131138324737549, 1587368969.8761194], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0013583188], 0, 0.27835607528686523, 1587368970.0731723], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0016481006], 0, 0.5557422637939453, 1587368970.2406793], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014621732], 0, 0.25266242027282715, 1587368970.4053826], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014454394], 0, 0.35499119758605957, 1587368971.0517075], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001494901], 0, 0.31445884704589844, 1587368971.2162898], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 546, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018902932], 0, 0.5282671451568604, 1587368971.3878672], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 544, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018805949999999999], 0, 0.4321169853210449, 1587368971.5930505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014994542], 0, 0.4194905757904053, 1587368971.7580593], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 593, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0021296294], 0, 0.36686253547668457, 1587368971.9332705], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 545, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0019013374], 0, 0.5515158176422119, 1587368972.1417189], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 539, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017876343999999999], 0, 0.47751903533935547, 1587368972.3114593], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001524477], 0, 0.23171210289001465, 1587368973.1224186], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0018171198], 0, 0.7017686367034912, 1587368973.3322423], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013897332], 0, 0.6854033470153809, 1587368973.496018], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017144010000000002], 0, 0.34052205085754395, 1587368973.6643505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013264058], 0, 0.35040712356567383, 1587368973.8602254], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016050574000000001], 0, 0.37833690643310547, 1587368974.0270207], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016660663999999998], 0, 0.22586345672607422, 1587368974.194452], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016002126], 0, 0.3376128673553467, 1587368974.3966665], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001923616], 0, 0.48842525482177734, 1587368975.0046148], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0013175216], 0, 0.40874505043029785, 1587368975.1666896], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0018037556], 0, 0.2831532955169678, 1587368975.3759224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0014790354], 0, 0.3913736343383789, 1587368975.5406015], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014370081999999999], 0, 0.36013197898864746, 1587368975.7047641], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001446183], 0, 0.3245391845703125, 1587368975.9061801], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 536, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017664156000000001], 0, 0.26282358169555664, 1587368976.0753272], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017849204], 0, 0.358997106552124, 1587368976.2447667], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016620006], 0, 0.24110722541809082, 1587368976.810255], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0014193238], 0, 0.18706035614013672, 1587368976.973986], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001398807], 0, 0.27971959114074707, 1587368977.1375031], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 594, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019950572], 0, 0.4739820957183838, 1587368977.3470569], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016320018], 0, 0.3037230968475342, 1587368977.5139987], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 512, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.005193049], 0, 0.2583179473876953, 1587368977.737944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017762026], 0, 0.21320414543151855, 1587368977.9434872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0020377076], 0, 0.16354727745056152, 1587368978.1244469], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012428078000000001], 0, 0.6687612533569336, 1587368980.2467155], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0013178582], 0, 0.6488187313079834, 1587368980.4441018], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012080506], 0, 0.28304052352905273, 1587368980.604393], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012593778], 0, 0.26215124130249023, 1587368980.765744], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014157447999999999], 0, 0.7264342308044434, 1587368980.9656916], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013608276], 0, 0.31616735458374023, 1587368981.1285987], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014205636000000001], 0, 0.22980022430419922, 1587368981.2925687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0013812512], 0, 0.26598143577575684, 1587368981.4892204], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0013029522], 0, 0.314586877822876, 1587368982.2523637], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014371212], 0, 0.5799033641815186, 1587368982.4165761], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0015416380000000001], 0, 0.2833261489868164, 1587368982.6196225], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0015106382], 0, 0.23436307907104492, 1587368982.784675], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001394745], 0, 0.2335648536682129, 1587368982.948311], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0015496902], 0, 0.2565128803253174, 1587368983.1638932], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017079366], 0, 0.5008089542388916, 1587368983.3322792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001463428], 0, 0.6242697238922119, 1587368983.4968214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013388064], 0, 0.33979272842407227, 1587368984.26991], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014395458], 0, 0.2606210708618164, 1587368984.4343355], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0015223234], 0, 0.15562033653259277, 1587368984.5995958], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0014797022], 0, 0.22667312622070312, 1587368984.798582], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016362348], 0, 0.593883752822876, 1587368984.9660964], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0015451376], 0, 0.2941932678222656, 1587368985.1315718], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016022410000000001], 0, 0.25566792488098145, 1587368985.3368225], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015811970000000001], 0, 0.6422884464263916, 1587368985.5033846], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014117466], 0, 0.2579352855682373, 1587368986.448981], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0015989558], 0, 0.5035641193389893, 1587368986.6527429], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017626934], 0, 0.3830831050872803, 1587368986.822346], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018426396], 0, 0.3140711784362793, 1587368986.992805], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017425084], 0, 0.19997024536132812, 1587368987.198944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0016050454], 0, 0.3563840389251709, 1587368987.3653648], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017434138], 0, 0.8177759647369385, 1587368987.5344722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001511985], 0, 0.5357680320739746, 1587368987.735269], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017644561999999998], 0, 0.4098649024963379, 1587368988.5492866], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017477521999999998], 0, 0.5586521625518799, 1587368988.7189124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016122182], 0, 0.34248971939086914, 1587368988.9209511], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019814244], 0, 0.3574221134185791, 1587368989.0938015], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016267476], 0, 0.23826932907104492, 1587368989.2608275], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0016198416], 0, 0.19750475883483887, 1587368989.4651678], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001671947], 0, 0.29909706115722656, 1587368989.6331127], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001778502], 0, 0.6799657344818115, 1587368989.8028738], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0018601418], 0, 0.41962599754333496, 1587368990.5520248], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0015055768], 0, 0.6212797164916992, 1587368990.7170043], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001641697], 0, 0.3913261890411377, 1587368990.8842592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0016956242], 0, 0.3671543598175049, 1587368991.0859785], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 486, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0016788972], 0, 0.29590773582458496, 1587368991.2538028], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0020454842000000003], 0, 0.20386767387390137, 1587368991.4275832], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017232488], 0, 0.19417047500610352, 1587368991.6306608], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015902467999999999], 0, 0.26348280906677246, 1587368991.7982485], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016765329999999998], 0, 0.21528029441833496, 1587368992.2643392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016763312], 0, 0.26174116134643555, 1587368992.465792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 542, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0016878838], 0, 0.32367420196533203, 1587368992.634061], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016402018], 0, 0.20731306076049805, 1587368992.801527], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 541, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0016865708], 0, 0.3756675720214844, 1587368993.0061092], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017694248], 0, 0.22268319129943848, 1587368993.1830013], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019658686], 0, 0.2879328727722168, 1587368993.3551586], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001792286], 0, 0.2082202434539795, 1587368993.559644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0019585796], 0, 0.2341470718383789, 1587368994.356257], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017339222000000002], 0, 0.24418187141418457, 1587368994.5251472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 540, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017484024000000002], 0, 0.706047773361206, 1587368994.731214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 534, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0016820644], 0, 0.24951767921447754, 1587368994.8992088], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0019075493999999998], 0, 0.6382298469543457, 1587368995.0709336], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0039101134], 0, 0.3364863395690918, 1587368995.3138068], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.004892857400000001], 0, 0.25925135612487793, 1587368995.5333946], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 640, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0023243872], 0, 0.32166576385498047, 1587368995.7122443], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0016336224], 0, 0.8811171054840088, 1587368998.999412], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0016240516], 0, 0.21376299858093262, 1587368999.166725], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016487195999999999], 0, 0.2927985191345215, 1587368999.369427], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0015622736], 0, 0.4732799530029297, 1587368999.5357075], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.001645966], 0, 0.23332500457763672, 1587368999.702964], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0016762066], 0, 0.47361135482788086, 1587368999.9059184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016601405999999998], 0, 0.622276782989502, 1587369000.0737083], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0018904299999999998], 0, 0.3529090881347656, 1587369000.24485], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016356378000000002], 0, 0.20696568489074707, 1587369000.9766767], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016912492000000002], 0, 0.19062590599060059, 1587369001.1448925], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016883329999999998], 0, 0.17655038833618164, 1587369001.3130572], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0016626568], 0, 0.35383009910583496, 1587369001.5177574], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016779182], 0, 0.6008920669555664, 1587369001.6856852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017222301999999998], 0, 0.1948561668395996, 1587369001.8547187], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001743295], 0, 0.2982330322265625, 1587369002.0590389], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 493, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0020268594], 0, 0.4727907180786133, 1587369002.2319844], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018341992000000002], 0, 0.2023603916168213, 1587369003.1844654], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017951743999999998], 0, 0.3359065055847168, 1587369003.4039826], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016529166000000001], 0, 0.19918584823608398, 1587369003.571783], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016651628000000003], 0, 0.24213910102844238, 1587369003.7396884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017333874], 0, 0.2794787883758545, 1587369003.942899], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 590, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018251731999999999], 0, 0.27294135093688965, 1587369004.1131978], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017678884], 0, 0.17365598678588867, 1587369004.2824764], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 548, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.001879159], 0, 0.8512403964996338, 1587369004.4893146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0021006272], 0, 0.6787939071655273, 1587369005.3033388], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 562, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0036669108], 0, 0.46179962158203125, 1587369005.5033226], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 519, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0037612766], 0, 0.2738382816314697, 1587369005.7394347], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0022419602], 0, 0.6871633529663086, 1587369005.9161594], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.019089656], 0, 0.40844106674194336, 1587369006.366669], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0057569783999999995], 0, 0.4347083568572998, 1587369006.6352813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002496379], 0, 0.20534753799438477, 1587369006.8159313], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022355104], 0, 0.43004417419433594, 1587369006.992983], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018691448], 0, 0.3401620388031006, 1587369007.7351272], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0026685494000000002], 0, 0.6322460174560547, 1587369007.9191613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0067067928], 0, 0.32820582389831543, 1587369008.1670542], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0017638034000000001], 0, 0.30391573905944824, 1587369008.3844395], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0021072029999999998], 0, 0.40682125091552734, 1587369008.5594242], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.005564617], 0, 0.2652244567871094, 1587369008.7898185], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0022511726], 0, 0.2707550525665283, 1587369009.0033684], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010160714999999999], 0, 0.26750874519348145, 1587369009.3069887], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.004272746799999999], 0, 0.6539607048034668, 1587369010.7959993], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 500, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022366546], 0, 1.3670907020568848, 1587369011.0071023], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020267096], 0, 0.28606081008911133, 1587369011.1802588], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 624, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0057062772], 0, 0.3660562038421631, 1587369011.4127753], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0029094660000000003], 0, 0.23849868774414062, 1587369011.637522], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0094753302], 0, 0.3696401119232178, 1587369011.9301481], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0035085918], 0, 0.3091614246368408, 1587369012.1274157], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 503, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022733650000000003], 0, 0.9135823249816895, 1587369012.339371], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0023849906000000002], 0, 0.19171810150146484, 1587369014.4945323], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 646, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002002845], 0, 0.3804657459259033, 1587369014.6680865], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0045529687999999995], 0, 0.3749251365661621, 1587369014.9162138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 535, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018045194], 0, 0.20655131340026855, 1587369015.0864034], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 668, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002260537], 0, 2.0213091373443604, 1587369015.2638211], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.007577095000000001], 0, 0.7293140888214111, 1587369015.5606055], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0058060626], 0, 0.6406524181365967, 1587369015.794563], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 525, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002274185], 0, 0.3319225311279297, 1587369015.9722772], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019206076], 0, 0.6129517555236816, 1587369017.8714635], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032546592], 0, 0.4091818332672119, 1587369018.0645592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0036004254], 0, 0.1915733814239502, 1587369018.2634149], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 666, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002222732], 0, 1.806631326675415, 1587369018.4751782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0036993788], 0, 0.22295808792114258, 1587369018.6832316], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 606, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020381104000000002], 0, 0.5025410652160645, 1587369018.8565488], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019359242], 0, 0.546217679977417, 1587369019.0619943], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0022699866], 0, 0.8750476837158203, 1587369019.2395391], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002039446], 0, 0.713914155960083, 1587369022.0769322], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017275486], 0, 0.5761880874633789, 1587369022.24594], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0018293288000000001], 0, 0.6371030807495117, 1587369022.416591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019544016], 0, 0.8453855514526367, 1587369022.62258], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0019150968], 0, 0.5643284320831299, 1587369022.7943804], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018838694], 0, 0.15362071990966797, 1587369022.9655623], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 543, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018073800000000001], 0, 0.30354976654052734, 1587369023.1719782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020325578], 0, 1.0251498222351074, 1587369023.3458514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0019413774000000001], 0, 0.5212478637695312, 1587369024.1108184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020131128000000003], 0, 0.43635082244873047, 1587369024.3190756], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 533, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0016799322], 0, 0.26725244522094727, 1587369024.4873343], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018587098], 0, 0.15598249435424805, 1587369024.6580164], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 505, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.003543768], 0, 0.3289926052093506, 1587369024.892046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 643, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020198904], 0, 0.5809423923492432, 1587369025.065791], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 626, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0049891184], 0, 0.4819309711456299, 1587369025.287395], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023315916], 0, 0.6654305458068848, 1587369025.5005548], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0021351822], 0, 1.007014513015747, 1587369026.628183], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0021103384], 0, 0.49545812606811523, 1587369026.803291], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0028110762], 0, 0.30818915367126465, 1587369027.0242453], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0027927615999999997], 0, 0.2141408920288086, 1587369027.2103684], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0021271902], 0, 0.670628547668457, 1587369027.3860176], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0020566342], 0, 0.2630655765533447, 1587369027.596103], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 577, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032475221999999997], 0, 0.3027975559234619, 1587369027.7894044], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001847864], 0, 0.24206852912902832, 1587369027.96049], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018607314], 0, 0.15661311149597168, 1587369028.4697182], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0117935434], 0, 0.3769841194152832, 1587369028.8135803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0039119364], 0, 0.21225953102111816, 1587369029.0174334], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 561, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0036632974], 0, 0.4535331726074219, 1587369029.2578757], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0093578234], 0, 0.34903836250305176, 1587369029.5488386], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0056194618], 0, 0.3981447219848633, 1587369029.7799923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0030952472000000003], 0, 0.4120900630950928, 1587369030.0047147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0032943793999999998], 0, 0.20164227485656738, 1587369030.1987264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019680654], 0, 0.20673251152038574, 1587369030.9882143], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029559976000000003], 0, 0.24377775192260742, 1587369031.2144742], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00320849], 0, 0.25872278213500977, 1587369031.4072764], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019515434000000002], 0, 0.6214444637298584, 1587369031.5796132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 565, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0034867442], 0, 0.5643606185913086, 1587369031.8110054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 647, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002071377], 0, 0.32147908210754395, 1587369031.985104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018183767999999999], 0, 0.6432158946990967, 1587369032.1557276], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.00198533], 0, 0.2550086975097656, 1587369032.3627968], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0042265338], 0, 0.3076748847961426, 1587369033.5881991], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0022780372], 0, 0.21105623245239258, 1587369033.7661169], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0091126978], 0, 0.7203586101531982, 1587369034.0929375], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0036987758000000003], 0, 0.2600526809692383, 1587369034.2937343], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 609, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0022401384], 0, 1.0595765113830566, 1587369034.470908], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 638, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0028640151999999998], 0, 0.4678652286529541, 1587369034.697313], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 506, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0033347214], 0, 0.34915781021118164, 1587369034.892146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009649465], 0, 0.3168063163757324, 1587369035.1876814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0090688756], 0, 0.3198106288909912, 1587369037.3044086], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049677060000000006], 0, 0.39531874656677246, 1587369037.5252283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0037585748], 0, 0.6011903285980225, 1587369037.726956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0038513206000000003], 0, 0.4539351463317871, 1587369037.968848], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00386306], 0, 0.17399191856384277, 1587369038.1718557], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0026852822], 0, 0.6627240180969238, 1587369038.3564584], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032081324], 0, 0.6632893085479736, 1587369038.5826519], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 667, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022598072], 0, 1.8671929836273193, 1587369038.7597322], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 632, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0035113037999999997], 0, 0.3774104118347168, 1587369039.644352], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0025471252], 0, 0.3412454128265381, 1587369039.8599613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031853034], 0, 0.24843168258666992, 1587369040.0519311], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0051958023999999995], 0, 0.29929542541503906, 1587369040.2763817], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032077191999999996], 0, 0.5512633323669434, 1587369040.502582], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0054763876], 0, 0.21108293533325195, 1587369040.7317476], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0093717388], 0, 0.6876254081726074, 1587369041.022872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020082576], 0, 0.7518482208251953, 1587369041.2352138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016555858], 0, 0.20430850982666016, 1587369043.1835897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017314472000000002], 0, 0.3918769359588623, 1587369043.3525984], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017247737999999998], 0, 0.3010733127593994, 1587369043.5548391], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016665196], 0, 0.5881450176239014, 1587369043.7227683], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0020170960000000003], 0, 0.4741404056549072, 1587369043.8960226], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0017848336], 0, 0.24335646629333496, 1587369044.1155572], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 530, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0018383208000000001], 0, 0.3183460235595703, 1587369044.285924], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 531, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017684823999999997], 0, 0.4400513172149658, 1587369044.4552515], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018458254], 0, 0.2919027805328369, 1587369045.2434888], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019882503999999997], 0, 0.24298930168151855, 1587369045.4163506], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 532, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0017274926], 0, 0.6453626155853271, 1587369045.5853162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018071851999999998], 0, 0.20055437088012695, 1587369045.7960758], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019145206], 0, 0.2679305076599121, 1587369045.9680548], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018596208], 0, 0.6545259952545166, 1587369046.1391761], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018604697999999999], 0, 0.49603772163391113, 1587369046.3450193], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 549, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.001877564], 0, 0.45874977111816406, 1587369046.5162642], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001993112], 0, 0.565873384475708, 1587369047.2031035], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 550, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002009512], 0, 0.5475568771362305, 1587369047.4112194], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001748833], 0, 0.21172118186950684, 1587369047.5799532], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018107478], 0, 0.2447502613067627, 1587369047.7502296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019547734], 0, 0.26520586013793945, 1587369047.9582396], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 589, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018320396], 0, 0.2840738296508789, 1587369048.128768], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018438382], 0, 0.35677289962768555, 1587369048.2995105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019796498], 0, 0.40924549102783203, 1587369048.5067751], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0019836024000000002], 0, 0.24874329566955566, 1587369049.2783864], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 528, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0019206922000000002], 0, 0.20352840423583984, 1587369049.4503503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 547, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.001882754], 0, 0.6678049564361572, 1587369049.6572087], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002005368], 0, 0.35446739196777344, 1587369049.830824], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 587, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019051496], 0, 0.4760260581970215, 1587369050.002266], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018358902], 0, 0.35556554794311523, 1587369050.2085733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002036105], 0, 0.48328542709350586, 1587369050.3826108], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 645, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0019954056], 0, 0.3894209861755371, 1587369050.5558407], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 598, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018792102000000001], 0, 0.3463609218597412, 1587369051.4611366], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 551, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002014548], 0, 0.406069278717041, 1587369051.6344907], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020968624000000003], 0, 0.18456745147705078, 1587369051.808642], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 599, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019934884], 0, 0.3311631679534912, 1587369052.018933], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 586, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001993594], 0, 0.35187554359436035, 1587369052.1917918], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019442938], 0, 0.36207127571105957, 1587369052.3641088], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019772322], 0, 0.24480819702148438, 1587369052.5707247], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 644, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0019976919999999997], 0, 0.7712693214416504, 1587369052.7440283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 596, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001923111], 0, 0.6979420185089111, 1587369053.7811198], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 595, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019226357999999999], 0, 0.5473222732543945, 1587369053.989847], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 620, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0041168772], 0, 0.9545228481292725, 1587369054.20439], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 618, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0038234322], 0, 0.6234831809997559, 1587369054.406938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0104840372], 0, 0.41179704666137695, 1587369054.7510104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0022251492], 0, 0.7670543193817139, 1587369054.9273605], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0083777514], 0, 0.36341238021850586, 1587369055.2025387], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0030075926], 0, 0.3034543991088867, 1587369055.4273343], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0023372804], 0, 0.5877721309661865, 1587369056.6479056], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.006774258599999999], 0, 0.24131464958190918, 1587369056.8975782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 558, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0022368896], 0, 1.131298542022705, 1587369057.1110733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0024500684], 0, 0.2929086685180664, 1587369057.2913332], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 514, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0041079314], 0, 0.3411579132080078, 1587369057.4981937], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 511, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0031528792], 0, 0.26872992515563965, 1587369057.7257516], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0094354856], 0, 0.47063517570495605, 1587369058.018196], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021567518], 0, 0.9705750942230225, 1587369058.1940813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0032338932], 0, 0.6726183891296387, 1587369059.061296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 630, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0045261156], 0, 0.42043256759643555, 1587369059.2825446], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0036330387999999997], 0, 0.19672274589538574, 1587369059.4821625], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002448365], 0, 0.42189884185791016, 1587369059.6982877], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021951952], 0, 0.6592288017272949, 1587369059.8743713], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 662, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002043335], 0, 0.7148995399475098, 1587369060.048806], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0032278938], 0, 0.48676371574401855, 1587369060.2788076], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049346726], 0, 0.641263484954834, 1587369060.4991014], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0019021506], 0, 0.18150019645690918, 1587369062.944142], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0019844946], 0, 0.29903388023376465, 1587369063.1173613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 651, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020940681999999998], 0, 0.6473376750946045, 1587369063.2924597], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019378962], 0, 0.4396944046020508, 1587369063.4982514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0019537388], 0, 0.56913161277771, 1587369063.671204], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020508176], 0, 0.2624032497406006, 1587369063.8447106], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 654, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020483766], 0, 0.5180282592773438, 1587369064.05603], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0021435542], 0, 0.1752321720123291, 1587369064.2445652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.002099405], 0, 0.4366285800933838, 1587369065.0779104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 600, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020134972], 0, 0.432253360748291, 1587369065.2872794], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020491123999999998], 0, 0.41903162002563477, 1587369065.4615717], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 603, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020086928], 0, 0.632652997970581, 1587369065.6352282], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.001980861], 0, 0.738563060760498, 1587369065.8430889], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 592, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019506401999999999], 0, 0.28617048263549805, 1587369066.0151768], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020163552], 0, 0.2023627758026123, 1587369066.1882412], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002149479], 0, 0.22765755653381348, 1587369066.3975565], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0059102718], 0, 0.20203781127929688, 1587369067.612581], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00308336], 0, 0.21895599365234375, 1587369067.8036249], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049219078], 0, 0.28476691246032715, 1587369068.058003], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0032311227999999997], 0, 0.22486186027526855, 1587369068.250986], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 613, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0022045162], 0, 1.018427848815918, 1587369068.4272735], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0040870688], 0, 0.44632697105407715, 1587369068.668537], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019315252000000002], 0, 0.48287463188171387, 1587369068.8407567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0173328554], 0, 0.47389674186706543, 1587369069.27759], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031283834000000003], 0, 0.3813786506652832, 1587369070.5741432], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0037027702000000003], 0, 0.18252134323120117, 1587369070.774802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0103630602], 0, 0.2912743091583252, 1587369071.0818627], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 557, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021672864], 0, 1.0963056087493896, 1587369071.2937005], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0031891878], 0, 0.3656604290008545, 1587369071.4861512], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0026146358], 0, 0.27002763748168945, 1587369071.6696813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0028920988000000003], 0, 0.28455042839050293, 1587369071.8935483], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 554, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021951244000000003], 0, 1.1452128887176514, 1587369072.069814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029791998], 0, 0.3849155902862549, 1587369073.065648], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041310494000000005], 0, 0.3505728244781494, 1587369073.309247], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0020270404], 0, 0.3977324962615967, 1587369073.4830341], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0023115176], 0, 0.6122710704803467, 1587369073.661524], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.002347303], 0, 0.20782089233398438, 1587369073.8765602], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002136468], 0, 0.8521575927734375, 1587369074.0520518], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.004366685800000001], 0, 0.2497708797454834, 1587369074.2777224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 621, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0037927368000000004], 0, 0.7373027801513672, 1587369074.5157957], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0030929292], 0, 0.4062459468841553, 1587369076.0335562], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002290191], 0, 0.6098287105560303, 1587369076.2116592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0026472002000000002], 0, 0.19190621376037598, 1587369076.4294577], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 576, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003177208], 0, 0.24267959594726562, 1587369076.6216655], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0031849328000000004], 0, 0.15784955024719238, 1587369076.8139231], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 612, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0021973888], 0, 1.4025611877441406, 1587369077.026614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 571, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0043886922000000005], 0, 0.5763788223266602, 1587369077.2381647], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0021471002], 0, 0.735527515411377, 1587369077.4137523], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033666112], 0, 0.6325032711029053, 1587369078.7669365], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0035824902], 0, 0.2681868076324463, 1587369078.9653726], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 611, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0021951462000000003], 0, 1.209073781967163, 1587369079.1420739], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 627, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0047187064], 0, 0.6358895301818848, 1587369079.4076672], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.003520408], 0, 0.2499237060546875, 1587369079.605261], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.017235604600000003], 0, 0.4917023181915283, 1587369080.0266638], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 566, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0034463019999999996], 0, 0.5375843048095703, 1587369080.258473], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021547184], 0, 0.7375047206878662, 1587369080.4341695], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0022230786], 0, 0.16177988052368164, 1587369081.2525518], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 581, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026061267999999997], 0, 0.33260655403137207, 1587369081.468956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.018269748], 0, 0.4362037181854248, 1587369081.9067998], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 661, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020772688], 0, 0.6697854995727539, 1587369082.0812683], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0032532991999999995], 0, 0.24061965942382812, 1587369082.311339], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0023067992], 0, 0.28019237518310547, 1587369082.4894102], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0024430822], 0, 0.16030383110046387, 1587369082.6696491], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0036256579999999995], 0, 0.25780296325683594, 1587369082.905169], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019477602], 0, 1.1149942874908447, 1587369086.0976043], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0020590414000000003], 0, 0.2169170379638672, 1587369086.3079157], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 604, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020260328], 0, 0.8338413238525391, 1587369086.4817038], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019226411999999997], 0, 0.519052267074585, 1587369086.6538715], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0021370701999999997], 0, 0.7288224697113037, 1587369086.8654604], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 652, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0021421306], 0, 0.8364479541778564, 1587369087.0412445], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0021028740000000002], 0, 0.8839747905731201, 1587369087.2162867], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0020747333999999997], 0, 0.9953265190124512, 1587369087.424555], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0020050706], 0, 0.582395076751709, 1587369088.1504698], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 605, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002019794], 0, 0.46164870262145996, 1587369088.3242884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020553878], 0, 0.6327829360961914, 1587369088.5321445], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0031408104], 0, 0.5777554512023926, 1587369088.7240663], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 625, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0057923784], 0, 0.43917179107666016, 1587369088.9587474], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.003163966], 0, 0.25252556800842285, 1587369089.185855], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0022275824], 0, 0.3889343738555908, 1587369089.3628073], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022458234000000002], 0, 0.2391655445098877, 1587369089.540095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0025614048], 0, 0.21849679946899414, 1587369091.0604763], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0025299024], 0, 0.21507906913757324, 1587369091.2428172], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0048690009999999995], 0, 0.23753809928894043, 1587369091.4622972], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020253718], 0, 0.22485971450805664, 1587369091.671585], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0020900804], 0, 1.3758256435394287, 1587369091.8466463], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0030694306], 0, 0.5691406726837158, 1587369092.0372286], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0021157045999999997], 0, 0.4406015872955322, 1587369092.2488678], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.017355482], 0, 0.3826749324798584, 1587369092.671845], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 510, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0031021496], 0, 0.36594152450561523, 1587369093.5671954], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023809264], 0, 0.43750858306884766, 1587369093.7814338], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 642, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020963676000000002], 0, 0.4588155746459961, 1587369093.9566772], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0071376148], 0, 0.23923659324645996, 1587369094.212597], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0053906424], 0, 0.6795711517333984, 1587369094.4775462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 509, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.003083859], 0, 0.3654484748840332, 1587369094.6684334], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 658, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020806412], 0, 0.7453117370605469, 1587369094.84335], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0031892535999999997], 0, 0.5216808319091797, 1587369095.083215], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.003046427], 0, 0.1577157974243164, 1587369096.3696475], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 518, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0037005959999999996], 0, 0.2894566059112549, 1587369096.5703073], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 607, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020872209999999998], 0, 0.43730974197387695, 1587369096.780637], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0022628328], 0, 1.146181344985962, 1587369096.9582875], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 615, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0023227378], 0, 0.8662283420562744, 1587369097.1369166], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 623, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.004279766], 0, 0.5360305309295654, 1587369097.3835402], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0043498638], 0, 0.23341870307922363, 1587369097.5943933], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 616, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0044246974], 0, 0.49747347831726074, 1587369097.806199], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029280293999999997], 0, 0.21131157875061035, 1587369098.492054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0039133712], 0, 0.23761773109436035, 1587369098.696248], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0042629948], 0, 0.27547740936279297, 1587369098.906019], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 560, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0037182079999999998], 0, 0.383528470993042, 1587369099.1427555], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0030546812], 0, 0.21909761428833008, 1587369099.3328404], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002128459], 0, 0.21269917488098145, 1587369099.5084295], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0055230712], 0, 0.28949666023254395, 1587369099.7715962], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 601, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020801534], 0, 0.5213460922241211, 1587369099.9464142], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0112085104], 0, 0.30210185050964355, 1587369101.338639], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.00213773], 0, 1.1489276885986328, 1587369101.5497758], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0021216354], 0, 0.9064438343048096, 1587369101.724844], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0038823046], 0, 0.21535849571228027, 1587369101.9284105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025032685999999997], 0, 0.22703027725219727, 1587369102.143359], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 575, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0042273634], 0, 0.3527810573577881, 1587369102.3519819], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0023142388], 0, 0.20220565795898438, 1587369102.529938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 569, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0055450612000000005], 0, 0.47144532203674316, 1587369102.796114], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 507, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0031255494], 0, 0.42618703842163086, 1587369104.3378706], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 671, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0023403152], 0, 1.405411958694458, 1587369104.5169072], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0067948068], 0, 0.2542562484741211, 1587369104.8040948], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0043711472], 0, 0.1892993450164795, 1587369105.015573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0026803204], 0, 0.18207883834838867, 1587369105.2067251], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.002081711], 0, 0.6408841609954834, 1587369105.4166157], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 501, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022064106], 0, 1.0765974521636963, 1587369105.5935736], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 634, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.003146106], 0, 0.5011961460113525, 1587369105.7855284], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 585, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0021708559999999997], 0, 0.2913548946380615, 1587369109.1829705], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 602, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002036343], 0, 0.5296230316162109, 1587369109.3564367], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002081853], 0, 0.4102320671081543, 1587369109.564346], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0020720816], 0, 0.6856577396392822, 1587369109.7394125], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002180193], 0, 0.15050745010375977, 1587369109.9156682], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020803036], 0, 0.3499598503112793, 1587369110.138526], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 584, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020505446], 0, 0.23012566566467285, 1587369110.3131008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0021088298], 0, 1.1192986965179443, 1587369110.4885244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0020978536], 0, 0.759760856628418, 1587369111.5771315], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0020465776], 0, 0.2515549659729004, 1587369111.7516408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0020949582], 0, 0.7828664779663086, 1587369111.9269178], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0021100816], 0, 0.9084882736206055, 1587369112.1368814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002075501], 0, 0.9535326957702637, 1587369112.3116], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 650, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0021414622000000003], 0, 0.5850331783294678, 1587369112.4871573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0046193169999999995], 0, 0.21633696556091309, 1587369112.7373264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 633, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0035288465999999998], 0, 0.44663119316101074, 1587369112.935651], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 568, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0050783424], 0, 0.36553406715393066, 1587369114.257597], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022050116], 0, 0.30141592025756836, 1587369114.4704967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0043931064], 0, 0.25002074241638184, 1587369114.682262], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0020401288], 0, 0.5250892639160156, 1587369114.856269], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0031943647999999997], 0, 0.23056578636169434, 1587369115.0823314], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0030594068], 0, 0.1819462776184082, 1587369115.2798038], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0021156724], 0, 1.1208667755126953, 1587369115.4553416], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0062093994], 0, 0.28292322158813477, 1587369115.7306461], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 610, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002215861], 0, 1.1182196140289307, 1587369117.5140147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0022110294], 0, 0.4766073226928711, 1587369117.6913607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0025889934], 0, 0.21134328842163086, 1587369117.9085462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 669, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022424712], 0, 1.6554839611053467, 1587369118.0866294], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 579, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0027971174], 0, 0.46208691596984863, 1587369118.272745], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0021946248000000003], 0, 0.6284048557281494, 1587369118.4862792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0037725997999999996], 0, 0.632838249206543, 1587369118.6882632], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 556, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021663816], 0, 1.4321174621582031, 1587369118.8647387], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 583, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0027311888], 0, 0.2560088634490967, 1587369120.252902], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 555, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021954506], 0, 1.242260217666626, 1587369120.429927], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 527, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.002329722], 0, 0.2741823196411133, 1587369120.6086454], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0040036442], 0, 0.24214816093444824, 1587369120.851214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0058995554], 0, 0.2417316436767578, 1587369121.087012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.011149526], 0, 0.7292394638061523, 1587369121.4069345], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 582, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026005448], 0, 0.31861042976379395, 1587369121.6246464], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.004630131], 0, 0.28885459899902344, 1587369121.8403485], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0094650566], 0, 0.2807130813598633, 1587369123.0399683], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0056712116], 0, 0.23694610595703125, 1587369123.3060281], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 570, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0049300358], 0, 0.48037242889404297, 1587369123.5268397], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 656, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020550472], 0, 0.5917971134185791, 1587369123.7011876], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 513, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0052867235999999995], 0, 0.3490114212036133, 1587369123.9637644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0039895394], 0, 0.6150786876678467, 1587369124.1693532], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 552, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021976444], 0, 0.9484343528747559, 1587369124.3463352], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 517, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0037016036], 0, 0.33281564712524414, 1587369124.5824413], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0022393998], 0, 0.3668069839477539, 1587369125.4567606], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0028926212], 0, 0.1976768970489502, 1587369125.6446443], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 573, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0041896388], 0, 0.4619126319885254, 1587369125.890403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 629, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.004557129599999999], 0, 0.4288609027862549, 1587369126.1048753], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 524, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0024058406], 0, 0.7332539558410645, 1587369126.2852128], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0056270978], 0, 0.2362828254699707, 1587369126.5530796], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022990856], 0, 0.196303129196167, 1587369126.73141], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049711468], 0, 0.2287130355834961, 1587369126.952309], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0055973928], 0, 0.6365823745727539, 1587369128.585614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0058852848], 0, 0.296616792678833, 1587369128.8212771], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.004272128599999999], 0, 0.27858519554138184, 1587369129.031447], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0052849628], 0, 0.2798759937286377, 1587369129.2922175], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0022144804], 0, 0.42145371437072754, 1587369129.469267], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0043143574], 0, 0.18858647346496582, 1587369129.6799934], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 664, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022018324], 0, 1.4769818782806396, 1587369129.891013], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0036262302000000003], 0, 0.6732926368713379, 1587369130.090432], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 659, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020537923999999997], 0, 0.8619587421417236, 1587369132.4410026], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 657, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0021141324], 0, 0.7448475360870361, 1587369132.6167989], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 660, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020911774], 0, 1.0357539653778076, 1587369132.792039], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 649, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002237451], 0, 0.5403804779052734, 1587369133.007104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 641, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022748094], 0, 0.40111756324768066, 1587369133.184796], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 496, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022479302], 0, 0.881964921951294, 1587369133.3622246], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0020794836000000002], 0, 0.6187574863433838, 1587369133.5721793], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 648, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0020948202], 0, 0.40781307220458984, 1587369133.7469974], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002216556], 0, 0.8147954940795898, 1587369134.8599722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 502, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022326668], 0, 1.024017333984375, 1587369135.070893], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 636, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002935666], 0, 0.8322532176971436, 1587369135.259137], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 522, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0025339014], 0, 0.38163256645202637, 1587369135.441274], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.003623284], 0, 0.2861807346343994, 1587369135.6772585], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 622, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.003948092], 0, 0.6560676097869873, 1587369135.8819618], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.012731731800000002], 0, 0.33521175384521484, 1587369136.2272944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 639, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0029330104], 0, 0.4186127185821533, 1587369136.4634194], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.004645036], 0, 0.22724461555480957, 1587369137.5147471], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0044708987999999995], 0, 0.44556593894958496, 1587369137.7276032], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0031741472], 0, 0.656440019607544, 1587369137.9539914], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 619, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0042082334], 0, 0.7529206275939941, 1587369138.1633906], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0055957902], 0, 0.24112200736999512, 1587369138.394546], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 608, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0022110660000000002], 0, 0.9176235198974609, 1587369138.6104944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029754918], 0, 0.19602108001708984, 1587369138.7995942], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.004261165799999999], 0, 0.2949092388153076, 1587369139.0095482], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 520, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0030590716000000002], 0, 0.2837564945220947, 1587369140.8714705], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 563, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0033849032], 0, 0.5607132911682129, 1587369141.067596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.017578477000000002], 0, 0.49690675735473633, 1587369141.5088944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 665, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002261537], 0, 1.7581112384796143, 1587369141.7240283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 617, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0041768422], 0, 0.5618438720703125, 1587369141.9325507], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 559, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0023741542], 0, 0.946272611618042, 1587369142.1119525], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0048893988], 0, 0.24558472633361816, 1587369142.3655345], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0026951518], 0, 0.32201313972473145, 1587369142.550372], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0067500042], 0, 0.3594086170196533, 1587369143.3484786], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.005569181], 0, 0.27585339546203613, 1587369143.616299], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0039617618], 0, 0.2888069152832031, 1587369143.821332], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0037141084], 0, 0.3762030601501465, 1587369144.02236], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0035687818000000003], 0, 0.3248608112335205, 1587369144.256377], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 663, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0021112216], 0, 0.5889184474945068, 1587369144.4321752], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0051112072000000005], 0, 0.21187186241149902, 1587369144.655697], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054274476], 0, 0.4449763298034668, 1587369144.9180694], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0028760012], 0, 0.1583850383758545, 1587369146.207506], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031706725999999996], 0, 0.29439306259155273, 1587369146.4000888], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032936308], 0, 1.220374345779419, 1587369146.644148], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.005166872], 0, 0.19891715049743652, 1587369146.8685308], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.010479938], 0, 0.417008638381958, 1587369147.177936], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0030736096], 0, 0.1979050636291504, 1587369147.4040115], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054079292], 0, 0.3101222515106201, 1587369147.6321025], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 504, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00377566], 0, 0.23994207382202148, 1587369147.8340478], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029400734], 0, 0.26372718811035156, 1587369149.1309264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 499, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0022667366000000003], 0, 1.1487171649932861, 1587369149.3087933], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0055967226], 0, 0.2666161060333252, 1587369149.5399652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 553, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0021823301999999998], 0, 1.1481952667236328, 1587369149.750227], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0047437472000000005], 0, 0.21199727058410645, 1587369149.967949], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.004121623], 0, 0.3062107563018799, 1587369150.1757834], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0052834423999999994], 0, 0.3615424633026123, 1587369150.4358492], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.011093544], 0, 0.40636539459228516, 1587369150.754737], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0032444448000000002], 0, 0.16273856163024902, 1587369151.9118347], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.005111605], 0, 0.2666349411010742, 1587369152.1687808], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 614, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0022260398000000002], 0, 1.0158371925354004, 1587369152.346307], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 628, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.004595210000000001], 0, 0.8006033897399902, 1587369152.5616531], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0050155208], 0, 0.3233153820037842, 1587369152.8194652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0093401764], 0, 0.3894937038421631, 1587369153.110358], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0039638238], 0, 0.3223106861114502, 1587369153.3152497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0092549548], 0, 0.2929801940917969, 1587369153.6390774], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0023551816], 0, 0.6153254508972168, 1587369156.318012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 526, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0022820812], 0, 0.3610396385192871, 1587369156.5317607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 631, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0045514786000000005], 0, 0.3622097969055176, 1587369156.7528458], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0026018112], 0, 0.25419068336486816, 1587369156.9363134], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.004360707199999999], 0, 0.7786319255828857, 1587369157.1812727], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0019854356], 0, 0.14399981498718262, 1587369157.3547683], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0033731348], 0, 0.3751840591430664, 1587369157.5498557], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0174187428], 0, 0.8319010734558105, 1587369158.0099502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0038698046], 0, 0.38732051849365234, 1587369158.596505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0035054316], 0, 0.41976165771484375, 1587369158.794607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0041589708], 0, 0.2855644226074219, 1587369159.037813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 637, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0028798242], 0, 0.44298505783081055, 1587369159.2258053], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0027245596], 0, 0.19933247566223145, 1587369159.4110246], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0022337664], 0, 0.2714858055114746, 1587369159.6230392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033108878], 0, 0.16825079917907715, 1587369159.8178384], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0098537212], 0, 0.3281841278076172, 1587369160.1172497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0040878836], 0, 0.22469091415405273, 1587369161.0358224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 635, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0029718545999999997], 0, 0.6124744415283203, 1587369161.2249548], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 578, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0029232032], 0, 0.35677385330200195, 1587369161.4134753], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033947996], 0, 0.3027157783508301, 1587369161.6458168], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054091742], 0, 0.33350038528442383, 1587369161.8741162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 572, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0043332636], 0, 0.7850427627563477, 1587369162.0852165], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0036877102000000004], 0, 0.3073616027832031, 1587369162.3223183], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0043327102], 0, 0.6295101642608643, 1587369162.5332816], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0105111642], 0, 0.31021571159362793, 1587369163.2225285], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0028509116], 0, 0.2856588363647461, 1587369163.4448118], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.006887422], 0, 0.44365787506103516, 1587369163.696777], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0092066814], 0, 0.39176177978515625, 1587369163.985685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0024930976], 0, 0.2652246952056885, 1587369164.2031326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0040158699999999995], 0, 0.17676901817321777, 1587369164.4089816], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 515, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0039397982], 0, 0.4416835308074951, 1587369164.6138744], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 128, 136, 136], "float32"], ["TENSOR", [64, 128, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002229872], 0, 0.30185675621032715, 1587369164.826821], "v": 0.1}
