INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_top -prj sobel.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sobel 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/sobel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/AESL_automem_input_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_image
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/AESL_automem_output_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_image
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/sobel_sdiv_32ns_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sdiv_32ns_3bkb_div_u
INFO: [VRFC 10-311] analyzing module sobel_sdiv_32ns_3bkb_div
INFO: [VRFC 10-311] analyzing module sobel_sdiv_32ns_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/sobel1/sobel/solution1/sim/verilog/sobel_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_image_ram
INFO: [VRFC 10-311] analyzing module sobel_image
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sobel_image_ram
Compiling module xil_defaultlib.sobel_image(DataWidth=32,Address...
Compiling module xil_defaultlib.sobel_sdiv_32ns_3bkb_div_u(in0_W...
Compiling module xil_defaultlib.sobel_sdiv_32ns_3bkb_div(in0_WID...
Compiling module xil_defaultlib.sobel_sdiv_32ns_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel
Compiling module xil_defaultlib.AESL_automem_input_image
Compiling module xil_defaultlib.AESL_automem_output_image
Compiling module xil_defaultlib.apatb_sobel_top
Built simulation snapshot sobel
