// Seed: 2488698111
module module_0 ();
  logic [7:0] id_1, id_2;
  assign id_1[1'b0] = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  wand  id_5,
    input  uwire id_6,
    output wor   id_7,
    output tri1  id_8
);
  assign id_8 = id_3;
  tri0 id_10, id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_11 = id_6;
  supply1 id_13 = id_1, id_14;
  assign id_13 = 1;
endmodule
