# Verilog

Is a HDL (Hardware Descriptive Language) standarized as IEEE 1364-2001.

>[!Note]
>Files have `.v` extension

Verilog main features:
- Is weakly typed (doesn't require explicit mention of object types)
- C based
- Case sensitive


Supports 4 levels of abstraction:
- Switch level:
	- Modules are composed by switches. NMOS and PMOS are used as switches

Syntax implementation: 


- Gate level
- Data flow level
- Behavioral level


