<stg><name>getPhaseMap2</name>


<trans_list>

<trans id="526" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="36" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="48" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="53" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="61" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="115" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="121" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %port1_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port1_offset

]]></Node>
<StgValue><ssdm name="port1_offset_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %port0_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port0_offset

]]></Node>
<StgValue><ssdm name="port0_offset_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %regCtrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regCtrl

]]></Node>
<StgValue><ssdm name="regCtrl_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="124" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %port1_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port1_offset

]]></Node>
<StgValue><ssdm name="port1_offset_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %port0_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port0_offset

]]></Node>
<StgValue><ssdm name="port0_offset_read"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %regCtrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regCtrl

]]></Node>
<StgValue><ssdm name="regCtrl_read"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
:3 %mode = trunc i32 %regCtrl_read

]]></Node>
<StgValue><ssdm name="mode"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %port1_offset_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1536000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 32, i32 32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1536000, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 32, i32 32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regCtrl

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regCtrl, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regCtrl, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dcs_in, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 1228800, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dcs_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0_offset, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1_offset, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="30">
<![CDATA[
:20 %sext_ln41 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %port1_addr = getelementptr i32 %port1, i32 %sext_ln41

]]></Node>
<StgValue><ssdm name="port1_addr"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %i = phi i19 %add_ln41, void %.split20._crit_edge, i19 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1 %phi_ln329 = phi i12 %phitmp11_cast, void %.split20._crit_edge, i12 0, void

]]></Node>
<StgValue><ssdm name="phi_ln329"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2 %add_ln41 = add i19 %i, i19 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="12">
<![CDATA[
:3 %sext_ln41_1 = sext i12 %phi_ln329

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %icmp_ln41 = icmp_eq  i19 %i, i19 307200

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln41 = br i1 %icmp_ln41, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="19">
<![CDATA[
.split20:0 %trunc_ln41 = trunc i19 %i

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:3 %dcs_in_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in

]]></Node>
<StgValue><ssdm name="dcs_in_read"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="16">
<![CDATA[
.split20:4 %dcs0_V = trunc i16 %dcs_in_read

]]></Node>
<StgValue><ssdm name="dcs0_V"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split20:7 %br_ln329 = br i1 %trunc_ln41, void %.split20._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split20._crit_edge:0 %phitmp11_cast = select i1 %trunc_ln41, i12 0, i12 %dcs0_V

]]></Node>
<StgValue><ssdm name="phitmp11_cast"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.split20._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split20:1 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split20:5 %tmp_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %dcs0_V, i16 %sext_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="28">
<![CDATA[
.split20:6 %sext_ln329 = sext i28 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:0 %write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr, i32 %sext_ln329, i4 15

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln329 = br void %.split20._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %port0_offset_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="30">
<![CDATA[
:3 %sext_ln47 = sext i30 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %port0_addr = getelementptr i32 %port0, i32 %sext_ln47

]]></Node>
<StgValue><ssdm name="port0_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="178" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %empty_83 = add i32 %port1_offset_read, i32 614400

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln47_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_83, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %cmp18 = icmp_eq  i2 %mode, i2 0

]]></Node>
<StgValue><ssdm name="cmp18"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="30">
<![CDATA[
:8 %sext_ln47_1 = sext i30 %trunc_ln47_1

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %port1_addr_1 = getelementptr i32 %port1, i32 %sext_ln47_1

]]></Node>
<StgValue><ssdm name="port1_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10 %empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %indvar299 = phi i19 0, void, i19 %add_ln47_1, void %._crit_edge

]]></Node>
<StgValue><ssdm name="indvar299"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:1 %i_1 = phi i20 307200, void, i20 %add_ln47, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln47_1 = add i19 %indvar299, i19 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:6 %icmp_ln47 = icmp_eq  i20 %i_1, i20 614400

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln47 = br i1 %icmp_ln47, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="19">
<![CDATA[
.split18:1 %trunc_ln47 = trunc i19 %indvar299

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split18:4 %dcs_in_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in

]]></Node>
<StgValue><ssdm name="dcs_in_read_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="16">
<![CDATA[
.split18:5 %dcs2_V = trunc i16 %dcs_in_read_1

]]></Node>
<StgValue><ssdm name="dcs2_V"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:0 %add_ln47 = add i20 %i_1, i20 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %port0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port0_addr

]]></Node>
<StgValue><ssdm name="port0_addr_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2 %shiftreg313 = phi i16 0, void, i16 %trunc_ln4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="shiftreg313"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:3 %phi_ln329_1 = phi i13 0, void, i13 %phitmp10_cast, void %._crit_edge

]]></Node>
<StgValue><ssdm name="phi_ln329_1"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="13">
<![CDATA[
:5 %sext_ln47_2 = sext i13 %phi_ln329_1

]]></Node>
<StgValue><ssdm name="sext_ln47_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="16">
<![CDATA[
.split18:0 %zext_ln47 = zext i16 %shiftreg313

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:2 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:3 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:6 %br_ln84 = br i1 %trunc_ln47, void, void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln84 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split18._crit_edge:0 %empty_86 = phi i32 %port0_addr_read, void, i32 %zext_ln47, void %.split18

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18._crit_edge:1 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_86, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="cmp18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32">
<![CDATA[
.split18._crit_edge:2 %dcs0_V_2 = trunc i32 %empty_86

]]></Node>
<StgValue><ssdm name="dcs0_V_2"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="12">
<![CDATA[
.split18._crit_edge:3 %sext_ln215 = sext i12 %dcs2_V

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="cmp18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="12">
<![CDATA[
.split18._crit_edge:4 %sext_ln215_1 = sext i12 %dcs0_V_2

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="cmp18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split18._crit_edge:5 %ret_41 = sub i13 %sext_ln215, i13 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="ret_41"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.split18._crit_edge:6 %L1_result_V_1 = select i1 %cmp18, i13 %sext_ln215, i13 %ret_41

]]></Node>
<StgValue><ssdm name="L1_result_V_1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18._crit_edge:9 %br_ln329 = br i1 %trunc_ln47, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge:1 %phitmp10_cast = select i1 %trunc_ln47, i13 0, i13 %L1_result_V_1

]]></Node>
<StgValue><ssdm name="phitmp10_cast"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="16">
<![CDATA[
.split18._crit_edge:7 %tmp_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %L1_result_V_1, i16 %sext_ln47_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="29">
<![CDATA[
.split18._crit_edge:8 %sext_ln329_2 = sext i29 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln329_2"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_1, i32 %sext_ln329_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln329 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %empty_88 = add i32 %port1_offset_read, i32 1228800

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_88, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %amp_scale_en_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %regCtrl_read, i32 2

]]></Node>
<StgValue><ssdm name="amp_scale_en_V"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="30">
<![CDATA[
:4 %sext_ln60 = sext i30 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %port1_addr_2 = getelementptr i32 %port1, i32 %sext_ln60

]]></Node>
<StgValue><ssdm name="port1_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6 %empty_89 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln60 = br void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %indvar296 = phi i19 %add_ln60_1, void %.split16._crit_edge, i19 0, void

]]></Node>
<StgValue><ssdm name="indvar296"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i20 %add_ln60, void %.split16._crit_edge, i20 614400, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2 %phi_ln329_2 = phi i12 %phitmp7_cast, void %.split16._crit_edge, i12 0, void

]]></Node>
<StgValue><ssdm name="phi_ln329_2"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3 %add_ln60_1 = add i19 %indvar296, i19 1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="12">
<![CDATA[
:4 %sext_ln60_1 = sext i12 %phi_ln329_2

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5 %icmp_ln60 = icmp_eq  i20 %i_2, i20 921600

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln60 = br i1 %icmp_ln60, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="19">
<![CDATA[
.split16:0 %trunc_ln60 = trunc i19 %indvar296

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split16:3 %dcs_in_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in

]]></Node>
<StgValue><ssdm name="dcs_in_read_2"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="16">
<![CDATA[
.split16:4 %dcs1_V = trunc i16 %dcs_in_read_2

]]></Node>
<StgValue><ssdm name="dcs1_V"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:7 %br_ln329 = br i1 %trunc_ln60, void %.split16._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split16._crit_edge:0 %add_ln60 = add i20 %i_2, i20 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split16._crit_edge:1 %phitmp7_cast = select i1 %trunc_ln60, i12 0, i12 %dcs1_V

]]></Node>
<StgValue><ssdm name="phitmp7_cast"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.split16._crit_edge:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:1 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:2 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split16:5 %tmp_15 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %dcs1_V, i16 %sext_ln60_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="28">
<![CDATA[
.split16:6 %sext_ln329_1 = sext i28 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln329_1"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0 %write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_2, i32 %sext_ln329_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln329 = br void %.split16._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %offset_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %regCtrl_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %empty_92 = add i32 %port0_offset_read, i32 614400

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_92, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="259" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="260" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="261" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="262" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="30">
<![CDATA[
:4 %sext_ln66 = sext i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %port0_addr_1 = getelementptr i32 %port0, i32 %sext_ln66

]]></Node>
<StgValue><ssdm name="port0_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="267" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="269" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="271" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="273" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="275" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %empty_95 = add i32 %port1_offset_read, i32 1843200

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln66_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="279" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:7 %empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="30">
<![CDATA[
:10 %sext_ln66_1 = sext i30 %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="sext_ln66_1"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %port1_addr_3 = getelementptr i32 %port1, i32 %sext_ln66_1

]]></Node>
<StgValue><ssdm name="port1_addr_3"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:12 %empty_96 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="285" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %indvar288 = phi i19 0, void, i19 %add_ln66_1, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="indvar288"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i21 921600, void, i21 %add_ln66, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="287" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2 %L3_max_V = phi i16 0, void, i16 %L3_max_V_1, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="L3_max_V"/></StgValue>
</operation>

<operation id="288" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3 %phi_ln329_3 = phi i16 0, void, i16 %phitmp_cast, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="phi_ln329_3"/></StgValue>
</operation>

<operation id="289" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4 %shiftreg307 = phi i16 0, void, i16 %trunc_ln84_4, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="shiftreg307"/></StgValue>
</operation>

<operation id="290" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5 %shiftreg309 = phi i16 0, void, i16 %trunc_ln84_5, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="shiftreg309"/></StgValue>
</operation>

<operation id="291" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %add_ln66_1 = add i19 %indvar288, i19 1

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="292" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7 %icmp_ln66 = icmp_eq  i21 %i_3, i21 1228800

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln66 = br i1 %icmp_ln66, void %.split14, void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="19">
<![CDATA[
.split14:2 %trunc_ln66 = trunc i19 %indvar288

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split14:5 %dcs_in_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in

]]></Node>
<StgValue><ssdm name="dcs_in_read_3"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="16">
<![CDATA[
.split14:6 %dcs3_V = trunc i16 %dcs_in_read_3

]]></Node>
<StgValue><ssdm name="dcs3_V"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge13:0 %add_ln66 = add i21 %i_3, i21 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="299" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %port0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port0_addr_1

]]></Node>
<StgValue><ssdm name="port0_addr_1_read"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %port1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port1_addr_2

]]></Node>
<StgValue><ssdm name="port1_addr_2_read"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split14._crit_edge:9 %switch_ln73 = switch i2 %mode, void %._crit_edge12, i2 0, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="16">
<![CDATA[
.split14:0 %zext_ln66 = zext i16 %shiftreg309

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="16">
<![CDATA[
.split14:1 %zext_ln66_1 = zext i16 %shiftreg307

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:3 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:4 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split14:7 %br_ln84 = br i1 %trunc_ln66, void, void %.split14._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln84 = br void %.split14._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14._crit_edge:0 %p_in = phi i32 %port0_addr_1_read, void, i32 %zext_ln66_1, void %.split14

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14._crit_edge:1 %empty_98 = phi i32 %port1_addr_2_read, void, i32 %zext_ln66, void %.split14

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
.split14._crit_edge:2 %y_V = trunc i32 %p_in

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14._crit_edge:3 %trunc_ln84_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_in, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln84_4"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14._crit_edge:4 %trunc_ln84_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_98, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln84_5"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32">
<![CDATA[
.split14._crit_edge:5 %dcs1_V_2 = trunc i32 %empty_98

]]></Node>
<StgValue><ssdm name="dcs1_V_2"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="12">
<![CDATA[
.split14._crit_edge:6 %sext_ln215_2 = sext i12 %dcs3_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="12">
<![CDATA[
.split14._crit_edge:7 %sext_ln215_3 = sext i12 %dcs1_V_2

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14._crit_edge:8 %ret_42 = sub i13 %sext_ln215_2, i13 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="ret_42"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="16">
<![CDATA[
:3 %sext_ln215_4 = sext i16 %y_V

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_38"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="13">
<![CDATA[
:0 %sext_ln1345_2 = sext i13 %ret_42

]]></Node>
<StgValue><ssdm name="sext_ln1345_2"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1 %ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="323" st_id="40" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1 %ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_38"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="326" st_id="41" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1 %ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="26">
<![CDATA[
:2 %sext_ln1345_3 = sext i26 %ret

]]></Node>
<StgValue><ssdm name="sext_ln1345_3"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_38"/></StgValue>
</operation>

<operation id="330" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %amp_V_1 = add i32 %sext_ln1345_3, i32 %ret_38

]]></Node>
<StgValue><ssdm name="amp_V_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="331" st_id="42" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %amp_V_1 = add i32 %sext_ln1345_3, i32 %ret_38

]]></Node>
<StgValue><ssdm name="amp_V_1"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:6 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="334" st_id="43" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="335" st_id="43" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:6 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="336" st_id="44" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="337" st_id="44" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:6 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="338" st_id="45" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
:0 %phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:6 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="340" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %phase_V_2 = add i16 %phase_V, i16 25735

]]></Node>
<StgValue><ssdm name="phase_V_2"/></StgValue>
</operation>

<operation id="341" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="16">
<![CDATA[
:2 %zext_ln1345_4 = zext i16 %phase_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1345_4"/></StgValue>
</operation>

<operation id="342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %phase_V_2, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="33" op_0_bw="32">
<![CDATA[
:4 %zext_ln1345_5 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1345_5"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5 %ret_40 = sub i33 %zext_ln1345_5, i33 %zext_ln1345_4

]]></Node>
<StgValue><ssdm name="ret_40"/></StgValue>
</operation>

<operation id="345" st_id="46" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
:6 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
<literal name="amp_scale_en_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
<literal name="amp_scale_en_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %icmp_ln886 = icmp_ne  i8 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="33">
<![CDATA[
:6 %sext_ln1364 = sext i33 %ret_40

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="48">
<![CDATA[
:7 %zext_ln1364 = zext i48 %sext_ln1364

]]></Node>
<StgValue><ssdm name="zext_ln1364"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
:8 %mul_ln1364 = mul i80 %zext_ln1364, i80 358391017732501

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %mul_ln1364, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10 %phaseInt_V = add i16 %trunc_ln7, i16 %offset_V

]]></Node>
<StgValue><ssdm name="phaseInt_V"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln79 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
<literal name="amp_scale_en_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9 %select_ln128 = select i1 %icmp_ln886, i16 255, i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:10 %L3_result_V_1 = select i1 %amp_scale_en_V, i16 %p_Val2_s, i16 %select_ln128

]]></Node>
<StgValue><ssdm name="L3_result_V_1"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln77 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="12">
<![CDATA[
:0 %sext_ln213 = sext i12 %dcs3_V

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="mode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln75 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="359" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
._crit_edge12:0 %L3_result_V_3 = phi i16 0, void %.split14._crit_edge, i16 %phaseInt_V, void, i16 %L3_result_V_1, void, i16 %sext_ln213, void

]]></Node>
<StgValue><ssdm name="L3_result_V_3"/></StgValue>
</operation>

<operation id="360" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge12:1 %icmp_ln886_1 = icmp_ugt  i16 %L3_result_V_3, i16 %L3_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge12:2 %L3_max_V_1 = select i1 %icmp_ln886_1, i16 %L3_result_V_3, i16 %L3_max_V

]]></Node>
<StgValue><ssdm name="L3_max_V_1"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge12:3 %or_ln329_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L3_result_V_3, i16 %phi_ln329_3

]]></Node>
<StgValue><ssdm name="or_ln329_3"/></StgValue>
</operation>

<operation id="363" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12:4 %br_ln329 = br i1 %trunc_ln66, void %._crit_edge13, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="364" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_3, i32 %or_ln329_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="365" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln329 = br void %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="366" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13:1 %phitmp_cast = select i1 %trunc_ln66, i16 0, i16 %L3_result_V_3

]]></Node>
<StgValue><ssdm name="phitmp_cast"/></StgValue>
</operation>

<operation id="367" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="368" st_id="49" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="369" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %icmp_ln92 = icmp_eq  i2 %mode, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="370" st_id="50" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="371" st_id="51" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="372" st_id="52" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="373" st_id="53" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="374" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln92 = and i1 %amp_scale_en_V, i1 %icmp_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="375" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln92 = br i1 %and_ln92, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="376" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %empty_101 = add i32 %port1_offset_read, i32 2457600

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="377" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="378" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="379" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="380" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="381" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="382" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="383" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="384" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="16">
<![CDATA[
:0 %conv_i4 = zext i16 %L3_max_V

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="385" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="386" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="30">
<![CDATA[
:4 %sext_ln93 = sext i30 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="387" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %port1_addr_4 = getelementptr i32 %port1, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="port1_addr_4"/></StgValue>
</operation>

<operation id="388" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:6 %empty_102 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_4, i32 153600

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="389" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln93 = br void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="390" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:0 %indvar = phi i18 %add_ln93, void %.split, i18 0, void

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="391" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %add_ln93 = add i18 %indvar, i18 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="392" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %icmp_ln93 = icmp_eq  i18 %indvar, i18 153600

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="394" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln93 = br i1 %icmp_ln93, void %.split, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="395" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:2 %port1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port1_addr_3

]]></Node>
<StgValue><ssdm name="port1_addr_3_read"/></StgValue>
</operation>

<operation id="396" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="32">
<![CDATA[
.split:3 %amp = trunc i32 %port1_addr_3_read

]]></Node>
<StgValue><ssdm name="amp"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %port1_addr_3_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="398" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="25" op_0_bw="16">
<![CDATA[
.split:4 %zext_ln1345 = zext i16 %amp

]]></Node>
<StgValue><ssdm name="zext_ln1345"/></StgValue>
</operation>

<operation id="399" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:5 %shl_ln1345_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %amp, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_1"/></StgValue>
</operation>

<operation id="400" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="25" op_0_bw="24">
<![CDATA[
.split:6 %zext_ln1345_1 = zext i24 %shl_ln1345_1

]]></Node>
<StgValue><ssdm name="zext_ln1345_1"/></StgValue>
</operation>

<operation id="401" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:7 %ret_34 = sub i25 %zext_ln1345_1, i25 %zext_ln1345

]]></Node>
<StgValue><ssdm name="ret_34"/></StgValue>
</operation>

<operation id="402" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="25">
<![CDATA[
.split:8 %sext_ln1345 = sext i25 %ret_34

]]></Node>
<StgValue><ssdm name="sext_ln1345"/></StgValue>
</operation>

<operation id="403" st_id="63" stage="52" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="404" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="16">
<![CDATA[
.split:12 %zext_ln1345_2 = zext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln1345_2"/></StgValue>
</operation>

<operation id="405" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:13 %shl_ln1345_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_2"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="25" op_0_bw="24">
<![CDATA[
.split:14 %zext_ln1345_3 = zext i24 %shl_ln1345_2

]]></Node>
<StgValue><ssdm name="zext_ln1345_3"/></StgValue>
</operation>

<operation id="407" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:15 %ret_36 = sub i25 %zext_ln1345_3, i25 %zext_ln1345_2

]]></Node>
<StgValue><ssdm name="ret_36"/></StgValue>
</operation>

<operation id="408" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="25">
<![CDATA[
.split:16 %sext_ln1345_1 = sext i25 %ret_36

]]></Node>
<StgValue><ssdm name="sext_ln1345_1"/></StgValue>
</operation>

<operation id="409" st_id="63" stage="52" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="410" st_id="64" stage="51" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="411" st_id="64" stage="51" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="412" st_id="65" stage="50" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="413" st_id="65" stage="50" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="414" st_id="66" stage="49" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="415" st_id="66" stage="49" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="416" st_id="67" stage="48" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="417" st_id="67" stage="48" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="418" st_id="68" stage="47" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="419" st_id="68" stage="47" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="46" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="421" st_id="69" stage="46" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="422" st_id="70" stage="45" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="423" st_id="70" stage="45" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="424" st_id="71" stage="44" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="425" st_id="71" stage="44" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="426" st_id="72" stage="43" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="43" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="428" st_id="73" stage="42" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="429" st_id="73" stage="42" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="430" st_id="74" stage="41" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="41" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="432" st_id="75" stage="40" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="40" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="434" st_id="76" stage="39" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="435" st_id="76" stage="39" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="436" st_id="77" stage="38" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="437" st_id="77" stage="38" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="438" st_id="78" stage="37" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="439" st_id="78" stage="37" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="440" st_id="79" stage="36" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="441" st_id="79" stage="36" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="442" st_id="80" stage="35" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="443" st_id="80" stage="35" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="444" st_id="81" stage="34" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="445" st_id="81" stage="34" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="446" st_id="82" stage="33" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="447" st_id="82" stage="33" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="448" st_id="83" stage="32" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="449" st_id="83" stage="32" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="450" st_id="84" stage="31" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="451" st_id="84" stage="31" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="452" st_id="85" stage="30" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="453" st_id="85" stage="30" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="454" st_id="86" stage="29" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="455" st_id="86" stage="29" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="456" st_id="87" stage="28" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="457" st_id="87" stage="28" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="458" st_id="88" stage="27" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="459" st_id="88" stage="27" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="460" st_id="89" stage="26" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="461" st_id="89" stage="26" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="462" st_id="90" stage="25" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="463" st_id="90" stage="25" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="464" st_id="91" stage="24" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="465" st_id="91" stage="24" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="466" st_id="92" stage="23" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="467" st_id="92" stage="23" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="468" st_id="93" stage="22" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="469" st_id="93" stage="22" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="470" st_id="94" stage="21" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="471" st_id="94" stage="21" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="472" st_id="95" stage="20" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="473" st_id="95" stage="20" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="474" st_id="96" stage="19" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="475" st_id="96" stage="19" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="476" st_id="97" stage="18" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="477" st_id="97" stage="18" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="478" st_id="98" stage="17" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="479" st_id="98" stage="17" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="480" st_id="99" stage="16" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="481" st_id="99" stage="16" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="482" st_id="100" stage="15" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="483" st_id="100" stage="15" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="484" st_id="101" stage="14" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="485" st_id="101" stage="14" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="486" st_id="102" stage="13" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="487" st_id="102" stage="13" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="488" st_id="103" stage="12" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="489" st_id="103" stage="12" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="490" st_id="104" stage="11" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="491" st_id="104" stage="11" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="492" st_id="105" stage="10" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="493" st_id="105" stage="10" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="494" st_id="106" stage="9" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="495" st_id="106" stage="9" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="496" st_id="107" stage="8" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="497" st_id="107" stage="8" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="498" st_id="108" stage="7" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="499" st_id="108" stage="7" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="500" st_id="109" stage="6" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="501" st_id="109" stage="6" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="502" st_id="110" stage="5" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="503" st_id="110" stage="5" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="504" st_id="111" stage="4" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="505" st_id="111" stage="4" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="506" st_id="112" stage="3" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="507" st_id="112" stage="3" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="508" st_id="113" stage="2" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="509" st_id="113" stage="2" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="510" st_id="114" stage="1" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:9 %ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="511" st_id="114" stage="1" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="48" op_1_bw="48">
<![CDATA[
.split:17 %ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="512" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="513" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="514" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
.split:10 %amp_scaled_V = trunc i16 %ret_35

]]></Node>
<StgValue><ssdm name="amp_scaled_V"/></StgValue>
</operation>

<operation id="515" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
.split:18 %amp_scaled_V_1 = trunc i16 %ret_37

]]></Node>
<StgValue><ssdm name="amp_scaled_V_1"/></StgValue>
</operation>

<operation id="516" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:19 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %amp_scaled_V_1, i16 %amp_scaled_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="517" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.split:20 %write_ln93 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_4, i32 %tmp, i4 15

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="518" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.split:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="519" st_id="116" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="520" st_id="117" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="521" st_id="118" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="522" st_id="119" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="523" st_id="120" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0 %empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="524" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln102 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="525" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0">
<![CDATA[
.loopexit:0 %ret_ln102 = ret

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
