-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resample is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    square_image_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_0_V_ce0 : OUT STD_LOGIC;
    square_image_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_0_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_0_V_ce1 : OUT STD_LOGIC;
    square_image_0_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_1_V_ce0 : OUT STD_LOGIC;
    square_image_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_1_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_1_V_ce1 : OUT STD_LOGIC;
    square_image_1_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_2_V_ce0 : OUT STD_LOGIC;
    square_image_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_2_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_2_V_ce1 : OUT STD_LOGIC;
    square_image_2_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_3_V_ce0 : OUT STD_LOGIC;
    square_image_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_3_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_3_V_ce1 : OUT STD_LOGIC;
    square_image_3_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_4_V_ce0 : OUT STD_LOGIC;
    square_image_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_4_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_4_V_ce1 : OUT STD_LOGIC;
    square_image_4_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_5_V_ce0 : OUT STD_LOGIC;
    square_image_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_5_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_5_V_ce1 : OUT STD_LOGIC;
    square_image_5_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_6_V_ce0 : OUT STD_LOGIC;
    square_image_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_6_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_6_V_ce1 : OUT STD_LOGIC;
    square_image_6_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_7_V_ce0 : OUT STD_LOGIC;
    square_image_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_7_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_7_V_ce1 : OUT STD_LOGIC;
    square_image_7_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_8_V_ce0 : OUT STD_LOGIC;
    square_image_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_8_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_8_V_ce1 : OUT STD_LOGIC;
    square_image_8_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_9_V_ce0 : OUT STD_LOGIC;
    square_image_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_9_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_9_V_ce1 : OUT STD_LOGIC;
    square_image_9_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_10_V_ce0 : OUT STD_LOGIC;
    square_image_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_10_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_10_V_ce1 : OUT STD_LOGIC;
    square_image_10_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_11_V_ce0 : OUT STD_LOGIC;
    square_image_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_11_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_11_V_ce1 : OUT STD_LOGIC;
    square_image_11_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_12_V_ce0 : OUT STD_LOGIC;
    square_image_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_12_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_12_V_ce1 : OUT STD_LOGIC;
    square_image_12_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_13_V_ce0 : OUT STD_LOGIC;
    square_image_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_13_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_13_V_ce1 : OUT STD_LOGIC;
    square_image_13_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_14_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_14_V_ce0 : OUT STD_LOGIC;
    square_image_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    square_image_14_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    square_image_14_V_ce1 : OUT STD_LOGIC;
    square_image_14_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    resampled_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_0_V_ce0 : OUT STD_LOGIC;
    resampled_0_0_V_we0 : OUT STD_LOGIC;
    resampled_0_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_1_V_ce0 : OUT STD_LOGIC;
    resampled_0_1_V_we0 : OUT STD_LOGIC;
    resampled_0_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_0_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_2_V_ce0 : OUT STD_LOGIC;
    resampled_0_2_V_we0 : OUT STD_LOGIC;
    resampled_0_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_0_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_3_V_ce0 : OUT STD_LOGIC;
    resampled_0_3_V_we0 : OUT STD_LOGIC;
    resampled_0_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_0_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_4_V_ce0 : OUT STD_LOGIC;
    resampled_0_4_V_we0 : OUT STD_LOGIC;
    resampled_0_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_0_V_ce0 : OUT STD_LOGIC;
    resampled_1_0_V_we0 : OUT STD_LOGIC;
    resampled_1_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_1_V_ce0 : OUT STD_LOGIC;
    resampled_1_1_V_we0 : OUT STD_LOGIC;
    resampled_1_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_1_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_2_V_ce0 : OUT STD_LOGIC;
    resampled_1_2_V_we0 : OUT STD_LOGIC;
    resampled_1_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    resampled_1_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_3_V_ce0 : OUT STD_LOGIC;
    resampled_1_3_V_we0 : OUT STD_LOGIC;
    resampled_1_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of resample is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_1C : STD_LOGIC_VECTOR (9 downto 0) := "0000011100";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv10_30F : STD_LOGIC_VECTOR (9 downto 0) := "1100001111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal exitcond_flatten_reg_2768 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_17_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_s_reg_1113 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_1127 : STD_LOGIC_VECTOR (4 downto 0);
    signal l_reg_1141 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_1155 : STD_LOGIC_VECTOR (4 downto 0);
    signal square_image_V_load_s_reg_1169 : STD_LOGIC_VECTOR (17 downto 0);
    signal square_image_V_load_1_reg_1204 : STD_LOGIC_VECTOR (17 downto 0);
    signal indvar_flatten_reg_1239 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal j_mid2_fu_1471_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_mid2_reg_1829 : STD_LOGIC_VECTOR (4 downto 0);
    signal l_1_mid2_fu_1479_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_1_mid2_reg_1835 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_mid2_fu_1487_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_mid2_reg_1841 : STD_LOGIC_VECTOR (4 downto 0);
    signal l_mid2_fu_1495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_mid2_reg_1848 : STD_LOGIC_VECTOR (9 downto 0);
    signal arrayNo_reg_1853 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1513_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1857 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_1517_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_2_reg_1863 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal square_image_1_V_ad_5_reg_1875 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_2_V_ad_5_reg_1881 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_3_V_ad_5_reg_1887 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_4_V_ad_5_reg_1893 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_5_V_ad_5_reg_1899 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_6_V_ad_5_reg_1905 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_7_V_ad_5_reg_1911 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_8_V_ad_5_reg_1917 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_9_V_ad_5_reg_1923 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_10_V_a_5_reg_1929 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_11_V_a_5_reg_1935 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_12_V_a_5_reg_1941 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_13_V_a_5_reg_1947 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_14_V_a_5_reg_1953 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_1_V_ad_reg_1963 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_2_V_ad_reg_1969 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_3_V_ad_reg_1975 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_4_V_ad_reg_1981 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_5_V_ad_reg_1987 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_6_V_ad_reg_1993 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_7_V_ad_reg_1999 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_8_V_ad_reg_2005 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_9_V_ad_reg_2011 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_10_V_a_reg_2017 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_11_V_a_reg_2023 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_12_V_a_reg_2029 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_13_V_a_reg_2035 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_14_V_a_reg_2041 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1595_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_reg_2046 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_cast_fu_1614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_cast_reg_2051 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_cast_fu_1625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_cast_reg_2069 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_1630_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_reg_2087 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal square_image_1_V_ad_1_reg_2247 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_2_V_ad_1_reg_2253 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_3_V_ad_1_reg_2259 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_4_V_ad_1_reg_2265 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_5_V_ad_1_reg_2271 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_6_V_ad_1_reg_2277 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_7_V_ad_1_reg_2283 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_8_V_ad_1_reg_2289 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_9_V_ad_1_reg_2295 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_10_V_a_1_reg_2301 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_11_V_a_1_reg_2307 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_12_V_a_1_reg_2313 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_13_V_a_1_reg_2319 : STD_LOGIC_VECTOR (5 downto 0);
    signal square_image_14_V_a_1_reg_2325 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_27_cast_fu_1654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_cast_reg_2335 : STD_LOGIC_VECTOR (63 downto 0);
    signal square_image_14_V_l_reg_2423 : STD_LOGIC_VECTOR (17 downto 0);
    signal square_image_14_V_l_1_reg_2428 : STD_LOGIC_VECTOR (17 downto 0);
    signal arrayNo2_reg_2433 : STD_LOGIC_VECTOR (3 downto 0);
    signal arrayNo1_cast_fu_1688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo1_cast_reg_2507 : STD_LOGIC_VECTOR (31 downto 0);
    signal square_image_14_V_l_2_reg_2654 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_fu_1728_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_reg_2664 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten_next_fu_1735_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_next_reg_2673 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_1811_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_reg_2758 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_1821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rewind_ap_ready : STD_LOGIC;
    signal rewind_ap_ready_reg : STD_LOGIC := '0';
    signal rewind_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_phi_mux_tmp_17_phi_fu_1103_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_l_s_phi_fu_1117_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_j_phi_fu_1131_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_l_phi_fu_1145_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_i_phi_fu_1159_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_cast_fu_1539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_22_cast_fu_1567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_cast_fu_1636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal grp_fu_1692_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1741_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1776_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal l_3_dup_fu_1465_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_2_fu_1459_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_1526_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_cast_fu_1523_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1533_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_0_1_cast_fu_1558_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1561_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_0_2_fu_1586_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_19_0_2_cast_fu_1591_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_cast_fu_1601_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1608_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1619_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_2_fu_1658_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_1_fu_1673_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal arrayNo1_fu_1678_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1692_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1692_ce : STD_LOGIC;
    signal grp_fu_1741_ce : STD_LOGIC;
    signal grp_fu_1776_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_801 : BOOLEAN;
    signal ap_condition_483 : BOOLEAN;
    signal ap_condition_423 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;

    component CNN_mux_1532_18_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (17 downto 0);
        din11 : IN STD_LOGIC_VECTOR (17 downto 0);
        din12 : IN STD_LOGIC_VECTOR (17 downto 0);
        din13 : IN STD_LOGIC_VECTOR (17 downto 0);
        din14 : IN STD_LOGIC_VECTOR (17 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    CNN_mux_1532_18_2_1_U52 : component CNN_mux_1532_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 18,
        din13_WIDTH => 18,
        din14_WIDTH => 18,
        din15_WIDTH => 32,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => square_image_0_V_q1,
        din1 => square_image_1_V_q0,
        din2 => square_image_2_V_q0,
        din3 => square_image_3_V_q0,
        din4 => square_image_4_V_q0,
        din5 => square_image_5_V_q0,
        din6 => square_image_6_V_q0,
        din7 => square_image_7_V_q0,
        din8 => square_image_8_V_q0,
        din9 => square_image_9_V_q0,
        din10 => square_image_10_V_q0,
        din11 => square_image_11_V_q0,
        din12 => square_image_12_V_q0,
        din13 => square_image_13_V_q0,
        din14 => square_image_14_V_l_reg_2423,
        din15 => grp_fu_1692_p16,
        ce => grp_fu_1692_ce,
        dout => grp_fu_1692_p17);

    CNN_mux_1532_18_2_1_U53 : component CNN_mux_1532_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 18,
        din13_WIDTH => 18,
        din14_WIDTH => 18,
        din15_WIDTH => 32,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => square_image_0_V_q0,
        din1 => square_image_1_V_q1,
        din2 => square_image_2_V_q1,
        din3 => square_image_3_V_q1,
        din4 => square_image_4_V_q1,
        din5 => square_image_5_V_q1,
        din6 => square_image_6_V_q1,
        din7 => square_image_7_V_q1,
        din8 => square_image_8_V_q1,
        din9 => square_image_9_V_q1,
        din10 => square_image_10_V_q1,
        din11 => square_image_11_V_q1,
        din12 => square_image_12_V_q1,
        din13 => square_image_13_V_q1,
        din14 => square_image_14_V_l_1_reg_2428,
        din15 => arrayNo1_cast_reg_2507,
        ce => grp_fu_1741_ce,
        dout => grp_fu_1741_p17);

    CNN_mux_1532_18_2_1_U54 : component CNN_mux_1532_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 18,
        din13_WIDTH => 18,
        din14_WIDTH => 18,
        din15_WIDTH => 32,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => square_image_0_V_q1,
        din1 => square_image_1_V_q0,
        din2 => square_image_2_V_q0,
        din3 => square_image_3_V_q0,
        din4 => square_image_4_V_q0,
        din5 => square_image_5_V_q0,
        din6 => square_image_6_V_q0,
        din7 => square_image_7_V_q0,
        din8 => square_image_8_V_q0,
        din9 => square_image_9_V_q0,
        din10 => square_image_10_V_q0,
        din11 => square_image_11_V_q0,
        din12 => square_image_12_V_q0,
        din13 => square_image_13_V_q0,
        din14 => square_image_14_V_l_2_reg_2654,
        din15 => arrayNo1_cast_reg_2507,
        ce => grp_fu_1776_ce,
        dout => grp_fu_1776_p17);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= rewind_enable;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rewind_ap_ready_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rewind_ap_ready_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
                    rewind_ap_ready_reg <= rewind_ap_ready;
                else 
                    rewind_ap_ready_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_423)) then
                if ((ap_const_boolean_1 = ap_condition_483)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_13_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_12_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_11_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_10_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_9_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_8_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_7_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_6_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_5_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_4_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_3_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_2_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_1_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_0_V_q1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_284)) then
                if ((ap_const_boolean_1 = ap_condition_483)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_13_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_12_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_11_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_10_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_9_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_8_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_7_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_6_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_5_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_4_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_3_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_2_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_1_V_q1;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_0_V_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_423)) then
                if ((ap_const_boolean_1 = ap_condition_483)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_13_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_12_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_11_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_10_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_9_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_8_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_7_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_6_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_5_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_4_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_3_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_2_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_1_V_q0;
                elsif ((arrayNo_reg_1853 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_0_V_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((arrayNo2_reg_2433 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_13_V_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (arrayNo2_reg_2433 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_12_V_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (arrayNo2_reg_2433 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_11_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_10_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_9_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_8_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_7_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_6_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_5_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_4_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_3_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_2_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_1_V_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((arrayNo2_reg_2433 = ap_const_lv4_F) or (arrayNo2_reg_2433 = ap_const_lv4_E) or (arrayNo2_reg_2433 = ap_const_lv4_0)))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_14_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_13_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (arrayNo2_reg_2433 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_12_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (arrayNo2_reg_2433 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_11_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_10_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_9_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_8_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_7_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_6_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_5_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_4_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_3_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_2_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_1_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((arrayNo2_reg_2433 = ap_const_lv4_F) or (arrayNo2_reg_2433 = ap_const_lv4_E) or (arrayNo2_reg_2433 = ap_const_lv4_0)))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_14_V_q1;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_13_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_12_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_11_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_10_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_9_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_8_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_7_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_6_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_5_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_4_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_3_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_2_V_q0;
            elsif (((arrayNo2_reg_2433 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_1_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355;
            end if; 
        end if;
    end process;

    i_reg_1155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_1155 <= i_mid2_reg_1841;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                i_reg_1155 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_1239 <= indvar_flatten_next_reg_2673;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                indvar_flatten_reg_1239 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_reg_1127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_1127 <= j_2_reg_1863;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                j_reg_1127 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    l_reg_1141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                l_reg_1141 <= l_mid2_reg_1848;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                l_reg_1141 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    l_s_reg_1113_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                l_s_reg_1113 <= tmp_12_reg_2758;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                l_s_reg_1113 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    tmp_17_reg_1099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_17_reg_1099 <= tmp_s_reg_2763;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                tmp_17_reg_1099 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and ((arrayNo2_reg_2433 = ap_const_lv4_F) or (arrayNo2_reg_2433 = ap_const_lv4_E) or (arrayNo2_reg_2433 = ap_const_lv4_0)))) then
                ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287 <= square_image_14_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    arrayNo1_cast_reg_2507(3 downto 0) <= arrayNo1_cast_fu_1688_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                arrayNo2_reg_2433 <= tmp_14_2_fu_1658_p2(4 downto 1);
                square_image_10_V_a_1_reg_2301 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_11_V_a_1_reg_2307 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_12_V_a_1_reg_2313 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_13_V_a_1_reg_2319 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_14_V_a_1_reg_2325 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_1_V_ad_1_reg_2247 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_2_V_ad_1_reg_2253 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_3_V_ad_1_reg_2259 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_4_V_ad_1_reg_2265 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_5_V_ad_1_reg_2271 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_6_V_ad_1_reg_2277 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_7_V_ad_1_reg_2283 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_8_V_ad_1_reg_2289 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                square_image_9_V_ad_1_reg_2295 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
                    tmp_27_cast_reg_2335(5 downto 0) <= tmp_27_cast_fu_1654_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                arrayNo_reg_1853 <= i_mid2_fu_1487_p3(4 downto 1);
                j_mid2_reg_1829 <= j_mid2_fu_1471_p3;
                l_1_mid2_reg_1835 <= l_1_mid2_fu_1479_p3;
                tmp_reg_1857 <= tmp_fu_1513_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exitcond_flatten_reg_2768 <= exitcond_flatten_fu_1821_p2;
                    tmp_11_reg_2664(9 downto 0) <= tmp_11_fu_1728_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_mid2_reg_1841 <= i_mid2_fu_1487_p3;
                j_2_reg_1863 <= j_2_fu_1517_p2;
                l_mid2_reg_1848 <= l_mid2_fu_1495_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_2673 <= indvar_flatten_next_fu_1735_p2;
                tmp_12_reg_2758 <= tmp_12_fu_1811_p2;
                tmp_s_reg_2763 <= tmp_s_fu_1816_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                square_image_10_V_a_5_reg_1929 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_10_V_a_reg_2017 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_11_V_a_5_reg_1935 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_11_V_a_reg_2023 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_12_V_a_5_reg_1941 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_12_V_a_reg_2029 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_13_V_a_5_reg_1947 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_13_V_a_reg_2035 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_14_V_a_5_reg_1953 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_14_V_a_reg_2041 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_1_V_ad_5_reg_1875 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_1_V_ad_reg_1963 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_2_V_ad_5_reg_1881 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_2_V_ad_reg_1969 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_3_V_ad_5_reg_1887 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_3_V_ad_reg_1975 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_4_V_ad_5_reg_1893 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_4_V_ad_reg_1981 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_5_V_ad_5_reg_1899 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_5_V_ad_reg_1987 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_6_V_ad_5_reg_1905 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_6_V_ad_reg_1993 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_7_V_ad_5_reg_1911 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_7_V_ad_reg_1999 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_8_V_ad_5_reg_1917 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_8_V_ad_reg_2005 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                square_image_9_V_ad_5_reg_1923 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
                square_image_9_V_ad_reg_2011 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
                tmp_22_reg_2046 <= tmp_22_fu_1595_p2;
                    tmp_25_cast_reg_2051(5 downto 0) <= tmp_25_cast_fu_1614_p1(5 downto 0);
                tmp_25_reg_2087 <= tmp_25_fu_1630_p2;
                    tmp_26_cast_reg_2069(5 downto 0) <= tmp_26_cast_fu_1625_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                square_image_14_V_l_1_reg_2428 <= square_image_14_V_q1;
                square_image_14_V_l_reg_2423 <= square_image_14_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                square_image_14_V_l_2_reg_2654 <= square_image_14_V_q0;
                square_image_V_load_1_reg_1204 <= ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204;
                square_image_V_load_s_reg_1169 <= ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169;
            end if;
        end if;
    end process;
    tmp_25_cast_reg_2051(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_26_cast_reg_2069(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_27_cast_reg_2335(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    arrayNo1_cast_reg_2507(31 downto 4) <= "0000000000000000000000000000";
    tmp_11_reg_2664(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage4_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage3_11001 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage3_subdone <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_284_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001)
    begin
                ap_condition_284 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_423_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_423 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_483_assign_proc : process(arrayNo_reg_1853)
    begin
                ap_condition_483 <= ((arrayNo_reg_1853 = ap_const_lv4_F) or (arrayNo_reg_1853 = ap_const_lv4_E) or (arrayNo_reg_1853 = ap_const_lv4_D));
    end process;


    ap_condition_801_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_801 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond_flatten_reg_2768, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, rewind_enable, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= rewind_enable;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_1159_p6_assign_proc : process(exitcond_flatten_reg_2768, i_reg_1155, i_mid2_reg_1841, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((exitcond_flatten_reg_2768 = ap_const_lv1_1)) then 
                ap_phi_mux_i_phi_fu_1159_p6 <= ap_const_lv5_0;
            elsif ((exitcond_flatten_reg_2768 = ap_const_lv1_0)) then 
                ap_phi_mux_i_phi_fu_1159_p6 <= i_mid2_reg_1841;
            else 
                ap_phi_mux_i_phi_fu_1159_p6 <= i_reg_1155;
            end if;
        else 
            ap_phi_mux_i_phi_fu_1159_p6 <= i_reg_1155;
        end if; 
    end process;


    ap_phi_mux_j_phi_fu_1131_p6_assign_proc : process(exitcond_flatten_reg_2768, j_reg_1127, j_2_reg_1863, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((exitcond_flatten_reg_2768 = ap_const_lv1_1)) then 
                ap_phi_mux_j_phi_fu_1131_p6 <= ap_const_lv5_0;
            elsif ((exitcond_flatten_reg_2768 = ap_const_lv1_0)) then 
                ap_phi_mux_j_phi_fu_1131_p6 <= j_2_reg_1863;
            else 
                ap_phi_mux_j_phi_fu_1131_p6 <= j_reg_1127;
            end if;
        else 
            ap_phi_mux_j_phi_fu_1131_p6 <= j_reg_1127;
        end if; 
    end process;


    ap_phi_mux_l_phi_fu_1145_p6_assign_proc : process(exitcond_flatten_reg_2768, l_reg_1141, l_mid2_reg_1848, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((exitcond_flatten_reg_2768 = ap_const_lv1_1)) then 
                ap_phi_mux_l_phi_fu_1145_p6 <= ap_const_lv10_0;
            elsif ((exitcond_flatten_reg_2768 = ap_const_lv1_0)) then 
                ap_phi_mux_l_phi_fu_1145_p6 <= l_mid2_reg_1848;
            else 
                ap_phi_mux_l_phi_fu_1145_p6 <= l_reg_1141;
            end if;
        else 
            ap_phi_mux_l_phi_fu_1145_p6 <= l_reg_1141;
        end if; 
    end process;


    ap_phi_mux_l_s_phi_fu_1117_p6_assign_proc : process(exitcond_flatten_reg_2768, l_s_reg_1113, tmp_12_reg_2758, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((exitcond_flatten_reg_2768 = ap_const_lv1_1)) then 
                ap_phi_mux_l_s_phi_fu_1117_p6 <= ap_const_lv10_0;
            elsif ((exitcond_flatten_reg_2768 = ap_const_lv1_0)) then 
                ap_phi_mux_l_s_phi_fu_1117_p6 <= tmp_12_reg_2758;
            else 
                ap_phi_mux_l_s_phi_fu_1117_p6 <= l_s_reg_1113;
            end if;
        else 
            ap_phi_mux_l_s_phi_fu_1117_p6 <= l_s_reg_1113;
        end if; 
    end process;


    ap_phi_mux_tmp_17_phi_fu_1103_p6_assign_proc : process(exitcond_flatten_reg_2768, tmp_17_reg_1099, tmp_s_reg_2763, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((exitcond_flatten_reg_2768 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_17_phi_fu_1103_p6 <= ap_const_lv1_0;
            elsif ((exitcond_flatten_reg_2768 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_17_phi_fu_1103_p6 <= tmp_s_reg_2763;
            else 
                ap_phi_mux_tmp_17_phi_fu_1103_p6 <= tmp_17_reg_1099;
            end if;
        else 
            ap_phi_mux_tmp_17_phi_fu_1103_p6 <= tmp_17_reg_1099;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355 <= "XXXXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo1_cast_fu_1688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayNo1_fu_1678_p4),32));
    arrayNo1_fu_1678_p4 <= tmp_14_1_fu_1673_p2(4 downto 1);
    exitcond_flatten_fu_1821_p2 <= "1" when (indvar_flatten_reg_1239 = ap_const_lv10_30F) else "0";

    grp_fu_1692_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1692_ce <= ap_const_logic_1;
        else 
            grp_fu_1692_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1692_p16 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayNo1_fu_1678_p4),32));

    grp_fu_1741_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1741_ce <= ap_const_logic_1;
        else 
            grp_fu_1741_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1776_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1776_ce <= ap_const_logic_1;
        else 
            grp_fu_1776_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_1459_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_i_phi_fu_1159_p6));
    i_mid2_fu_1487_p3 <= 
        i_2_fu_1459_p2 when (ap_phi_mux_tmp_17_phi_fu_1103_p6(0) = '1') else 
        ap_phi_mux_i_phi_fu_1159_p6;
    indvar_flatten_next_fu_1735_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(indvar_flatten_reg_1239));

    internal_ap_ready_assign_proc : process(exitcond_flatten_reg_2768, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_2768 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_2_fu_1517_p2 <= std_logic_vector(unsigned(j_mid2_fu_1471_p3) + unsigned(ap_const_lv5_1));
    j_mid2_fu_1471_p3 <= 
        ap_const_lv5_0 when (ap_phi_mux_tmp_17_phi_fu_1103_p6(0) = '1') else 
        ap_phi_mux_j_phi_fu_1131_p6;
    l_1_mid2_fu_1479_p3 <= 
        l_3_dup_fu_1465_p2 when (ap_phi_mux_tmp_17_phi_fu_1103_p6(0) = '1') else 
        ap_phi_mux_l_s_phi_fu_1117_p6;
    l_3_dup_fu_1465_p2 <= std_logic_vector(unsigned(ap_const_lv10_1C) + unsigned(ap_phi_mux_l_phi_fu_1145_p6));
    l_mid2_fu_1495_p3 <= 
        l_3_dup_fu_1465_p2 when (ap_phi_mux_tmp_17_phi_fu_1103_p6(0) = '1') else 
        ap_phi_mux_l_phi_fu_1145_p6;
    resampled_0_0_V_address0 <= tmp_11_fu_1728_p1(10 - 1 downto 0);

    resampled_0_0_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_0_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_0_V_d0 <= square_image_V_load_s_reg_1169;

    resampled_0_0_V_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_0_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_1_V_address0 <= tmp_11_fu_1728_p1(10 - 1 downto 0);

    resampled_0_1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_1_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_1_V_d0 <= square_image_V_load_1_reg_1204;

    resampled_0_1_V_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_1_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_2_V_address0 <= tmp_11_fu_1728_p1(10 - 1 downto 0);

    resampled_0_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_2_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_2_V_d0 <= ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253;

    resampled_0_2_V_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_2_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_3_V_address0 <= tmp_11_fu_1728_p1(10 - 1 downto 0);

    resampled_0_3_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_3_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_3_V_d0 <= grp_fu_1692_p17;

    resampled_0_3_V_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            resampled_0_3_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_4_V_address0 <= tmp_11_reg_2664(10 - 1 downto 0);

    resampled_0_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_0_4_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_0_4_V_d0 <= grp_fu_1741_p17;

    resampled_0_4_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_0_4_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_0_V_address0 <= tmp_11_reg_2664(10 - 1 downto 0);

    resampled_1_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_1_0_V_ce0 <= ap_const_logic_1;
        else 
            resampled_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_0_V_d0 <= grp_fu_1776_p17;

    resampled_1_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_1_0_V_we0 <= ap_const_logic_1;
        else 
            resampled_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_1_V_address0 <= tmp_11_reg_2664(10 - 1 downto 0);

    resampled_1_1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            resampled_1_1_V_ce0 <= ap_const_logic_1;
        else 
            resampled_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_1_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287;

    resampled_1_1_V_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            resampled_1_1_V_we0 <= ap_const_logic_1;
        else 
            resampled_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_2_V_address0 <= tmp_11_reg_2664(10 - 1 downto 0);

    resampled_1_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            resampled_1_2_V_ce0 <= ap_const_logic_1;
        else 
            resampled_1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_2_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321;

    resampled_1_2_V_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            resampled_1_2_V_we0 <= ap_const_logic_1;
        else 
            resampled_1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_3_V_address0 <= tmp_11_reg_2664(10 - 1 downto 0);

    resampled_1_3_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            resampled_1_3_V_ce0 <= ap_const_logic_1;
        else 
            resampled_1_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    resampled_1_3_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355;

    resampled_1_3_V_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            resampled_1_3_V_we0 <= ap_const_logic_1;
        else 
            resampled_1_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rewind_ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, exitcond_flatten_fu_1821_p2, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_1) or ((exitcond_flatten_fu_1821_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            rewind_ap_ready <= ap_const_logic_1;
        else 
            rewind_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    rewind_enable_assign_proc : process(ap_start, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
            rewind_enable <= ap_const_logic_1;
        else 
            rewind_enable <= ap_const_logic_0;
        end if; 
    end process;


    square_image_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_0_V_address0 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_0_V_address0 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_0_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
            else 
                square_image_0_V_address0 <= "XXXXXX";
            end if;
        else 
            square_image_0_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_0_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, tmp_27_cast_reg_2335, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_0_V_address1 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_0_V_address1 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_0_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_0_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_0_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_0_V_ce0 <= ap_const_logic_1;
        else 
            square_image_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_0_V_ce1 <= ap_const_logic_1;
        else 
            square_image_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_10_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_10_V_a_reg_2017, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_10_V_a_1_reg_2301, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_10_V_address0 <= square_image_10_V_a_1_reg_2301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_10_V_address0 <= square_image_10_V_a_reg_2017;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_10_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_10_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_10_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_10_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_10_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_10_V_a_5_reg_1929, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_10_V_address1 <= square_image_10_V_a_5_reg_1929;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_10_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_10_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_10_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_10_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_10_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_10_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_10_V_ce0 <= ap_const_logic_1;
        else 
            square_image_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_10_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_10_V_ce1 <= ap_const_logic_1;
        else 
            square_image_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_11_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_11_V_a_reg_2023, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_11_V_a_1_reg_2307, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_11_V_address0 <= square_image_11_V_a_1_reg_2307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_11_V_address0 <= square_image_11_V_a_reg_2023;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_11_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_11_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_11_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_11_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_11_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_11_V_a_5_reg_1935, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_11_V_address1 <= square_image_11_V_a_5_reg_1935;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_11_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_11_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_11_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_11_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_11_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_11_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_11_V_ce0 <= ap_const_logic_1;
        else 
            square_image_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_11_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_11_V_ce1 <= ap_const_logic_1;
        else 
            square_image_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_12_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_12_V_a_reg_2029, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_12_V_a_1_reg_2313, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_12_V_address0 <= square_image_12_V_a_1_reg_2313;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_12_V_address0 <= square_image_12_V_a_reg_2029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_12_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_12_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_12_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_12_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_12_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_12_V_a_5_reg_1941, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_12_V_address1 <= square_image_12_V_a_5_reg_1941;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_12_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_12_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_12_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_12_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_12_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_12_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_12_V_ce0 <= ap_const_logic_1;
        else 
            square_image_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_12_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_12_V_ce1 <= ap_const_logic_1;
        else 
            square_image_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_13_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_13_V_a_reg_2035, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_13_V_a_1_reg_2319, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_13_V_address0 <= square_image_13_V_a_1_reg_2319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_13_V_address0 <= square_image_13_V_a_reg_2035;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_13_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_13_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_13_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_13_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_13_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_13_V_a_5_reg_1947, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_13_V_address1 <= square_image_13_V_a_5_reg_1947;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_13_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_13_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_13_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_13_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_13_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_13_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_13_V_ce0 <= ap_const_logic_1;
        else 
            square_image_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_13_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_13_V_ce1 <= ap_const_logic_1;
        else 
            square_image_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_14_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, square_image_14_V_a_reg_2041, tmp_25_cast_fu_1614_p1, ap_CS_fsm_pp0_stage2, tmp_27_cast_fu_1654_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_14_V_address0 <= square_image_14_V_a_reg_2041;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_14_V_address0 <= tmp_27_cast_fu_1654_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_14_V_address0 <= tmp_25_cast_fu_1614_p1(6 - 1 downto 0);
            else 
                square_image_14_V_address0 <= "XXXXXX";
            end if;
        else 
            square_image_14_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_14_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, square_image_14_V_a_5_reg_1953, tmp_26_cast_fu_1625_p1, ap_CS_fsm_pp0_stage2, square_image_14_V_a_1_reg_2325, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_14_V_address1 <= square_image_14_V_a_1_reg_2325;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_14_V_address1 <= square_image_14_V_a_5_reg_1953;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_14_V_address1 <= tmp_26_cast_fu_1625_p1(6 - 1 downto 0);
            else 
                square_image_14_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_14_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_14_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_14_V_ce0 <= ap_const_logic_1;
        else 
            square_image_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_14_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_14_V_ce1 <= ap_const_logic_1;
        else 
            square_image_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_1_V_ad_reg_1963, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_1_V_ad_1_reg_2247, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_1_V_address0 <= square_image_1_V_ad_1_reg_2247;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_1_V_address0 <= square_image_1_V_ad_reg_1963;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_1_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_1_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_1_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_1_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_1_V_ad_5_reg_1875, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_1_V_address1 <= square_image_1_V_ad_5_reg_1875;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_1_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_1_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_1_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_1_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_1_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_1_V_ce0 <= ap_const_logic_1;
        else 
            square_image_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_1_V_ce1 <= ap_const_logic_1;
        else 
            square_image_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_2_V_ad_reg_1969, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_2_V_ad_1_reg_2253, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_2_V_address0 <= square_image_2_V_ad_1_reg_2253;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_2_V_address0 <= square_image_2_V_ad_reg_1969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_2_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_2_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_2_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_2_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_2_V_ad_5_reg_1881, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_2_V_address1 <= square_image_2_V_ad_5_reg_1881;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_2_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_2_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_2_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_2_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_2_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_2_V_ce0 <= ap_const_logic_1;
        else 
            square_image_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_2_V_ce1 <= ap_const_logic_1;
        else 
            square_image_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_3_V_ad_reg_1975, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_3_V_ad_1_reg_2259, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_3_V_address0 <= square_image_3_V_ad_1_reg_2259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_3_V_address0 <= square_image_3_V_ad_reg_1975;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_3_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_3_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_3_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_3_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_3_V_ad_5_reg_1887, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_3_V_address1 <= square_image_3_V_ad_5_reg_1887;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_3_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_3_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_3_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_3_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_3_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_3_V_ce0 <= ap_const_logic_1;
        else 
            square_image_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_3_V_ce1 <= ap_const_logic_1;
        else 
            square_image_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_4_V_ad_reg_1981, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_4_V_ad_1_reg_2265, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_4_V_address0 <= square_image_4_V_ad_1_reg_2265;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_4_V_address0 <= square_image_4_V_ad_reg_1981;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_4_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_4_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_4_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_4_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_4_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_4_V_ad_5_reg_1893, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_4_V_address1 <= square_image_4_V_ad_5_reg_1893;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_4_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_4_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_4_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_4_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_4_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_4_V_ce0 <= ap_const_logic_1;
        else 
            square_image_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_4_V_ce1 <= ap_const_logic_1;
        else 
            square_image_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_5_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_5_V_ad_reg_1987, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_5_V_ad_1_reg_2271, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_5_V_address0 <= square_image_5_V_ad_1_reg_2271;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_5_V_address0 <= square_image_5_V_ad_reg_1987;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_5_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_5_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_5_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_5_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_5_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_5_V_ad_5_reg_1899, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_5_V_address1 <= square_image_5_V_ad_5_reg_1899;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_5_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_5_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_5_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_5_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_5_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_5_V_ce0 <= ap_const_logic_1;
        else 
            square_image_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_5_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_5_V_ce1 <= ap_const_logic_1;
        else 
            square_image_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_6_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_6_V_ad_reg_1993, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_6_V_ad_1_reg_2277, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_6_V_address0 <= square_image_6_V_ad_1_reg_2277;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_6_V_address0 <= square_image_6_V_ad_reg_1993;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_6_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_6_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_6_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_6_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_6_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_6_V_ad_5_reg_1905, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_6_V_address1 <= square_image_6_V_ad_5_reg_1905;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_6_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_6_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_6_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_6_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_6_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_6_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_6_V_ce0 <= ap_const_logic_1;
        else 
            square_image_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_6_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_6_V_ce1 <= ap_const_logic_1;
        else 
            square_image_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_7_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_7_V_ad_reg_1999, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_7_V_ad_1_reg_2283, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_7_V_address0 <= square_image_7_V_ad_1_reg_2283;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_7_V_address0 <= square_image_7_V_ad_reg_1999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_7_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_7_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_7_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_7_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_7_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_7_V_ad_5_reg_1911, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_7_V_address1 <= square_image_7_V_ad_5_reg_1911;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_7_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_7_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_7_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_7_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_7_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_7_V_ce0 <= ap_const_logic_1;
        else 
            square_image_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_7_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_7_V_ce1 <= ap_const_logic_1;
        else 
            square_image_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_8_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_8_V_ad_reg_2005, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_8_V_ad_1_reg_2289, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_8_V_address0 <= square_image_8_V_ad_1_reg_2289;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_8_V_address0 <= square_image_8_V_ad_reg_2005;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_8_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_8_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_8_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_8_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_8_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_8_V_ad_5_reg_1917, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_8_V_address1 <= square_image_8_V_ad_5_reg_1917;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_8_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_8_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_8_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_8_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_8_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_8_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_8_V_ce0 <= ap_const_logic_1;
        else 
            square_image_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_8_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_8_V_ce1 <= ap_const_logic_1;
        else 
            square_image_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_9_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_9_V_ad_reg_2011, tmp_25_cast_reg_2051, ap_CS_fsm_pp0_stage2, square_image_9_V_ad_1_reg_2295, tmp_27_cast_reg_2335, ap_block_pp0_stage0, tmp_21_cast_fu_1539_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            square_image_9_V_address0 <= square_image_9_V_ad_1_reg_2295;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_9_V_address0 <= square_image_9_V_ad_reg_2011;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            square_image_9_V_address0 <= tmp_27_cast_reg_2335(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_9_V_address0 <= tmp_25_cast_reg_2051(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_9_V_address0 <= tmp_21_cast_fu_1539_p1(6 - 1 downto 0);
        else 
            square_image_9_V_address0 <= "XXXXXX";
        end if; 
    end process;


    square_image_9_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, square_image_9_V_ad_5_reg_1923, tmp_26_cast_reg_2069, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, tmp_22_cast_fu_1567_p1, tmp_23_cast_fu_1636_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                square_image_9_V_address1 <= square_image_9_V_ad_5_reg_1923;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                square_image_9_V_address1 <= tmp_26_cast_reg_2069(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                square_image_9_V_address1 <= tmp_23_cast_fu_1636_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_9_V_address1 <= tmp_22_cast_fu_1567_p1(6 - 1 downto 0);
            else 
                square_image_9_V_address1 <= "XXXXXX";
            end if;
        else 
            square_image_9_V_address1 <= "XXXXXX";
        end if; 
    end process;


    square_image_9_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_9_V_ce0 <= ap_const_logic_1;
        else 
            square_image_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_9_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            square_image_9_V_ce1 <= ap_const_logic_1;
        else 
            square_image_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_1_mid2_reg_1835),64));
    tmp_12_fu_1811_p2 <= std_logic_vector(unsigned(l_1_mid2_reg_1835) + unsigned(ap_const_lv10_1));
    tmp_14_1_fu_1673_p2 <= std_logic_vector(unsigned(i_mid2_reg_1841) + unsigned(ap_const_lv5_1));
    tmp_14_2_fu_1658_p2 <= std_logic_vector(unsigned(i_mid2_reg_1841) + unsigned(ap_const_lv5_2));
    tmp_17_cast_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_1829),6));
    tmp_18_0_2_fu_1586_p2 <= std_logic_vector(unsigned(j_mid2_reg_1829) + unsigned(ap_const_lv5_2));
    tmp_19_0_1_cast_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_1863),6));
    tmp_19_0_2_cast_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_0_2_fu_1586_p2),6));
    tmp_20_fu_1533_p2 <= std_logic_vector(unsigned(tmp_cast_fu_1526_p3) + unsigned(tmp_17_cast_fu_1523_p1));
    tmp_21_cast_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1533_p2),64));
    tmp_21_fu_1561_p2 <= std_logic_vector(unsigned(tmp_19_0_1_cast_fu_1558_p1) + unsigned(tmp_cast_fu_1526_p3));
    tmp_22_cast_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1561_p2),64));
    tmp_22_fu_1595_p2 <= std_logic_vector(unsigned(tmp_19_0_2_cast_fu_1591_p1) + unsigned(tmp_cast_fu_1526_p3));
    tmp_23_cast_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_2046),64));
    tmp_23_fu_1608_p2 <= std_logic_vector(unsigned(tmp_24_cast_fu_1601_p3) + unsigned(tmp_17_cast_fu_1523_p1));
    tmp_24_cast_fu_1601_p3 <= 
        ap_const_lv6_0 when (tmp_reg_1857(0) = '1') else 
        ap_const_lv6_1E;
    tmp_24_fu_1619_p2 <= std_logic_vector(unsigned(tmp_24_cast_fu_1601_p3) + unsigned(tmp_19_0_1_cast_fu_1558_p1));
    tmp_25_cast_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1608_p2),64));
    tmp_25_fu_1630_p2 <= std_logic_vector(unsigned(tmp_24_cast_fu_1601_p3) + unsigned(tmp_19_0_2_cast_fu_1591_p1));
    tmp_26_cast_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1619_p2),64));
    tmp_27_cast_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_2087),64));
    tmp_cast_fu_1526_p3 <= 
        ap_const_lv6_1E when (tmp_reg_1857(0) = '1') else 
        ap_const_lv6_0;
    tmp_fu_1513_p1 <= i_mid2_fu_1487_p3(1 - 1 downto 0);
    tmp_s_fu_1816_p2 <= "1" when (j_2_reg_1863 = ap_const_lv5_1C) else "0";
end behav;
