# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.7 [s].
SetActiveLib -work
# #Compiling UUT module design files
comp -include "$DSN\src\TestBench\tb_80486DX.v"
# Compile...
# Pass 1. Scanning modules hierarchy.
# Module \$root found in current working library.
# Module P16C5x found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Module \$root found in current working library.
# Unit top modules: tb_80486DX_v.
# $root top modules: tb_80486DX_v.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim tb_80486DX_v
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.4 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 tb_80486dx.v (135): Length of connection (7) does not match the length of port "FA" (8) on instance "tb_80486DX_v.uut"
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1757 kB (elbread=1023 elab2=453 kernel=279 sdf=0)
#  3:15, 27 мая 2019 г.
#  Simulation has been initialized
#  Selected Top-Level: tb_80486DX_v (tb_80486DX_v)
wave
# #wave -noreg POR
# #wave -noreg Clk
wave -noreg ClkEn
# #wave -noreg MCLR
# #wave -noreg T0CKI
# #wave -noreg WDTE
wave -noreg PC
# #wave -noreg ROM
# #wave -noreg WE_TRISA
# #wave -noreg WE_TRISB
# #wave -noreg WE_TRISC
# #wave -noreg WE_PORTA
# #wave -noreg WE_PORTB
# #wave -noreg WE_PORTC
# #wave -noreg RE_PORTA
# #wave -noreg RE_PORTB
# #wave -noreg RE_PORTC
# #wave -noreg IO_DO
# #wave -noreg IO_DI
# #wave -noreg Rst
wave -noreg IR  
wave -noreg OPTION
# #wave -noreg dIR
wave -noreg ALU_Op
wave -noreg KI
# #wave -noreg Err
wave -noreg Skip
wave -noreg TOS
# #wave -noreg NOS
wave -noreg W
wave -noreg FA
wave -noreg DO
wave -noreg DI
# #wave -noreg TMR0
wave -noreg FSR
# #wave -noreg STATUS
# #wave -noreg T0CKI_Pls
# #wave -noreg WDTClr
wave -noreg WDT
# #wave -noreg WDT_TC
# #wave -noreg WDT_TO
wave -noreg PSCntr
# #wave -noreg PSC_Pls
run
endsim
# KERNEL: stopped at time: 5902050 ns
#  Simulation has been stopped
