# Function: <code>intel_pmu_lbr_read</code>

## Status
<b>Regular</b>
<ul>
<li>
<details>
<summary>In <code>4.4</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011c10)
Location: arch/x86/events/intel/lbr.c:491
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff81011c10-ffffffff810120b6: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.8</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011580)
Location: arch/x86/events/intel/lbr.c:608
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff81011580-ffffffff81011a6c: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.10</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810116b0)
Location: arch/x86/events/intel/lbr.c:602
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff810116b0-ffffffff81011b9c: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.13</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8100fd00)
Location: arch/x86/events/intel/lbr.c:609
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff8100fd00-ffffffff8101019c: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.15</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010490)
Location: arch/x86/events/intel/lbr.c:615
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff81010490-ffffffff8101099d: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.18</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010ee0)
Location: arch/x86/events/intel/lbr.c:635
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff81010ee0-ffffffff81011438: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.0</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011540)
Location: arch/x86/events/intel/lbr.c:657
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81011540-ffffffff81011a98: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.3</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012990)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81012990-ffffffff81012d1a: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.4</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013140)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81013140-ffffffff810134ca: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.8</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81014a10)
Location: arch/x86/events/intel/lbr.c:687
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81014a10-ffffffff81014a66: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.11</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81014fa0)
Location: arch/x86/events/intel/lbr.c:985
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81014fa0-ffffffff81015006: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810161a0)
Location: arch/x86/events/intel/lbr.c:1001
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff810161a0-ffffffff81016206: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81017c00)
Location: arch/x86/events/intel/lbr.c:1001
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
```
**Symbols:**

```
ffffffff81017c00-ffffffff81017c66: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81019c10)
Location: arch/x86/events/intel/lbr.c:984
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:__intel_pmu_snapshot_branch_stack
```
**Symbols:**

```
ffffffff81019c10-ffffffff81019c70: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101dc30)
Location: arch/x86/events/intel/lbr.c:924
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:__intel_pmu_snapshot_branch_stack
```
**Symbols:**

```
ffffffff8101dc30-ffffffff8101dca0: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101d930)
Location: arch/x86/events/intel/lbr.c:924
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:__intel_pmu_snapshot_branch_stack
```
**Symbols:**

```
ffffffff8101d930-ffffffff8101d9a0: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81023a00)
Location: arch/x86/events/intel/lbr.c:1001
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:__intel_pmu_snapshot_branch_stack
```
**Symbols:**

```
ffffffff81023a00-ffffffff81023a70: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
<details>
<summary>In <code>aws</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013140)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81013140-ffffffff810134ca: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>azure</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012220)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81012220-ffffffff8101263c: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>gcp</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013100)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81013100-ffffffff8101348a: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>lowlatency</code>: ✅</summary>

```c
void intel_pmu_lbr_read();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013320)
Location: arch/x86/events/intel/lbr.c:662
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq
  - arch/x86/events/intel/core.c:intel_pmu_handle_irq_v4
```
**Symbols:**

```
ffffffff81013320-ffffffff810136aa: intel_pmu_lbr_read (STB_GLOBAL)
```
</details>
</li>
</ul>

## Differences
<b>Regular</b>
<ul>
<li>
No changes between <code>4.4</code> and <code>4.8</code> ✅
</li>
<li>
No changes between <code>4.8</code> and <code>4.10</code> ✅
</li>
<li>
No changes between <code>4.10</code> and <code>4.13</code> ✅
</li>
<li>
No changes between <code>4.13</code> and <code>4.15</code> ✅
</li>
<li>
No changes between <code>4.15</code> and <code>4.18</code> ✅
</li>
<li>
No changes between <code>4.18</code> and <code>5.0</code> ✅
</li>
<li>
No changes between <code>5.0</code> and <code>5.3</code> ✅
</li>
<li>
No changes between <code>5.3</code> and <code>5.4</code> ✅
</li>
<li>
No changes between <code>5.4</code> and <code>5.8</code> ✅
</li>
<li>
No changes between <code>5.8</code> and <code>5.11</code> ✅
</li>
<li>
No changes between <code>5.11</code> and <code>5.13</code> ✅
</li>
<li>
No changes between <code>5.13</code> and <code>5.15</code> ✅
</li>
<li>
No changes between <code>5.15</code> and <code>5.19</code> ✅
</li>
<li>
No changes between <code>5.19</code> and <code>6.2</code> ✅
</li>
<li>
No changes between <code>6.2</code> and <code>6.5</code> ✅
</li>
<li>
No changes between <code>6.5</code> and <code>6.8</code> ✅
</li>
</ul>
<b>Arch</b>
<ul>
</ul>
<b>Flavor</b>
<ul>
<li>
No changes between <code>generic</code> and <code>aws</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>azure</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>gcp</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>lowlatency</code> ✅
</li>
</ul>
