// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "merge_Loop_Read_Mat_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic merge_Loop_Read_Mat_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic merge_Loop_Read_Mat_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_state1 = "1";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_state2 = "10";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_state3 = "100";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_state4 = "1000";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_pp0_stage0 = "10000";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_pp0_stage1 = "100000";
const sc_lv<7> merge_Loop_Read_Mat_s::ap_ST_fsm_state8 = "1000000";
const bool merge_Loop_Read_Mat_s::ap_const_boolean_1 = true;
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_5 = "101";
const bool merge_Loop_Read_Mat_s::ap_const_boolean_0 = false;
const sc_lv<1> merge_Loop_Read_Mat_s::ap_const_lv1_0 = "0";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_4 = "100";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_3 = "11";
const sc_lv<1> merge_Loop_Read_Mat_s::ap_const_lv1_1 = "1";
const sc_lv<18> merge_Loop_Read_Mat_s::ap_const_lv18_0 = "000000000000000000";
const sc_lv<18> merge_Loop_Read_Mat_s::ap_const_lv18_1 = "1";
const sc_lv<18> merge_Loop_Read_Mat_s::ap_const_lv18_B4 = "10110100";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_1 = "1";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_2 = "10";
const sc_lv<32> merge_Loop_Read_Mat_s::ap_const_lv32_6 = "110";

merge_Loop_Read_Mat_s::merge_Loop_Read_Mat_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_read_r_fu_112 = new read_r("grp_read_r_fu_112");
    grp_read_r_fu_112->ap_clk(ap_clk);
    grp_read_r_fu_112->ap_rst(ap_rst);
    grp_read_r_fu_112->ap_start(grp_read_r_fu_112_ap_start);
    grp_read_r_fu_112->ap_done(grp_read_r_fu_112_ap_done);
    grp_read_r_fu_112->ap_idle(grp_read_r_fu_112_ap_idle);
    grp_read_r_fu_112->ap_ready(grp_read_r_fu_112_ap_ready);
    grp_read_r_fu_112->Mat_0_180_320_1_data_V_addr_dout(grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout);
    grp_read_r_fu_112->Mat_0_180_320_1_data_V_addr_empty_n(grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n);
    grp_read_r_fu_112->Mat_0_180_320_1_data_V_addr_read(grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read);
    grp_read_r_fu_112->ap_return(grp_read_r_fu_112_ap_return);
    grp_read_r_fu_112->Mat_0_180_320_1_data_V_addr_blk_n(grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n);
    grp_read_r_fu_112->ap_ce(grp_read_r_fu_112_ap_ce);
    tmp_V_4_read_r_fu_118 = new read_r("tmp_V_4_read_r_fu_118");
    tmp_V_4_read_r_fu_118->ap_clk(ap_clk);
    tmp_V_4_read_r_fu_118->ap_rst(ap_rst);
    tmp_V_4_read_r_fu_118->ap_start(tmp_V_4_read_r_fu_118_ap_start);
    tmp_V_4_read_r_fu_118->ap_done(tmp_V_4_read_r_fu_118_ap_done);
    tmp_V_4_read_r_fu_118->ap_idle(tmp_V_4_read_r_fu_118_ap_idle);
    tmp_V_4_read_r_fu_118->ap_ready(tmp_V_4_read_r_fu_118_ap_ready);
    tmp_V_4_read_r_fu_118->Mat_0_180_320_1_data_V_addr_dout(p_src2_data_V_dout);
    tmp_V_4_read_r_fu_118->Mat_0_180_320_1_data_V_addr_empty_n(p_src2_data_V_empty_n);
    tmp_V_4_read_r_fu_118->Mat_0_180_320_1_data_V_addr_read(tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_read);
    tmp_V_4_read_r_fu_118->ap_return(tmp_V_4_read_r_fu_118_ap_return);
    tmp_V_4_read_r_fu_118->Mat_0_180_320_1_data_V_addr_blk_n(tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n);
    tmp_V_4_read_r_fu_118->ap_ce(tmp_V_4_read_r_fu_118_ap_ce);
    ip_accel_app_mul_7jG_U506 = new ip_accel_app_mul_7jG<1,4,10,9,18>("ip_accel_app_mul_7jG_U506");
    ip_accel_app_mul_7jG_U506->clk(ap_clk);
    ip_accel_app_mul_7jG_U506->reset(ap_rst);
    ip_accel_app_mul_7jG_U506->din0(grp_fu_141_p0);
    ip_accel_app_mul_7jG_U506->din1(grp_fu_141_p1);
    ip_accel_app_mul_7jG_U506->ce(grp_fu_141_ce);
    ip_accel_app_mul_7jG_U506->dout(grp_fu_141_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln317_fu_135_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_105_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001_ignoreCallOp36);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );

    SC_METHOD(thread_ap_block_pp0_stage1_11001_ignoreCallOp28);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );

    SC_METHOD(thread_ap_block_pp0_stage1_11001_ignoreCallOp29);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln317_reg_157 );

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter0_ignore_call8);

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter0);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter0_ignore_call4);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter0_ignore_call6);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1_ignore_call8);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( icmp_ln317_reg_157 );

    SC_METHOD(thread_ap_condition_107);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_90);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state5);
    sensitive << ( icmp_ln317_fu_130_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state8 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_105_p4);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_101 );
    sensitive << ( add_ln317_reg_161 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_grp_fu_141_ce);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_grp_fu_141_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( grp_fu_141_p00 );

    SC_METHOD(thread_grp_fu_141_p00);
    sensitive << ( p_src1_cols_load7_loc_dout );

    SC_METHOD(thread_grp_fu_141_p1);
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout);
    sensitive << ( p_src1_data_V_dout );
    sensitive << ( p_src2_data_V_dout );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_condition_90 );
    sensitive << ( ap_condition_107 );

    SC_METHOD(thread_grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n);
    sensitive << ( p_src1_data_V_empty_n );
    sensitive << ( p_src2_data_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_read_r_fu_112_ap_ce);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1_11001_ignoreCallOp28 );
    sensitive << ( ap_block_pp0_stage0_11001_ignoreCallOp36 );

    SC_METHOD(thread_grp_read_r_fu_112_ap_start);
    sensitive << ( grp_read_r_fu_112_ap_start_reg );

    SC_METHOD(thread_icmp_ln317_fu_130_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( bound_reg_152 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_105_p4 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state8 );

    SC_METHOD(thread_p_in1_V_V_blk_n);
    sensitive << ( p_in1_V_V_full_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_in1_V_V_din);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_V_reg_166 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_p_in1_V_V_write);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_in2_V_V_blk_n);
    sensitive << ( p_in2_V_V_full_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_in2_V_V_din);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_V_4_reg_171 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_p_in2_V_V_write);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_in3_V_V_blk_n);
    sensitive << ( p_in3_V_V_full_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_in3_V_V_din);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( grp_read_r_fu_112_ap_return );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_p_in3_V_V_write);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_src1_cols_load7_loc_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_empty_n );

    SC_METHOD(thread_p_src1_cols_load7_loc_out_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );

    SC_METHOD(thread_p_src1_cols_load7_loc_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_dout );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );

    SC_METHOD(thread_p_src1_cols_load7_loc_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );

    SC_METHOD(thread_p_src1_cols_load7_loc_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );

    SC_METHOD(thread_p_src1_data_V_blk_n);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( icmp_ln317_reg_157 );

    SC_METHOD(thread_p_src1_data_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read );

    SC_METHOD(thread_p_src2_data_V_blk_n);
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n );
    sensitive << ( ap_condition_90 );
    sensitive << ( ap_condition_107 );

    SC_METHOD(thread_p_src2_data_V_read);
    sensitive << ( icmp_ln317_reg_157 );
    sensitive << ( grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read );
    sensitive << ( tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_read );
    sensitive << ( ap_condition_90 );
    sensitive << ( ap_condition_107 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_V_4_read_r_fu_118_ap_ce);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001_ignoreCallOp29 );

    SC_METHOD(thread_tmp_V_4_read_r_fu_118_ap_start);
    sensitive << ( tmp_V_4_read_r_fu_118_ap_start_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_src1_cols_load7_loc_empty_n );
    sensitive << ( p_src1_cols_load7_loc_out_full_n );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln317_fu_130_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    grp_read_r_fu_112_ap_start_reg = SC_LOGIC_0;
    tmp_V_4_read_r_fu_118_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "merge_Loop_Read_Mat_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_dout, "(port)p_src1_cols_load7_loc_dout");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_empty_n, "(port)p_src1_cols_load7_loc_empty_n");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_read, "(port)p_src1_cols_load7_loc_read");
    sc_trace(mVcdFile, p_src1_data_V_dout, "(port)p_src1_data_V_dout");
    sc_trace(mVcdFile, p_src1_data_V_empty_n, "(port)p_src1_data_V_empty_n");
    sc_trace(mVcdFile, p_src1_data_V_read, "(port)p_src1_data_V_read");
    sc_trace(mVcdFile, p_in1_V_V_din, "(port)p_in1_V_V_din");
    sc_trace(mVcdFile, p_in1_V_V_full_n, "(port)p_in1_V_V_full_n");
    sc_trace(mVcdFile, p_in1_V_V_write, "(port)p_in1_V_V_write");
    sc_trace(mVcdFile, p_src2_data_V_dout, "(port)p_src2_data_V_dout");
    sc_trace(mVcdFile, p_src2_data_V_empty_n, "(port)p_src2_data_V_empty_n");
    sc_trace(mVcdFile, p_src2_data_V_read, "(port)p_src2_data_V_read");
    sc_trace(mVcdFile, p_in2_V_V_din, "(port)p_in2_V_V_din");
    sc_trace(mVcdFile, p_in2_V_V_full_n, "(port)p_in2_V_V_full_n");
    sc_trace(mVcdFile, p_in2_V_V_write, "(port)p_in2_V_V_write");
    sc_trace(mVcdFile, p_in3_V_V_din, "(port)p_in3_V_V_din");
    sc_trace(mVcdFile, p_in3_V_V_full_n, "(port)p_in3_V_V_full_n");
    sc_trace(mVcdFile, p_in3_V_V_write, "(port)p_in3_V_V_write");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_out_din, "(port)p_src1_cols_load7_loc_out_din");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_out_full_n, "(port)p_src1_cols_load7_loc_out_full_n");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_out_write, "(port)p_src1_cols_load7_loc_out_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_blk_n, "p_src1_cols_load7_loc_blk_n");
    sc_trace(mVcdFile, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n, "grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n");
    sc_trace(mVcdFile, p_src1_data_V_blk_n, "p_src1_data_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, icmp_ln317_reg_157, "icmp_ln317_reg_157");
    sc_trace(mVcdFile, p_in1_V_V_blk_n, "p_in1_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n, "tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n");
    sc_trace(mVcdFile, p_src2_data_V_blk_n, "p_src2_data_V_blk_n");
    sc_trace(mVcdFile, p_in2_V_V_blk_n, "p_in2_V_V_blk_n");
    sc_trace(mVcdFile, p_in3_V_V_blk_n, "p_in3_V_V_blk_n");
    sc_trace(mVcdFile, p_src1_cols_load7_loc_out_blk_n, "p_src1_cols_load7_loc_out_blk_n");
    sc_trace(mVcdFile, indvar_flatten_reg_101, "indvar_flatten_reg_101");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, grp_fu_141_p2, "grp_fu_141_p2");
    sc_trace(mVcdFile, bound_reg_152, "bound_reg_152");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln317_fu_130_p2, "icmp_ln317_fu_130_p2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter0, "ap_block_state5_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln317_fu_135_p2, "add_ln317_fu_135_p2");
    sc_trace(mVcdFile, add_ln317_reg_161, "add_ln317_reg_161");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_return, "grp_read_r_fu_112_ap_return");
    sc_trace(mVcdFile, tmp_V_reg_166, "tmp_V_reg_166");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter0, "ap_block_state6_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_return, "tmp_V_4_read_r_fu_118_ap_return");
    sc_trace(mVcdFile, tmp_V_4_reg_171, "tmp_V_4_reg_171");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state5, "ap_condition_pp0_exit_iter0_state5");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_start, "grp_read_r_fu_112_ap_start");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_done, "grp_read_r_fu_112_ap_done");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_idle, "grp_read_r_fu_112_ap_idle");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_ready, "grp_read_r_fu_112_ap_ready");
    sc_trace(mVcdFile, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout, "grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout");
    sc_trace(mVcdFile, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n, "grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n");
    sc_trace(mVcdFile, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read, "grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_ce, "grp_read_r_fu_112_ap_ce");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter0_ignore_call4, "ap_block_state6_pp0_stage1_iter0_ignore_call4");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001_ignoreCallOp28, "ap_block_pp0_stage1_11001_ignoreCallOp28");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter0_ignore_call8, "ap_block_state5_pp0_stage0_iter0_ignore_call8");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1_ignore_call8, "ap_block_state7_pp0_stage0_iter1_ignore_call8");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001_ignoreCallOp36, "ap_block_pp0_stage0_11001_ignoreCallOp36");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_start, "tmp_V_4_read_r_fu_118_ap_start");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_done, "tmp_V_4_read_r_fu_118_ap_done");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_idle, "tmp_V_4_read_r_fu_118_ap_idle");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_ready, "tmp_V_4_read_r_fu_118_ap_ready");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_read, "tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_read");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_ce, "tmp_V_4_read_r_fu_118_ap_ce");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter0_ignore_call6, "ap_block_state6_pp0_stage1_iter0_ignore_call6");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001_ignoreCallOp29, "ap_block_pp0_stage1_11001_ignoreCallOp29");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_105_p4, "ap_phi_mux_indvar_flatten_phi_fu_105_p4");
    sc_trace(mVcdFile, grp_read_r_fu_112_ap_start_reg, "grp_read_r_fu_112_ap_start_reg");
    sc_trace(mVcdFile, tmp_V_4_read_r_fu_118_ap_start_reg, "tmp_V_4_read_r_fu_118_ap_start_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, grp_fu_141_p0, "grp_fu_141_p0");
    sc_trace(mVcdFile, grp_fu_141_p1, "grp_fu_141_p1");
    sc_trace(mVcdFile, grp_fu_141_ce, "grp_fu_141_ce");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_141_p00, "grp_fu_141_p00");
    sc_trace(mVcdFile, ap_condition_90, "ap_condition_90");
    sc_trace(mVcdFile, ap_condition_107, "ap_condition_107");
#endif

    }
}

merge_Loop_Read_Mat_s::~merge_Loop_Read_Mat_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_read_r_fu_112;
    delete tmp_V_4_read_r_fu_118;
    delete ip_accel_app_mul_7jG_U506;
}

void merge_Loop_Read_Mat_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state5.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_read_r_fu_112_ap_start_reg = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
              esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
              esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln317_fu_130_p2.read())))) {
            grp_read_r_fu_112_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_read_r_fu_112_ap_ready.read())) {
            grp_read_r_fu_112_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_101 = add_ln317_reg_161.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        indvar_flatten_reg_101 = ap_const_lv18_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        tmp_V_4_read_r_fu_118_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln317_fu_130_p2.read()))) {
            tmp_V_4_read_r_fu_118_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, tmp_V_4_read_r_fu_118_ap_ready.read())) {
            tmp_V_4_read_r_fu_118_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln317_reg_161 = add_ln317_fu_135_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        bound_reg_152 = grp_fu_141_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln317_reg_157 = icmp_ln317_fu_130_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        tmp_V_4_reg_171 = tmp_V_4_read_r_fu_118_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        tmp_V_reg_166 = grp_read_r_fu_112_ap_return.read();
    }
}

void merge_Loop_Read_Mat_s::thread_add_ln317_fu_135_p2() {
    add_ln317_fu_135_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_105_p4.read().is_01() || !ap_const_lv18_1.is_01())? sc_lv<18>(): (sc_biguint<18>(ap_phi_mux_indvar_flatten_phi_fu_105_p4.read()) + sc_biguint<18>(ap_const_lv18_1));
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[4];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[5];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void merge_Loop_Read_Mat_s::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[6];
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage0_11001_ignoreCallOp36() {
    ap_block_pp0_stage0_11001_ignoreCallOp36 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage1_11001_ignoreCallOp28() {
    ap_block_pp0_stage1_11001_ignoreCallOp28 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read()));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage1_11001_ignoreCallOp29() {
    ap_block_pp0_stage1_11001_ignoreCallOp29 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read()));
}

void merge_Loop_Read_Mat_s::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read()))));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_out_full_n.read()));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state5_pp0_stage0_iter0() {
    ap_block_state5_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void merge_Loop_Read_Mat_s::thread_ap_block_state5_pp0_stage0_iter0_ignore_call8() {
    ap_block_state5_pp0_stage0_iter0_ignore_call8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void merge_Loop_Read_Mat_s::thread_ap_block_state6_pp0_stage1_iter0() {
    ap_block_state6_pp0_stage1_iter0 = ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read())));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state6_pp0_stage1_iter0_ignore_call4() {
    ap_block_state6_pp0_stage1_iter0_ignore_call4 = (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read()));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state6_pp0_stage1_iter0_ignore_call6() {
    ap_block_state6_pp0_stage1_iter0_ignore_call6 = (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read()));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read())));
}

void merge_Loop_Read_Mat_s::thread_ap_block_state7_pp0_stage0_iter1_ignore_call8() {
    ap_block_state7_pp0_stage0_iter1_ignore_call8 = ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, p_in3_V_V_full_n.read())));
}

void merge_Loop_Read_Mat_s::thread_ap_condition_107() {
    ap_condition_107 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void merge_Loop_Read_Mat_s::thread_ap_condition_90() {
    ap_condition_90 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0));
}

void merge_Loop_Read_Mat_s::thread_ap_condition_pp0_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln317_fu_130_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void merge_Loop_Read_Mat_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void merge_Loop_Read_Mat_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_ap_phi_mux_indvar_flatten_phi_fu_105_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_105_p4 = add_ln317_reg_161.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_105_p4 = indvar_flatten_reg_101.read();
    }
}

void merge_Loop_Read_Mat_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void merge_Loop_Read_Mat_s::thread_grp_fu_141_ce() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_out_full_n.read()))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        grp_fu_141_ce = ap_const_logic_1;
    } else {
        grp_fu_141_ce = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_grp_fu_141_p0() {
    grp_fu_141_p0 =  (sc_lv<10>) (grp_fu_141_p00.read());
}

void merge_Loop_Read_Mat_s::thread_grp_fu_141_p00() {
    grp_fu_141_p00 = esl_zext<18,10>(p_src1_cols_load7_loc_dout.read());
}

void merge_Loop_Read_Mat_s::thread_grp_fu_141_p1() {
    grp_fu_141_p1 =  (sc_lv<9>) (ap_const_lv18_B4);
}

void merge_Loop_Read_Mat_s::thread_grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout() {
    if (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0)) {
        if (esl_seteq<1,1,1>(ap_condition_107.read(), ap_const_boolean_1)) {
            grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout = p_src2_data_V_dout.read();
        } else if (esl_seteq<1,1,1>(ap_condition_90.read(), ap_const_boolean_1)) {
            grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout = p_src1_data_V_dout.read();
        } else {
            grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout = p_src2_data_V_dout.read();
        }
    } else {
        grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout = p_src2_data_V_dout.read();
    }
}

void merge_Loop_Read_Mat_s::thread_grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n = p_src2_data_V_empty_n.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n = p_src1_data_V_empty_n.read();
    } else {
        grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n = p_src2_data_V_empty_n.read();
    }
}

void merge_Loop_Read_Mat_s::thread_grp_read_r_fu_112_ap_ce() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001_ignoreCallOp28.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001_ignoreCallOp36.read(), ap_const_boolean_0)))) {
        grp_read_r_fu_112_ap_ce = ap_const_logic_1;
    } else {
        grp_read_r_fu_112_ap_ce = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_grp_read_r_fu_112_ap_start() {
    grp_read_r_fu_112_ap_start = grp_read_r_fu_112_ap_start_reg.read();
}

void merge_Loop_Read_Mat_s::thread_icmp_ln317_fu_130_p2() {
    icmp_ln317_fu_130_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_105_p4.read().is_01() || !bound_reg_152.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_105_p4.read() == bound_reg_152.read());
}

void merge_Loop_Read_Mat_s::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in1_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        p_in1_V_V_blk_n = p_in1_V_V_full_n.read();
    } else {
        p_in1_V_V_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in1_V_V_din() {
    p_in1_V_V_din = tmp_V_reg_166.read();
}

void merge_Loop_Read_Mat_s::thread_p_in1_V_V_write() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_in1_V_V_write = ap_const_logic_1;
    } else {
        p_in1_V_V_write = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in2_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        p_in2_V_V_blk_n = p_in2_V_V_full_n.read();
    } else {
        p_in2_V_V_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in2_V_V_din() {
    p_in2_V_V_din = tmp_V_4_reg_171.read();
}

void merge_Loop_Read_Mat_s::thread_p_in2_V_V_write() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_in2_V_V_write = ap_const_logic_1;
    } else {
        p_in2_V_V_write = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in3_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        p_in3_V_V_blk_n = p_in3_V_V_full_n.read();
    } else {
        p_in3_V_V_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_in3_V_V_din() {
    p_in3_V_V_din = grp_read_r_fu_112_ap_return.read();
}

void merge_Loop_Read_Mat_s::thread_p_in3_V_V_write() {
    if ((esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_in3_V_V_write = ap_const_logic_1;
    } else {
        p_in3_V_V_write = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_cols_load7_loc_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_src1_cols_load7_loc_blk_n = p_src1_cols_load7_loc_empty_n.read();
    } else {
        p_src1_cols_load7_loc_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_cols_load7_loc_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_src1_cols_load7_loc_out_blk_n = p_src1_cols_load7_loc_out_full_n.read();
    } else {
        p_src1_cols_load7_loc_out_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_cols_load7_loc_out_din() {
    p_src1_cols_load7_loc_out_din = p_src1_cols_load7_loc_dout.read();
}

void merge_Loop_Read_Mat_s::thread_p_src1_cols_load7_loc_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_out_full_n.read())))) {
        p_src1_cols_load7_loc_out_write = ap_const_logic_1;
    } else {
        p_src1_cols_load7_loc_out_write = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_cols_load7_loc_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_out_full_n.read())))) {
        p_src1_cols_load7_loc_read = ap_const_logic_1;
    } else {
        p_src1_cols_load7_loc_read = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_data_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0))) {
        p_src1_data_V_blk_n = grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read();
    } else {
        p_src1_data_V_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src1_data_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0))) {
        p_src1_data_V_read = grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read.read();
    } else {
        p_src1_data_V_read = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src2_data_V_blk_n() {
    if (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0)) {
        if (esl_seteq<1,1,1>(ap_condition_107.read(), ap_const_boolean_1)) {
            p_src2_data_V_blk_n = grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_blk_n.read();
        } else if (esl_seteq<1,1,1>(ap_condition_90.read(), ap_const_boolean_1)) {
            p_src2_data_V_blk_n = tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_blk_n.read();
        } else {
            p_src2_data_V_blk_n = ap_const_logic_1;
        }
    } else {
        p_src2_data_V_blk_n = ap_const_logic_1;
    }
}

void merge_Loop_Read_Mat_s::thread_p_src2_data_V_read() {
    if (esl_seteq<1,1,1>(icmp_ln317_reg_157.read(), ap_const_lv1_0)) {
        if (esl_seteq<1,1,1>(ap_condition_90.read(), ap_const_boolean_1)) {
            p_src2_data_V_read = tmp_V_4_read_r_fu_118_Mat_0_180_320_1_data_V_addr_read.read();
        } else if (esl_seteq<1,1,1>(ap_condition_107.read(), ap_const_boolean_1)) {
            p_src2_data_V_read = grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_read.read();
        } else {
            p_src2_data_V_read = ap_const_logic_0;
        }
    } else {
        p_src2_data_V_read = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void merge_Loop_Read_Mat_s::thread_start_out() {
    start_out = real_start.read();
}

void merge_Loop_Read_Mat_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_tmp_V_4_read_r_fu_118_ap_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001_ignoreCallOp29.read(), ap_const_boolean_0))) {
        tmp_V_4_read_r_fu_118_ap_ce = ap_const_logic_1;
    } else {
        tmp_V_4_read_r_fu_118_ap_ce = ap_const_logic_0;
    }
}

void merge_Loop_Read_Mat_s::thread_tmp_V_4_read_r_fu_118_ap_start() {
    tmp_V_4_read_r_fu_118_ap_start = tmp_V_4_read_r_fu_118_ap_start_reg.read();
}

void merge_Loop_Read_Mat_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_src1_cols_load7_loc_out_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln317_fu_130_p2.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln317_fu_130_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXXXX";
            break;
    }
}

}

