// Seed: 1891067723
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6, id_7, id_8;
  assign id_4 = id_7 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input logic id_4,
    output logic id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_5 = 1;
  assign id_2 = id_6 & id_7;
  module_0(
      id_0, id_8, id_0, id_3, id_8
  );
  wire id_10;
  wire id_11;
  always @(negedge 1)
    if (id_3 + 1) #(1'd0);
    else id_5 <= id_4;
endmodule
