Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:52:36 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/18bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.151ns  (logic 5.898ns (34.386%)  route 11.254ns (65.614%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.993     2.943    a_IBUF[0]
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.067 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.998     4.065    c_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.189 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.412     4.600    c_4
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.118     4.718 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.032     5.751    c_6
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.354     6.105 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.002     7.106    c_8
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.354     7.460 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           1.002     8.462    c_1010_out
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.354     8.816 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.002     9.817    c_12
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.354    10.171 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.002    11.173    c_14
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.354    11.527 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.813    14.340    s_OBUF[15]
    H20                  OBUF (Prop_obuf_I_O)         2.812    17.151 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.151    s[15]
    H20                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------




