# HEX-to-7Segment-Decoder-Nexys4
FPGA-based HEX-to-7 Segment Decoder implemented in VHDL for the Nexys4 DDR Board.
