[2021-09-09 10:07:52,333]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 10:07:52,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:52,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; ".

Peak memory: 14114816 bytes

[2021-09-09 10:07:52,690]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:52,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 35266560 bytes

[2021-09-09 10:07:52,816]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 10:07:52,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:52,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :91
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :91
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():92
		max delay       :5
		max area        :91
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :65
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7716864 bytes

[2021-09-09 10:07:52,849]mapper_test.py:220:[INFO]: area: 92 level: 5
[2021-09-09 12:10:32,888]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 12:10:32,888]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:33,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; ".

Peak memory: 14524416 bytes

[2021-09-09 12:10:33,305]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:33,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34992128 bytes

[2021-09-09 12:10:33,445]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 12:10:33,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:35,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :91
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15183872 bytes

[2021-09-09 12:10:35,407]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-09 13:40:07,071]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 13:40:07,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:07,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; ".

Peak memory: 14262272 bytes

[2021-09-09 13:40:07,426]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:07,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34828288 bytes

[2021-09-09 13:40:07,553]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 13:40:07,553]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:09,437]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :91
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :170
		klut.num_gates():119
		max delay       :4
		max area        :119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15220736 bytes

[2021-09-09 13:40:09,438]mapper_test.py:220:[INFO]: area: 119 level: 4
[2021-09-09 15:11:11,543]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 15:11:11,543]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:11,543]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:11,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 35049472 bytes

[2021-09-09 15:11:11,683]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 15:11:11,683]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:13,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15233024 bytes

[2021-09-09 15:11:13,689]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-09 15:40:15,765]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 15:40:15,766]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:15,766]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:15,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34910208 bytes

[2021-09-09 15:40:15,905]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 15:40:15,905]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:17,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15306752 bytes

[2021-09-09 15:40:17,918]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-09 16:18:19,227]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 16:18:19,227]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:19,227]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:19,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34734080 bytes

[2021-09-09 16:18:19,366]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 16:18:19,366]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:21,379]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15212544 bytes

[2021-09-09 16:18:21,379]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-09 16:53:05,116]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 16:53:05,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:05,116]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:05,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 16:53:05,282]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 16:53:05,283]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:07,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15106048 bytes

[2021-09-09 16:53:07,277]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-09 17:29:23,934]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-09 17:29:23,934]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:23,934]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:24,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 35000320 bytes

[2021-09-09 17:29:24,075]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-09 17:29:24,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:26,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15306752 bytes

[2021-09-09 17:29:26,129]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-13 23:33:39,222]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-13 23:33:39,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:39,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:39,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34619392 bytes

[2021-09-13 23:33:39,387]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-13 23:33:39,388]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:41,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :137
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():137
		max delay       :4
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 13799424 bytes

[2021-09-13 23:33:41,176]mapper_test.py:220:[INFO]: area: 137 level: 4
[2021-09-13 23:43:01,809]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-13 23:43:01,810]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:01,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:01,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34410496 bytes

[2021-09-13 23:43:01,941]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-13 23:43:01,941]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:01,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7282688 bytes

[2021-09-13 23:43:01,989]mapper_test.py:220:[INFO]: area: 88 level: 5
[2021-09-14 09:03:42,685]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-14 09:03:42,686]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:42,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:42,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34316288 bytes

[2021-09-14 09:03:42,811]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-14 09:03:42,812]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:44,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15237120 bytes

[2021-09-14 09:03:44,572]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-14 09:21:59,692]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-14 09:21:59,692]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:59,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:59,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34496512 bytes

[2021-09-14 09:21:59,820]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-14 09:21:59,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:59,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7720960 bytes

[2021-09-14 09:21:59,855]mapper_test.py:220:[INFO]: area: 88 level: 5
[2021-09-15 15:36:39,767]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-15 15:36:39,768]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:39,768]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:39,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34406400 bytes

[2021-09-15 15:36:39,884]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-15 15:36:39,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:41,541]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :170
		klut.num_gates():119
		max delay       :4
		max area        :119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 15118336 bytes

[2021-09-15 15:36:41,542]mapper_test.py:220:[INFO]: area: 119 level: 4
[2021-09-15 15:55:16,490]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-15 15:55:16,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:16,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:16,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34603008 bytes

[2021-09-15 15:55:16,603]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-15 15:55:16,604]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:16,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7196672 bytes

[2021-09-15 15:55:16,632]mapper_test.py:220:[INFO]: area: 88 level: 5
[2021-09-18 14:07:05,739]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-18 14:07:05,739]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:05,740]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:05,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34332672 bytes

[2021-09-18 14:07:05,862]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-18 14:07:05,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:07,474]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12161024 bytes

[2021-09-18 14:07:07,475]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-18 16:31:37,421]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-18 16:31:37,421]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:37,422]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:37,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34488320 bytes

[2021-09-18 16:31:37,590]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-18 16:31:37,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:39,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12722176 bytes

[2021-09-18 16:31:39,253]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-22 09:00:43,366]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-22 09:00:43,367]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:43,367]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:43,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34353152 bytes

[2021-09-22 09:00:43,483]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-22 09:00:43,483]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:44,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	Report mapping result:
		klut_size()     :160
		klut.num_gates():109
		max delay       :5
		max area        :109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :44
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12062720 bytes

[2021-09-22 09:00:44,301]mapper_test.py:220:[INFO]: area: 109 level: 5
[2021-09-22 11:30:17,139]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-22 11:30:17,140]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:17,140]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:17,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34590720 bytes

[2021-09-22 11:30:17,270]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-22 11:30:17,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:18,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12103680 bytes

[2021-09-22 11:30:18,893]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-23 16:49:33,311]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-23 16:49:33,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:33,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:33,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34312192 bytes

[2021-09-23 16:49:33,429]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-23 16:49:33,429]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:35,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
balancing!
	current map manager:
		current min nodes:224
		current min depth:11
rewriting!
	current map manager:
		current min nodes:224
		current min depth:11
balancing!
	current map manager:
		current min nodes:224
		current min depth:9
rewriting!
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-09-23 16:49:35,131]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-23 17:12:22,432]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-23 17:12:22,432]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:22,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:22,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34414592 bytes

[2021-09-23 17:12:22,553]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-23 17:12:22,553]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:24,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
balancing!
	current map manager:
		current min nodes:224
		current min depth:11
rewriting!
	current map manager:
		current min nodes:224
		current min depth:11
balancing!
	current map manager:
		current min nodes:224
		current min depth:9
rewriting!
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-09-23 17:12:24,248]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-23 18:14:04,356]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-23 18:14:04,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:04,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:04,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34664448 bytes

[2021-09-23 18:14:04,514]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-23 18:14:04,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:06,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
balancing!
	current map manager:
		current min nodes:224
		current min depth:11
rewriting!
	current map manager:
		current min nodes:224
		current min depth:11
balancing!
	current map manager:
		current min nodes:224
		current min depth:9
rewriting!
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-23 18:14:06,130]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-27 16:41:10,186]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-27 16:41:10,186]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:10,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:10,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34762752 bytes

[2021-09-27 16:41:10,306]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-27 16:41:10,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:11,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
balancing!
	current map manager:
		current min nodes:224
		current min depth:11
rewriting!
	current map manager:
		current min nodes:224
		current min depth:11
balancing!
	current map manager:
		current min nodes:224
		current min depth:9
rewriting!
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12722176 bytes

[2021-09-27 16:41:11,932]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-27 17:47:53,257]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-27 17:47:53,257]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:53,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:53,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34795520 bytes

[2021-09-27 17:47:53,371]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-27 17:47:53,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:55,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
balancing!
	current map manager:
		current min nodes:224
		current min depth:11
rewriting!
	current map manager:
		current min nodes:224
		current min depth:11
balancing!
	current map manager:
		current min nodes:224
		current min depth:9
rewriting!
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12505088 bytes

[2021-09-27 17:47:55,048]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-28 02:14:06,743]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-28 02:14:06,743]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:06,743]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:06,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34721792 bytes

[2021-09-28 02:14:06,861]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-28 02:14:06,861]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:08,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-09-28 02:14:08,546]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-28 16:53:24,336]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-28 16:53:24,337]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:24,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:24,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34435072 bytes

[2021-09-28 16:53:24,454]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-28 16:53:24,455]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:26,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-09-28 16:53:26,067]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-09-28 17:32:27,343]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-09-28 17:32:27,343]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:27,344]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:27,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34664448 bytes

[2021-09-28 17:32:27,509]mapper_test.py:156:[INFO]: area: 74 level: 5
[2021-09-28 17:32:27,510]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:29,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-28 17:32:29,202]mapper_test.py:220:[INFO]: area: 117 level: 4
[2021-10-09 10:43:42,831]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-09 10:43:42,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:42,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:42,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34844672 bytes

[2021-10-09 10:43:42,948]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-09 10:43:42,949]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:43,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :137
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():137
		max delay       :4
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7499776 bytes

[2021-10-09 10:43:43,016]mapper_test.py:224:[INFO]: area: 137 level: 4
[2021-10-09 11:26:14,452]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-09 11:26:14,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:14,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:14,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34410496 bytes

[2021-10-09 11:26:14,575]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-09 11:26:14,575]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:14,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :137
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():137
		max delay       :4
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7495680 bytes

[2021-10-09 11:26:14,640]mapper_test.py:224:[INFO]: area: 137 level: 4
[2021-10-09 16:34:26,275]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-09 16:34:26,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:26,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:26,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34590720 bytes

[2021-10-09 16:34:26,436]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-09 16:34:26,436]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:27,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-09 16:34:27,261]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-09 16:51:29,336]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-09 16:51:29,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:29,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:29,458]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34185216 bytes

[2021-10-09 16:51:29,460]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-09 16:51:29,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:30,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-09 16:51:30,367]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-12 11:03:56,707]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-12 11:03:56,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:56,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:56,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34533376 bytes

[2021-10-12 11:03:56,830]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-12 11:03:56,830]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:58,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-10-12 11:03:58,558]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-12 11:20:34,469]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-12 11:20:34,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:34,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:34,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34680832 bytes

[2021-10-12 11:20:34,590]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-12 11:20:34,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:34,658]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :137
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():137
		max delay       :4
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 7135232 bytes

[2021-10-12 11:20:34,659]mapper_test.py:224:[INFO]: area: 137 level: 4
[2021-10-12 13:39:26,225]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-12 13:39:26,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:26,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:26,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34832384 bytes

[2021-10-12 13:39:26,347]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-12 13:39:26,347]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:28,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-10-12 13:39:28,076]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-12 15:10:03,943]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-12 15:10:03,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:03,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:04,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34775040 bytes

[2021-10-12 15:10:04,084]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-12 15:10:04,084]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:05,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-12 15:10:05,770]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-12 18:55:06,413]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-12 18:55:06,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:06,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:06,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34603008 bytes

[2021-10-12 18:55:06,533]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-12 18:55:06,534]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:08,235]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-10-12 18:55:08,235]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-18 11:48:37,417]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-18 11:48:37,417]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:37,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:37,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34217984 bytes

[2021-10-18 11:48:37,581]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-18 11:48:37,582]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:39,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11849728 bytes

[2021-10-18 11:48:39,331]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-18 12:04:44,938]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-18 12:04:44,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:44,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:45,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34586624 bytes

[2021-10-18 12:04:45,063]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-18 12:04:45,064]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:45,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6303744 bytes

[2021-10-18 12:04:45,096]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-19 14:12:40,714]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-19 14:12:40,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:40,715]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:40,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34484224 bytes

[2021-10-19 14:12:40,837]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-19 14:12:40,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:40,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6361088 bytes

[2021-10-19 14:12:40,862]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-22 13:35:40,671]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-22 13:35:40,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:40,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:40,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34750464 bytes

[2021-10-22 13:35:40,791]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-22 13:35:40,791]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:40,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 9035776 bytes

[2021-10-22 13:35:40,864]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-22 13:56:33,501]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-22 13:56:33,501]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:33,501]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:33,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34353152 bytes

[2021-10-22 13:56:33,618]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-22 13:56:33,619]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:33,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 9154560 bytes

[2021-10-22 13:56:33,731]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-22 14:03:01,924]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-22 14:03:01,924]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:01,924]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:02,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 14:03:02,043]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-22 14:03:02,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:02,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6295552 bytes

[2021-10-22 14:03:02,074]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-22 14:06:23,086]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-22 14:06:23,087]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,087]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:23,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34512896 bytes

[2021-10-22 14:06:23,209]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-22 14:06:23,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6168576 bytes

[2021-10-22 14:06:23,234]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-23 13:37:58,793]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-23 13:37:58,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:58,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:58,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34295808 bytes

[2021-10-23 13:37:58,915]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-23 13:37:58,915]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:00,609]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :180
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-10-23 13:38:00,609]mapper_test.py:224:[INFO]: area: 129 level: 5
[2021-10-24 17:49:41,629]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-24 17:49:41,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:41,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:41,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34623488 bytes

[2021-10-24 17:49:41,751]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-24 17:49:41,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:43,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11841536 bytes

[2021-10-24 17:49:43,436]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-24 18:10:07,282]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-24 18:10:07,282]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:07,282]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:07,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34660352 bytes

[2021-10-24 18:10:07,404]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-24 18:10:07,404]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:09,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:11
	current map manager:
		current min nodes:224
		current min depth:9
	current map manager:
		current min nodes:224
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :88
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :117
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-10-24 18:10:09,079]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-26 10:26:17,215]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-26 10:26:17,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:17,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:17,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34291712 bytes

[2021-10-26 10:26:17,386]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-26 10:26:17,386]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:17,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:13
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6148096 bytes

[2021-10-26 10:26:17,413]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-26 11:08:08,410]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-26 11:08:08,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:08,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:08,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34463744 bytes

[2021-10-26 11:08:08,533]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-26 11:08:08,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:10,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :176
		klut.num_gates():125
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-26 11:08:10,231]mapper_test.py:224:[INFO]: area: 125 level: 4
[2021-10-26 11:28:40,397]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-26 11:28:40,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:40,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:40,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34541568 bytes

[2021-10-26 11:28:40,520]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-26 11:28:40,520]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:42,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :167
		klut.num_gates():116
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11759616 bytes

[2021-10-26 11:28:42,218]mapper_test.py:224:[INFO]: area: 116 level: 5
[2021-10-26 12:26:43,378]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-26 12:26:43,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:43,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:43,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34336768 bytes

[2021-10-26 12:26:43,499]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-26 12:26:43,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:45,272]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-26 12:26:45,272]mapper_test.py:224:[INFO]: area: 117 level: 4
[2021-10-26 14:13:42,691]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-26 14:13:42,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:42,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:42,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 14:13:42,809]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-26 14:13:42,810]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:42,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 5853184 bytes

[2021-10-26 14:13:42,834]mapper_test.py:224:[INFO]: area: 88 level: 5
[2021-10-29 16:10:47,791]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-10-29 16:10:47,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:47,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:47,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34791424 bytes

[2021-10-29 16:10:47,913]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-10-29 16:10:47,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:47,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :180
		klut.num_gates():129
		max delay       :6
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :50
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
Peak memory: 6070272 bytes

[2021-10-29 16:10:47,940]mapper_test.py:224:[INFO]: area: 129 level: 6
[2021-11-03 09:52:51,252]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-03 09:52:51,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:51,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:51,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34611200 bytes

[2021-11-03 09:52:51,379]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-03 09:52:51,379]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:51,418]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :180
		klut.num_gates():129
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :50
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig_output.v
	Peak memory: 6324224 bytes

[2021-11-03 09:52:51,419]mapper_test.py:226:[INFO]: area: 129 level: 5
[2021-11-03 10:05:02,831]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-03 10:05:02,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:02,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:02,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34779136 bytes

[2021-11-03 10:05:02,998]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-03 10:05:02,998]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:03,034]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():123
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :53
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig_output.v
	Peak memory: 6656000 bytes

[2021-11-03 10:05:03,035]mapper_test.py:226:[INFO]: area: 123 level: 5
[2021-11-03 13:45:02,911]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-03 13:45:02,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:02,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:03,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 13:45:03,033]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-03 13:45:03,033]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:03,065]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():123
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :53
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig_output.v
	Peak memory: 6766592 bytes

[2021-11-03 13:45:03,065]mapper_test.py:226:[INFO]: area: 123 level: 5
[2021-11-03 13:51:18,187]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-03 13:51:18,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:18,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:18,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 13:51:18,314]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-03 13:51:18,314]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:18,351]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():123
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :53
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig_output.v
	Peak memory: 6766592 bytes

[2021-11-03 13:51:18,351]mapper_test.py:226:[INFO]: area: 123 level: 5
[2021-11-04 15:58:17,263]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-04 15:58:17,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:17,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:17,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34656256 bytes

[2021-11-04 15:58:17,394]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-04 15:58:17,395]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:17,431]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :141
		klut.num_gates():90
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :46
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig_output.v
	Peak memory: 6344704 bytes

[2021-11-04 15:58:17,432]mapper_test.py:226:[INFO]: area: 90 level: 5
[2021-11-16 12:28:54,577]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-16 12:28:54,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:54,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:54,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34365440 bytes

[2021-11-16 12:28:54,696]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-16 12:28:54,697]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:54,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.00285 secs
	Report mapping result:
		klut_size()     :141
		klut.num_gates():90
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6127616 bytes

[2021-11-16 12:28:54,721]mapper_test.py:228:[INFO]: area: 90 level: 5
[2021-11-16 14:17:52,230]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-16 14:17:52,230]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:52,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:52,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34484224 bytes

[2021-11-16 14:17:52,346]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-16 14:17:52,347]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:52,370]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.002551 secs
	Report mapping result:
		klut_size()     :141
		klut.num_gates():90
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6209536 bytes

[2021-11-16 14:17:52,371]mapper_test.py:228:[INFO]: area: 90 level: 5
[2021-11-16 14:24:14,006]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-16 14:24:14,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,007]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:14,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34471936 bytes

[2021-11-16 14:24:14,125]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-16 14:24:14,125]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,150]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.002548 secs
	Report mapping result:
		klut_size()     :141
		klut.num_gates():90
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6246400 bytes

[2021-11-16 14:24:14,151]mapper_test.py:228:[INFO]: area: 90 level: 5
[2021-11-17 16:36:51,459]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-17 16:36:51,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:51,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:51,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34480128 bytes

[2021-11-17 16:36:51,582]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-17 16:36:51,583]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:51,608]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.002679 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-17 16:36:51,609]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-18 10:19:31,277]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-18 10:19:31,277]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:31,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:31,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34426880 bytes

[2021-11-18 10:19:31,401]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-18 10:19:31,401]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:31,436]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.006411 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6758400 bytes

[2021-11-18 10:19:31,437]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-23 16:12:21,859]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-23 16:12:21,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:21,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:21,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34557952 bytes

[2021-11-23 16:12:21,979]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-23 16:12:21,979]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:22,023]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.009449 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6877184 bytes

[2021-11-23 16:12:22,024]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-23 16:43:20,623]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-23 16:43:20,623]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:20,623]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:20,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34422784 bytes

[2021-11-23 16:43:20,751]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-23 16:43:20,752]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:20,780]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.007257 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6393856 bytes

[2021-11-23 16:43:20,781]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-24 11:39:26,871]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 11:39:26,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:26,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:26,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34463744 bytes

[2021-11-24 11:39:26,995]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 11:39:26,996]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:27,019]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.000194 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6098944 bytes

[2021-11-24 11:39:27,020]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-24 12:02:40,641]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 12:02:40,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:40,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:40,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34582528 bytes

[2021-11-24 12:02:40,759]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 12:02:40,759]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:40,787]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.000215 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6119424 bytes

[2021-11-24 12:02:40,788]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-24 12:06:31,046]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 12:06:31,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:31,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:31,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34414592 bytes

[2021-11-24 12:06:31,201]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 12:06:31,202]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:31,242]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.004239 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6254592 bytes

[2021-11-24 12:06:31,242]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-24 12:12:03,434]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 12:12:03,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:03,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:03,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34566144 bytes

[2021-11-24 12:12:03,556]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 12:12:03,556]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:03,590]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00118 secs
	Report mapping result:
		klut_size()     :123
		klut.num_gates():72
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :44
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 5795840 bytes

[2021-11-24 12:12:03,591]mapper_test.py:228:[INFO]: area: 72 level: 7
[2021-11-24 12:58:29,236]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 12:58:29,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:29,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:29,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34430976 bytes

[2021-11-24 12:58:29,356]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 12:58:29,357]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:29,387]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.002665 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():88
		max delay       :5
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 6041600 bytes

[2021-11-24 12:58:29,387]mapper_test.py:228:[INFO]: area: 88 level: 5
[2021-11-24 13:15:08,046]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 13:15:08,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:08,047]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:08,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34390016 bytes

[2021-11-24 13:15:08,218]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 13:15:08,218]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:09,912]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.002675 secs
Mapping time: 0.003818 secs
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 11587584 bytes

[2021-11-24 13:15:09,913]mapper_test.py:228:[INFO]: area: 117 level: 4
[2021-11-24 13:37:49,218]mapper_test.py:79:[INFO]: run case "apex7_comb"
[2021-11-24 13:37:49,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:49,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:49,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     174.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      88.0.  Edge =      287.  Cut =      637.  T =     0.00 sec
P:  Del =    5.00.  Ar =      79.0.  Edge =      273.  Cut =      632.  T =     0.00 sec
P:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
E:  Del =    5.00.  Ar =      78.0.  Edge =      265.  Cut =      637.  T =     0.00 sec
F:  Del =    5.00.  Ar =      77.0.  Edge =      260.  Cut =      551.  T =     0.00 sec
E:  Del =    5.00.  Ar =      76.0.  Edge =      257.  Cut =      551.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      541.  T =     0.00 sec
A:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
E:  Del =    5.00.  Ar =      74.0.  Edge =      243.  Cut =      528.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %
Peak memory: 34619392 bytes

[2021-11-24 13:37:49,338]mapper_test.py:160:[INFO]: area: 74 level: 5
[2021-11-24 13:37:49,338]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:51,023]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
Mapping time: 0.000195 secs
Mapping time: 0.000238 secs
	Report mapping result:
		klut_size()     :168
		klut.num_gates():117
		max delay       :4
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :52
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v
	Peak memory: 11563008 bytes

[2021-11-24 13:37:51,024]mapper_test.py:228:[INFO]: area: 117 level: 4
