{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.07233e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.0247e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.81379e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.0247e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 16.2656,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 19,
	"finish__design__instance__area__class:timing_repair_buffer": 81.328,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 5.0048,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16,
	"finish__design__instance__area__class:multi_input_combinational_cell": 120.115,
	"finish__design__instance__count": 49,
	"finish__design__instance__area": 445.427,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.08654,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.897564,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.930974,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000107098,
	"finish__power__switching__total": 3.27007e-05,
	"finish__power__leakage__total": 2.15085e-10,
	"finish__power__total": 0.000139799,
	"finish__design__io": 21,
	"finish__design__die__area": 3627.65,
	"finish__design__core__area": 3128,
	"finish__design__instance__count": 93,
	"finish__design__instance__area": 500.48,
	"finish__design__instance__count__stdcell": 93,
	"finish__design__instance__area__stdcell": 500.48,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.16,
	"finish__design__instance__utilization__stdcell": 0.16,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2500,
	"finish__design__sites:unithd": 2500,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}