0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado/user project/1.3 I_O/1.3 I_O.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sim_1/new/top_tb.v,1596011357,verilog,,,,top_tb,,,,,,,,
D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/top.v,1596011251,verilog,,D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_rx_path.v,,top,,,,,,,,
D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_rx_path.v,1596011154,verilog,,D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_tx_path.v,,uart_rx_path,,,,,,,,
D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_tx_path.v,1596011242,verilog,,D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sim_1/new/top_tb.v,,uart_tx_path,,,,,,,,
