{"Source Block": ["serv/rtl/serv_state.v@115:143@HdlStmIf", "\t o_cnt_r <= 4'b0001;\n      end\n   end\n\n   generate\n      if (WITH_CSR) begin\n   reg \tirq_sync;\n   reg \tmisalign_trap_sync;\n\n   assign o_ctrl_trap = i_e_op | o_pending_irq | misalign_trap_sync;\n   assign o_trap_taken = i_ibus_ack & o_ctrl_trap;\n\n   always @(posedge i_clk) begin\n      if (i_ibus_ack)\n\tirq_sync <= 1'b0;\n      if (i_new_irq)\n\tirq_sync <= 1'b1;\n\n      if (i_ibus_ack)\n\to_pending_irq <= irq_sync;\n\n      if (stage_two_req)\n\tmisalign_trap_sync <= trap_pending;\n      if (i_ibus_ack)\n\tmisalign_trap_sync <= 1'b0;\n   end // always @ (posedge i_clk)\n      end // if (WITH_CSR)\n   endgenerate\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[141, "      end // if (WITH_CSR)\n"]], "Add": [[141, "      end else begin\n"], [141, "\t always @(*)\n"], [141, "\t   o_pending_irq = 1'b0;\n"], [141, "      end\n"]]}}