<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|10284|742|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970577232|START|ulp_s01_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10284|743|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970577234|START|Creating in-memory project|",
      "[OPTRACE]|10284|744|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579805|END|Creating in-memory project|",
      "[OPTRACE]|10284|745|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579805|START|Adding files|",
      "[OPTRACE]|10284|746|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579982|END|Adding files|",
      "[OPTRACE]|10284|747|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579983|START|Configure IP Cache|",
      "[OPTRACE]|10284|748|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579985|END|Configure IP Cache|",
      "[OPTRACE]|10284|749|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970579986|START|synth_design|",
      "[OPTRACE]|10284|807|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970623978|END|synth_design|",
      "[OPTRACE]|10284|808|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970623978|START|Write IP Cache|",
      "[OPTRACE]|10284|812|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970626991|END|Write IP Cache|",
      "[OPTRACE]|10284|813|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970626992|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10284|814|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970628372|END|write_checkpoint|",
      "[OPTRACE]|10284|815|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970628372|START|synth reports|REPORT",
      "[OPTRACE]|10284|816|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970628801|END|synth reports|",
      "[OPTRACE]|10284|820|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970630615|END|ulp_s01_regslice_2_synth_1|",
      "[OPTRACE]|10408|750|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970584414|START|ulp_s00_regslice_21_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10408|751|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970584417|START|Creating in-memory project|",
      "[OPTRACE]|10408|752|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587610|END|Creating in-memory project|",
      "[OPTRACE]|10408|753|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587610|START|Adding files|",
      "[OPTRACE]|10408|754|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587818|END|Adding files|",
      "[OPTRACE]|10408|755|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587819|START|Configure IP Cache|",
      "[OPTRACE]|10408|756|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587823|END|Configure IP Cache|",
      "[OPTRACE]|10408|757|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970587823|START|synth_design|",
      "[OPTRACE]|10408|821|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970632999|END|synth_design|",
      "[OPTRACE]|10408|822|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970632999|START|Write IP Cache|",
      "[OPTRACE]|10408|824|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970635438|END|Write IP Cache|",
      "[OPTRACE]|10408|825|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970635439|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10408|826|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970636654|END|write_checkpoint|",
      "[OPTRACE]|10408|827|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970636654|START|synth reports|REPORT",
      "[OPTRACE]|10408|828|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970637049|END|synth reports|",
      "[OPTRACE]|10408|829|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970638463|END|ulp_s00_regslice_21_synth_1|",
      "[OPTRACE]|10503|766|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970591819|START|ulp_xbar_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10503|767|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970591824|START|Creating in-memory project|",
      "[OPTRACE]|10503|772|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970594861|END|Creating in-memory project|",
      "[OPTRACE]|10503|773|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970594861|START|Adding files|",
      "[OPTRACE]|10503|777|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970595652|END|Adding files|",
      "[OPTRACE]|10503|778|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970595653|START|Configure IP Cache|",
      "[OPTRACE]|10503|779|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970595732|END|Configure IP Cache|",
      "[OPTRACE]|10503|780|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970595732|START|synth_design|",
      "[OPTRACE]|10503|870|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970659310|END|synth_design|",
      "[OPTRACE]|10503|871|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970659311|START|Write IP Cache|",
      "[OPTRACE]|10503|874|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970663072|END|Write IP Cache|",
      "[OPTRACE]|10503|875|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970663073|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10503|881|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970664904|END|write_checkpoint|",
      "[OPTRACE]|10503|882|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970664904|START|synth reports|REPORT",
      "[OPTRACE]|10503|883|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970665272|END|synth reports|",
      "[OPTRACE]|10503|887|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970667137|END|ulp_xbar_4_synth_1|",
      "[OPTRACE]|10880|782|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970609047|START|ulp_xbar_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10880|783|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970609052|START|Creating in-memory project|",
      "[OPTRACE]|10880|786|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970612347|END|Creating in-memory project|",
      "[OPTRACE]|10880|787|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970612347|START|Adding files|",
      "[OPTRACE]|10880|788|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970613165|END|Adding files|",
      "[OPTRACE]|10880|789|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970613166|START|Configure IP Cache|",
      "[OPTRACE]|10880|790|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970613293|END|Configure IP Cache|",
      "[OPTRACE]|10880|791|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970613294|START|synth_design|",
      "[OPTRACE]|10880|872|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970661870|END|synth_design|",
      "[OPTRACE]|10880|873|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970661870|START|Write IP Cache|",
      "[OPTRACE]|10880|876|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970663497|END|Write IP Cache|",
      "[OPTRACE]|10880|877|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970663498|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10880|878|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970663973|END|write_checkpoint|",
      "[OPTRACE]|10880|879|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970663973|START|synth reports|REPORT",
      "[OPTRACE]|10880|880|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970664329|END|synth reports|",
      "[OPTRACE]|10880|884|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970665419|END|ulp_xbar_5_synth_1|",
      "[OPTRACE]|10942|784|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970611944|START|ulp_krnl_ro_rtl_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10942|785|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970611948|START|Creating in-memory project|",
      "[OPTRACE]|10942|792|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616346|END|Creating in-memory project|",
      "[OPTRACE]|10942|793|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616346|START|Adding files|",
      "[OPTRACE]|10942|794|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616570|END|Adding files|",
      "[OPTRACE]|10942|795|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616571|START|Configure IP Cache|",
      "[OPTRACE]|10942|796|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616574|END|Configure IP Cache|",
      "[OPTRACE]|10942|797|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970616574|START|synth_design|",
      "[OPTRACE]|10942|885|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970666661|END|synth_design|",
      "[OPTRACE]|10942|886|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970666661|START|Write IP Cache|",
      "[OPTRACE]|10942|888|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970669040|END|Write IP Cache|",
      "[OPTRACE]|10942|889|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970669042|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10942|892|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970670126|END|write_checkpoint|",
      "[OPTRACE]|10942|893|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970670127|START|synth reports|REPORT",
      "[OPTRACE]|10942|894|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970670602|END|synth reports|",
      "[OPTRACE]|10942|895|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970671980|END|ulp_krnl_ro_rtl_1_0_synth_1|",
      "[OPTRACE]|11385|830|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970640083|START|ulp_s00_regslice_20_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11385|831|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970640087|START|Creating in-memory project|",
      "[OPTRACE]|11385|834|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643086|END|Creating in-memory project|",
      "[OPTRACE]|11385|835|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643086|START|Adding files|",
      "[OPTRACE]|11385|836|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643279|END|Adding files|",
      "[OPTRACE]|11385|837|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643280|START|Configure IP Cache|",
      "[OPTRACE]|11385|838|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643323|END|Configure IP Cache|",
      "[OPTRACE]|11385|839|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970643324|END|ulp_s00_regslice_20_synth_1|",
      "[OPTRACE]|11463|832|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970642501|START|ulp_auto_us_cc_df_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11463|833|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970642506|START|Creating in-memory project|",
      "[OPTRACE]|11463|840|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645610|END|Creating in-memory project|",
      "[OPTRACE]|11463|841|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645610|START|Adding files|",
      "[OPTRACE]|11463|844|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645802|END|Adding files|",
      "[OPTRACE]|11463|845|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645803|START|Configure IP Cache|",
      "[OPTRACE]|11463|846|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645946|END|Configure IP Cache|",
      "[OPTRACE]|11463|847|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970645946|START|synth_design|",
      "[OPTRACE]|11463|974|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970727862|END|synth_design|",
      "[OPTRACE]|11463|975|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970727862|START|Write IP Cache|",
      "[OPTRACE]|11463|976|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970730184|END|Write IP Cache|",
      "[OPTRACE]|11463|977|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970730185|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11463|978|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970731329|END|write_checkpoint|",
      "[OPTRACE]|11463|979|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970731329|START|synth reports|REPORT",
      "[OPTRACE]|11463|980|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970731559|END|synth reports|",
      "[OPTRACE]|11463|981|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970732691|END|ulp_auto_us_cc_df_0_synth_1|",
      "[OPTRACE]|11556|842|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970645775|START|ulp_s01_regslice_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11556|843|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970645779|START|Creating in-memory project|",
      "[OPTRACE]|11556|848|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970648965|END|Creating in-memory project|",
      "[OPTRACE]|11556|849|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970648965|START|Adding files|",
      "[OPTRACE]|11556|850|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970649121|END|Adding files|",
      "[OPTRACE]|11556|851|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970649122|START|Configure IP Cache|",
      "[OPTRACE]|11556|852|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970649125|END|Configure IP Cache|",
      "[OPTRACE]|11556|853|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970649125|START|synth_design|",
      "[OPTRACE]|11556|922|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970687095|END|synth_design|",
      "[OPTRACE]|11556|923|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970687095|START|Write IP Cache|",
      "[OPTRACE]|11556|924|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970688568|END|Write IP Cache|",
      "[OPTRACE]|11556|925|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970688569|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11556|926|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970688948|END|write_checkpoint|",
      "[OPTRACE]|11556|927|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970688948|START|synth reports|REPORT",
      "[OPTRACE]|11556|930|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970689238|END|synth reports|",
      "[OPTRACE]|11556|935|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970690200|END|ulp_s01_regslice_1_synth_1|",
      "[OPTRACE]|11654|854|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970652769|START|ulp_s00_regslice_19_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11654|855|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970652772|START|Creating in-memory project|",
      "[OPTRACE]|11654|858|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970655956|END|Creating in-memory project|",
      "[OPTRACE]|11654|859|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970655956|START|Adding files|",
      "[OPTRACE]|11654|860|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970656147|END|Adding files|",
      "[OPTRACE]|11654|861|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970656148|START|Configure IP Cache|",
      "[OPTRACE]|11654|862|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970656221|END|Configure IP Cache|",
      "[OPTRACE]|11654|863|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970656223|END|ulp_s00_regslice_19_synth_1|",
      "[OPTRACE]|11734|856|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970654800|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11734|857|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970654803|START|Creating in-memory project|",
      "[OPTRACE]|11734|864|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970657970|END|Creating in-memory project|",
      "[OPTRACE]|11734|865|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970657970|START|Adding files|",
      "[OPTRACE]|11734|866|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970658155|END|Adding files|",
      "[OPTRACE]|11734|867|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970658156|START|Configure IP Cache|",
      "[OPTRACE]|11734|868|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970658206|END|Configure IP Cache|",
      "[OPTRACE]|11734|869|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970658207|START|synth_design|",
      "[OPTRACE]|11734|938|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970701395|END|synth_design|",
      "[OPTRACE]|11734|939|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970701395|START|Write IP Cache|",
      "[OPTRACE]|11734|940|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970702597|END|Write IP Cache|",
      "[OPTRACE]|11734|941|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970702598|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11734|942|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970702925|END|write_checkpoint|",
      "[OPTRACE]|11734|943|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970702925|START|synth reports|REPORT",
      "[OPTRACE]|11734|944|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970703182|END|synth reports|",
      "[OPTRACE]|11734|945|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970704038|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|12012|890|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970669527|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12012|891|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970669531|START|Creating in-memory project|",
      "[OPTRACE]|12012|896|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672445|END|Creating in-memory project|",
      "[OPTRACE]|12012|897|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672445|START|Adding files|",
      "[OPTRACE]|12012|898|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672586|END|Adding files|",
      "[OPTRACE]|12012|899|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672587|START|Configure IP Cache|",
      "[OPTRACE]|12012|900|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672628|END|Configure IP Cache|",
      "[OPTRACE]|12012|901|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970672628|START|synth_design|",
      "[OPTRACE]|12012|946|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970710066|END|synth_design|",
      "[OPTRACE]|12012|947|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970710066|START|Write IP Cache|",
      "[OPTRACE]|12012|948|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970711117|END|Write IP Cache|",
      "[OPTRACE]|12012|949|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970711118|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12012|950|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970711407|END|write_checkpoint|",
      "[OPTRACE]|12012|951|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970711407|START|synth reports|REPORT",
      "[OPTRACE]|12012|952|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970711635|END|synth reports|",
      "[OPTRACE]|12012|953|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970712370|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|12244|906|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970679582|START|ulp_s00_regslice_22_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12244|907|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970679588|START|Creating in-memory project|",
      "[OPTRACE]|12244|908|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682791|END|Creating in-memory project|",
      "[OPTRACE]|12244|909|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682792|START|Adding files|",
      "[OPTRACE]|12244|910|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682951|END|Adding files|",
      "[OPTRACE]|12244|911|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682952|START|Configure IP Cache|",
      "[OPTRACE]|12244|912|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682962|END|Configure IP Cache|",
      "[OPTRACE]|12244|913|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970682963|END|ulp_s00_regslice_22_synth_1|",
      "[OPTRACE]|12247|904|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970679365|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12247|905|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970679369|START|Creating in-memory project|",
      "[OPTRACE]|12247|914|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683620|END|Creating in-memory project|",
      "[OPTRACE]|12247|915|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683620|START|Adding files|",
      "[OPTRACE]|12247|916|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683771|END|Adding files|",
      "[OPTRACE]|12247|917|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683772|START|Configure IP Cache|",
      "[OPTRACE]|12247|918|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683775|END|Configure IP Cache|",
      "[OPTRACE]|12247|919|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970683775|START|synth_design|",
      "[OPTRACE]|12247|954|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970714026|END|synth_design|",
      "[OPTRACE]|12247|955|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970714026|START|Write IP Cache|",
      "[OPTRACE]|12247|958|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970715000|END|Write IP Cache|",
      "[OPTRACE]|12247|959|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970715000|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12247|960|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970715252|END|write_checkpoint|",
      "[OPTRACE]|12247|961|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970715252|START|synth reports|REPORT",
      "[OPTRACE]|12247|963|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970715478|END|synth reports|",
      "[OPTRACE]|12247|964|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970716224|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|12413|920|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970686510|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12413|921|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970686513|START|Creating in-memory project|",
      "[OPTRACE]|12413|928|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689215|END|Creating in-memory project|",
      "[OPTRACE]|12413|929|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689215|START|Adding files|",
      "[OPTRACE]|12413|931|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689351|END|Adding files|",
      "[OPTRACE]|12413|932|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689352|START|Configure IP Cache|",
      "[OPTRACE]|12413|933|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689355|END|Configure IP Cache|",
      "[OPTRACE]|12413|934|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970689355|START|synth_design|",
      "[OPTRACE]|12413|965|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970717439|END|synth_design|",
      "[OPTRACE]|12413|966|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970717439|START|Write IP Cache|",
      "[OPTRACE]|12413|967|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970718390|END|Write IP Cache|",
      "[OPTRACE]|12413|968|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970718390|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12413|969|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970718638|END|write_checkpoint|",
      "[OPTRACE]|12413|970|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970718638|START|synth reports|REPORT",
      "[OPTRACE]|12413|971|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970718857|END|synth reports|",
      "[OPTRACE]|12413|972|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970719541|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|13295|982|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970742080|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13295|983|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970742082|START|Creating in-memory project|",
      "[OPTRACE]|13295|984|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970743807|END|Creating in-memory project|",
      "[OPTRACE]|13295|985|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970743807|START|Adding files|",
      "[OPTRACE]|13295|986|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970748285|END|Adding files|",
      "[OPTRACE]|13295|987|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970748293|START|synth_design|",
      "[OPTRACE]|13295|988|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970778094|END|synth_design|",
      "[OPTRACE]|13295|989|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970778102|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13295|990|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970779844|END|write_checkpoint|",
      "[OPTRACE]|13295|991|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970779845|START|synth reports|REPORT",
      "[OPTRACE]|13295|992|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970779845|END|synth reports|",
      "[OPTRACE]|13295|993|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1640970780988|END|my_rm_synth_1|",
      "[OPTRACE]|14820|1000|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970801351|START|Creating in-memory project|",
      "[OPTRACE]|14820|1019|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970803954|END|Creating in-memory project|",
      "[OPTRACE]|14820|1020|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970803954|START|Adding files|",
      "[OPTRACE]|14820|1023|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970804052|END|Adding files|",
      "[OPTRACE]|14820|1024|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970804052|START|Configure IP Cache|",
      "[OPTRACE]|14820|1025|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970804059|END|Configure IP Cache|",
      "[OPTRACE]|14820|1026|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970804060|END|ulp_axi_vip_0_0_synth_1|",
      "[OPTRACE]|14820|999|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970801347|START|ulp_axi_vip_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14821|1009|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970802767|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14821|1010|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970802771|START|Creating in-memory project|",
      "[OPTRACE]|14821|1053|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805043|END|Creating in-memory project|",
      "[OPTRACE]|14821|1054|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805044|START|Adding files|",
      "[OPTRACE]|14821|1055|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805886|END|Adding files|",
      "[OPTRACE]|14821|1056|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805887|START|Configure IP Cache|",
      "[OPTRACE]|14821|1057|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805931|END|Configure IP Cache|",
      "[OPTRACE]|14821|1058|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970805933|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|14822|1013|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970803925|END|Creating in-memory project|",
      "[OPTRACE]|14822|1014|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970803925|START|Adding files|",
      "[OPTRACE]|14822|1021|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970804015|END|Adding files|",
      "[OPTRACE]|14822|1022|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970804016|START|Configure IP Cache|",
      "[OPTRACE]|14822|1029|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970804142|END|Configure IP Cache|",
      "[OPTRACE]|14822|1030|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970804143|END|ulp_axi_bram_ctrl_0_bram_0_synth_1|",
      "[OPTRACE]|14822|997|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970801011|START|ulp_axi_bram_ctrl_0_bram_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14822|998|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970801016|START|Creating in-memory project|",
      "[OPTRACE]|14827|1003|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970801725|START|ulp_ddr1_clk_bufg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14827|1004|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970801730|START|Creating in-memory project|",
      "[OPTRACE]|14827|1035|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804274|END|Creating in-memory project|",
      "[OPTRACE]|14827|1036|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804275|START|Adding files|",
      "[OPTRACE]|14827|1037|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804350|END|Adding files|",
      "[OPTRACE]|14827|1038|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804351|START|Configure IP Cache|",
      "[OPTRACE]|14827|1039|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804355|END|Configure IP Cache|",
      "[OPTRACE]|14827|1040|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970804355|END|ulp_ddr1_clk_bufg_0_synth_1|",
      "[OPTRACE]|14829|1007|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970802679|START|ulp_psreset_gate_pr_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14829|1008|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970802682|START|Creating in-memory project|",
      "[OPTRACE]|14829|1047|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804890|END|Creating in-memory project|",
      "[OPTRACE]|14829|1048|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804890|START|Adding files|",
      "[OPTRACE]|14829|1049|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804939|END|Adding files|",
      "[OPTRACE]|14829|1050|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804940|START|Configure IP Cache|",
      "[OPTRACE]|14829|1051|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804945|END|Configure IP Cache|",
      "[OPTRACE]|14829|1052|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970804945|END|ulp_psreset_gate_pr_kernel2_0_synth_1|",
      "[OPTRACE]|14830|1001|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970801491|START|ulp_psreset_gate_pr_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14830|1002|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970801495|START|Creating in-memory project|",
      "[OPTRACE]|14830|1027|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804094|END|Creating in-memory project|",
      "[OPTRACE]|14830|1028|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804095|START|Adding files|",
      "[OPTRACE]|14830|1031|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804162|END|Adding files|",
      "[OPTRACE]|14830|1032|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804163|START|Configure IP Cache|",
      "[OPTRACE]|14830|1033|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804169|END|Configure IP Cache|",
      "[OPTRACE]|14830|1034|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970804169|END|ulp_psreset_gate_pr_data_0_synth_1|",
      "[OPTRACE]|14831|1011|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803866|END|Creating in-memory project|",
      "[OPTRACE]|14831|1012|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803866|START|Adding files|",
      "[OPTRACE]|14831|1015|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803933|END|Adding files|",
      "[OPTRACE]|14831|1016|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803934|START|Configure IP Cache|",
      "[OPTRACE]|14831|1017|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803941|END|Configure IP Cache|",
      "[OPTRACE]|14831|1018|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970803941|END|ulp_psreset_gate_pr_ddrmem_1_0_synth_1|",
      "[OPTRACE]|14831|995|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970800812|START|ulp_psreset_gate_pr_ddrmem_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14831|996|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970800817|START|Creating in-memory project|",
      "[OPTRACE]|14832|1005|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970802039|START|ulp_axi_bram_ctrl_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14832|1006|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970802042|START|Creating in-memory project|",
      "[OPTRACE]|14832|1041|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804631|END|Creating in-memory project|",
      "[OPTRACE]|14832|1042|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804631|START|Adding files|",
      "[OPTRACE]|14832|1043|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804701|END|Adding files|",
      "[OPTRACE]|14832|1044|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804702|START|Configure IP Cache|",
      "[OPTRACE]|14832|1045|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804743|END|Configure IP Cache|",
      "[OPTRACE]|14832|1046|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970804744|END|ulp_axi_bram_ctrl_0_0_synth_1|",
      "[OPTRACE]|15505|1065|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970816943|START|ulp_axi_vip_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15505|1066|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970816948|START|Creating in-memory project|",
      "[OPTRACE]|15505|1091|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820274|END|Creating in-memory project|",
      "[OPTRACE]|15505|1092|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820274|START|Adding files|",
      "[OPTRACE]|15505|1097|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820364|END|Adding files|",
      "[OPTRACE]|15505|1098|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820365|START|Configure IP Cache|",
      "[OPTRACE]|15505|1099|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820371|END|Configure IP Cache|",
      "[OPTRACE]|15505|1100|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970820372|END|ulp_axi_vip_data_static_0_synth_1|",
      "[OPTRACE]|15507|1061|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970816504|START|ulp_axi_protocol_convert_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15507|1062|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970816510|START|Creating in-memory project|",
      "[OPTRACE]|15507|1077|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970819930|END|Creating in-memory project|",
      "[OPTRACE]|15507|1078|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970819930|START|Adding files|",
      "[OPTRACE]|15507|1079|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970820045|END|Adding files|",
      "[OPTRACE]|15507|1080|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970820046|START|Configure IP Cache|",
      "[OPTRACE]|15507|1083|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970820136|END|Configure IP Cache|",
      "[OPTRACE]|15507|1084|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970820137|END|ulp_axi_protocol_convert_0_0_synth_1|",
      "[OPTRACE]|15508|1069|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970816983|START|ulp_ddr1_clk_ibufds_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15508|1070|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970816989|START|Creating in-memory project|",
      "[OPTRACE]|15508|1089|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820230|END|Creating in-memory project|",
      "[OPTRACE]|15508|1090|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820230|START|Adding files|",
      "[OPTRACE]|15508|1093|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820324|END|Adding files|",
      "[OPTRACE]|15508|1094|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820324|START|Configure IP Cache|",
      "[OPTRACE]|15508|1095|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820329|END|Configure IP Cache|",
      "[OPTRACE]|15508|1096|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970820329|END|ulp_ddr1_clk_ibufds_0_synth_1|",
      "[OPTRACE]|15509|1059|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970816296|START|ulp_psreset_ddrmem_n_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15509|1060|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970816301|START|Creating in-memory project|",
      "[OPTRACE]|15509|1101|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820555|END|Creating in-memory project|",
      "[OPTRACE]|15509|1102|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820555|START|Adding files|",
      "[OPTRACE]|15509|1105|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820607|END|Adding files|",
      "[OPTRACE]|15509|1106|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820607|START|Configure IP Cache|",
      "[OPTRACE]|15509|1107|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820612|END|Configure IP Cache|",
      "[OPTRACE]|15509|1108|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970820613|END|ulp_psreset_ddrmem_n_1_0_synth_1|",
      "[OPTRACE]|15514|1067|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970816967|START|ulp_regslice_periph_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15514|1068|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970816973|START|Creating in-memory project|",
      "[OPTRACE]|15514|1081|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820087|END|Creating in-memory project|",
      "[OPTRACE]|15514|1082|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820087|START|Adding files|",
      "[OPTRACE]|15514|1085|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820206|END|Adding files|",
      "[OPTRACE]|15514|1086|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820207|START|Configure IP Cache|",
      "[OPTRACE]|15514|1087|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820215|END|Configure IP Cache|",
      "[OPTRACE]|15514|1088|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970820216|END|ulp_regslice_periph_null_0_synth_1|",
      "[OPTRACE]|15515|1073|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970817698|START|ulp_fpga_dna_module_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15515|1074|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970817703|START|Creating in-memory project|",
      "[OPTRACE]|15515|1109|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820632|END|Creating in-memory project|",
      "[OPTRACE]|15515|1110|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820632|START|Adding files|",
      "[OPTRACE]|15515|1111|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820682|END|Adding files|",
      "[OPTRACE]|15515|1112|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820682|START|Configure IP Cache|",
      "[OPTRACE]|15515|1113|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820690|END|Configure IP Cache|",
      "[OPTRACE]|15515|1114|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970820690|END|ulp_fpga_dna_module_0_0_synth_1|",
      "[OPTRACE]|15516|1063|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970816716|START|ulp_ddrmem_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15516|1064|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970816721|START|Creating in-memory project|",
      "[OPTRACE]|15516|1075|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970819878|END|Creating in-memory project|",
      "[OPTRACE]|15516|1076|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970819878|START|Adding files|",
      "[OPTRACE]|15516|1103|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970820582|END|Adding files|",
      "[OPTRACE]|15516|1104|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970820583|START|Configure IP Cache|",
      "[OPTRACE]|15516|1121|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970822192|END|Configure IP Cache|",
      "[OPTRACE]|15516|1122|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970822219|END|ulp_ddrmem_1_0_synth_1|",
      "[OPTRACE]|15517|1071|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970817335|START|ulp_psreset_gate_pr_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15517|1072|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970817338|START|Creating in-memory project|",
      "[OPTRACE]|15517|1115|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970820954|END|Creating in-memory project|",
      "[OPTRACE]|15517|1116|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970820954|START|Adding files|",
      "[OPTRACE]|15517|1117|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970821005|END|Adding files|",
      "[OPTRACE]|15517|1118|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970821006|START|Configure IP Cache|",
      "[OPTRACE]|15517|1119|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970821011|END|Configure IP Cache|",
      "[OPTRACE]|15517|1120|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970821012|END|ulp_psreset_gate_pr_kernel_0_synth_1|",
      "[OPTRACE]|16080|1125|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970832947|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16080|1126|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970832952|START|Creating in-memory project|",
      "[OPTRACE]|16080|1141|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836060|END|Creating in-memory project|",
      "[OPTRACE]|16080|1142|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836060|START|Adding files|",
      "[OPTRACE]|16080|1147|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836153|END|Adding files|",
      "[OPTRACE]|16080|1148|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836154|START|Configure IP Cache|",
      "[OPTRACE]|16080|1151|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836171|END|Configure IP Cache|",
      "[OPTRACE]|16080|1152|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970836172|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|16081|1123|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970832887|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16081|1124|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970832892|START|Creating in-memory project|",
      "[OPTRACE]|16081|1139|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970835936|END|Creating in-memory project|",
      "[OPTRACE]|16081|1140|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970835936|START|Adding files|",
      "[OPTRACE]|16081|1143|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970836063|END|Adding files|",
      "[OPTRACE]|16081|1144|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970836063|START|Configure IP Cache|",
      "[OPTRACE]|16081|1145|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970836072|END|Configure IP Cache|",
      "[OPTRACE]|16081|1146|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970836072|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|16084|1131|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970833065|START|ulp_axi_cdc_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16084|1132|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970833070|START|Creating in-memory project|",
      "[OPTRACE]|16084|1157|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836264|END|Creating in-memory project|",
      "[OPTRACE]|16084|1158|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836264|START|Adding files|",
      "[OPTRACE]|16084|1163|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836358|END|Adding files|",
      "[OPTRACE]|16084|1164|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836359|START|Configure IP Cache|",
      "[OPTRACE]|16084|1185|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836700|END|Configure IP Cache|",
      "[OPTRACE]|16084|1186|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970836701|END|ulp_axi_cdc_data_static_0_synth_1|",
      "[OPTRACE]|16085|1129|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970833059|START|ulp_axi_vip_0_p_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16085|1130|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970833064|START|Creating in-memory project|",
      "[OPTRACE]|16085|1161|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836349|END|Creating in-memory project|",
      "[OPTRACE]|16085|1162|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836349|START|Adding files|",
      "[OPTRACE]|16085|1169|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836434|END|Adding files|",
      "[OPTRACE]|16085|1170|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836435|START|Configure IP Cache|",
      "[OPTRACE]|16085|1171|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836441|END|Configure IP Cache|",
      "[OPTRACE]|16085|1172|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970836441|END|ulp_axi_vip_0_p_0_synth_1|",
      "[OPTRACE]|16090|1135|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970833364|START|ulp_axi_cdc_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16090|1136|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970833369|START|Creating in-memory project|",
      "[OPTRACE]|16090|1159|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836305|END|Creating in-memory project|",
      "[OPTRACE]|16090|1160|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836305|START|Adding files|",
      "[OPTRACE]|16090|1165|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836395|END|Adding files|",
      "[OPTRACE]|16090|1166|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836395|START|Configure IP Cache|",
      "[OPTRACE]|16090|1183|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836620|END|Configure IP Cache|",
      "[OPTRACE]|16090|1184|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970836621|END|ulp_axi_cdc_data_static1_0_synth_1|",
      "[OPTRACE]|16091|1127|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970832984|START|ulp_freq_counter_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16091|1128|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970832990|START|Creating in-memory project|",
      "[OPTRACE]|16091|1149|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836161|END|Creating in-memory project|",
      "[OPTRACE]|16091|1150|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836161|START|Adding files|",
      "[OPTRACE]|16091|1153|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836229|END|Adding files|",
      "[OPTRACE]|16091|1154|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836229|START|Configure IP Cache|",
      "[OPTRACE]|16091|1155|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836240|END|Configure IP Cache|",
      "[OPTRACE]|16091|1156|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970836241|END|ulp_freq_counter_0_0_synth_1|",
      "[OPTRACE]|16092|1133|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970833308|START|ulp_axi_vip_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16092|1134|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970833314|START|Creating in-memory project|",
      "[OPTRACE]|16092|1167|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836431|END|Creating in-memory project|",
      "[OPTRACE]|16092|1168|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836432|START|Adding files|",
      "[OPTRACE]|16092|1175|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836513|END|Adding files|",
      "[OPTRACE]|16092|1176|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836514|START|Configure IP Cache|",
      "[OPTRACE]|16092|1177|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836519|END|Configure IP Cache|",
      "[OPTRACE]|16092|1178|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970836519|END|ulp_axi_vip_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|16093|1137|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970833472|START|ulp_axi_vip_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16093|1138|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970833478|START|Creating in-memory project|",
      "[OPTRACE]|16093|1173|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836462|END|Creating in-memory project|",
      "[OPTRACE]|16093|1174|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836462|START|Adding files|",
      "[OPTRACE]|16093|1179|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836542|END|Adding files|",
      "[OPTRACE]|16093|1180|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836543|START|Configure IP Cache|",
      "[OPTRACE]|16093|1181|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836549|END|Configure IP Cache|",
      "[OPTRACE]|16093|1182|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970836549|END|ulp_axi_vip_data_static1_0_synth_1|",
      "[OPTRACE]|16658|1187|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970848643|START|ulp_regslice_control_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16658|1188|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970848649|START|Creating in-memory project|",
      "[OPTRACE]|16658|1219|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852210|END|Creating in-memory project|",
      "[OPTRACE]|16658|1220|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852210|START|Adding files|",
      "[OPTRACE]|16658|1227|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852321|END|Adding files|",
      "[OPTRACE]|16658|1230|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852322|START|Configure IP Cache|",
      "[OPTRACE]|16658|1231|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852331|END|Configure IP Cache|",
      "[OPTRACE]|16658|1232|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970852331|END|ulp_regslice_control_mgntpf_0_synth_1|",
      "[OPTRACE]|16661|1191|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970848906|START|ulp_psreset_gate_pr_control_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16661|1192|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970848911|START|Creating in-memory project|",
      "[OPTRACE]|16661|1221|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852295|END|Creating in-memory project|",
      "[OPTRACE]|16661|1222|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852295|START|Adding files|",
      "[OPTRACE]|16661|1233|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852359|END|Adding files|",
      "[OPTRACE]|16661|1234|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852360|START|Configure IP Cache|",
      "[OPTRACE]|16661|1235|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852365|END|Configure IP Cache|",
      "[OPTRACE]|16661|1236|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970852366|END|ulp_psreset_gate_pr_control_0_synth_1|",
      "[OPTRACE]|16663|1189|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970848715|START|ulp_regslice_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16663|1190|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970848720|START|Creating in-memory project|",
      "[OPTRACE]|16663|1203|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970851886|END|Creating in-memory project|",
      "[OPTRACE]|16663|1204|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970851886|START|Adding files|",
      "[OPTRACE]|16663|1205|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970852016|END|Adding files|",
      "[OPTRACE]|16663|1206|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970852017|START|Configure IP Cache|",
      "[OPTRACE]|16663|1207|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970852066|END|Configure IP Cache|",
      "[OPTRACE]|16663|1208|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970852067|END|ulp_regslice_data_static_0_synth_1|",
      "[OPTRACE]|16665|1201|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970850097|START|ulp_regslice_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16665|1202|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970850102|START|Creating in-memory project|",
      "[OPTRACE]|16665|1243|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852719|END|Creating in-memory project|",
      "[OPTRACE]|16665|1244|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852720|START|Adding files|",
      "[OPTRACE]|16665|1245|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852797|END|Adding files|",
      "[OPTRACE]|16665|1247|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852798|START|Configure IP Cache|",
      "[OPTRACE]|16665|1249|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852813|END|Configure IP Cache|",
      "[OPTRACE]|16665|1250|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970852814|END|ulp_regslice_data_static1_0_synth_1|",
      "[OPTRACE]|16668|1199|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970849320|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16668|1200|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970849325|START|Creating in-memory project|",
      "[OPTRACE]|16668|1228|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852322|END|Creating in-memory project|",
      "[OPTRACE]|16668|1229|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852322|START|Adding files|",
      "[OPTRACE]|16668|1237|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852408|END|Adding files|",
      "[OPTRACE]|16668|1238|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852409|START|Configure IP Cache|",
      "[OPTRACE]|16668|1239|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852415|END|Configure IP Cache|",
      "[OPTRACE]|16668|1240|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970852416|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|16669|1195|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970849100|START|bd_9997_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16669|1196|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970849106|START|Creating in-memory project|",
      "[OPTRACE]|16669|1209|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852116|END|Creating in-memory project|",
      "[OPTRACE]|16669|1210|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852116|START|Adding files|",
      "[OPTRACE]|16669|1215|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852187|END|Adding files|",
      "[OPTRACE]|16669|1216|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852187|START|Configure IP Cache|",
      "[OPTRACE]|16669|1223|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852297|END|Configure IP Cache|",
      "[OPTRACE]|16669|1224|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970852297|END|bd_9997_bsip_0_synth_1|",
      "[OPTRACE]|16670|1193|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970849020|START|ulp_logic_reset_op_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16670|1194|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970849026|START|Creating in-memory project|",
      "[OPTRACE]|16670|1211|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852122|END|Creating in-memory project|",
      "[OPTRACE]|16670|1212|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852123|START|Adding files|",
      "[OPTRACE]|16670|1213|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852185|END|Adding files|",
      "[OPTRACE]|16670|1214|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852185|START|Configure IP Cache|",
      "[OPTRACE]|16670|1217|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852190|END|Configure IP Cache|",
      "[OPTRACE]|16670|1218|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970852191|END|ulp_logic_reset_op_0_synth_1|",
      "[OPTRACE]|16672|1197|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970849131|START|ulp_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16672|1198|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970849137|START|Creating in-memory project|",
      "[OPTRACE]|16672|1225|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852314|END|Creating in-memory project|",
      "[OPTRACE]|16672|1226|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852314|START|Adding files|",
      "[OPTRACE]|16672|1241|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852665|END|Adding files|",
      "[OPTRACE]|16672|1242|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852666|START|Configure IP Cache|",
      "[OPTRACE]|16672|1246|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852798|END|Configure IP Cache|",
      "[OPTRACE]|16672|1248|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970852798|END|ulp_xbar_3_synth_1|",
      "[OPTRACE]|17282|1263|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970865464|START|ulp_s03_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17282|1264|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970865470|START|Creating in-memory project|",
      "[OPTRACE]|17282|1295|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868464|END|Creating in-memory project|",
      "[OPTRACE]|17282|1296|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868464|START|Adding files|",
      "[OPTRACE]|17282|1301|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868553|END|Adding files|",
      "[OPTRACE]|17282|1302|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868553|START|Configure IP Cache|",
      "[OPTRACE]|17282|1303|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868567|END|Configure IP Cache|",
      "[OPTRACE]|17282|1304|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970868567|END|ulp_s03_regslice_0_synth_1|",
      "[OPTRACE]|17284|1253|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970864813|START|ulp_s02_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17284|1254|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970864820|START|Creating in-memory project|",
      "[OPTRACE]|17284|1291|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868367|END|Creating in-memory project|",
      "[OPTRACE]|17284|1292|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868367|START|Adding files|",
      "[OPTRACE]|17284|1293|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868460|END|Adding files|",
      "[OPTRACE]|17284|1294|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868461|START|Configure IP Cache|",
      "[OPTRACE]|17284|1299|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868492|END|Configure IP Cache|",
      "[OPTRACE]|17284|1300|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970868493|END|ulp_s02_regslice_0_synth_1|",
      "[OPTRACE]|17288|1255|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970864892|START|ulp_auto_us_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17288|1256|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970864897|START|Creating in-memory project|",
      "[OPTRACE]|17288|1269|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970867971|END|Creating in-memory project|",
      "[OPTRACE]|17288|1270|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970867971|START|Adding files|",
      "[OPTRACE]|17288|1277|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970868107|END|Adding files|",
      "[OPTRACE]|17288|1278|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970868108|START|Configure IP Cache|",
      "[OPTRACE]|17288|1289|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970868328|END|Configure IP Cache|",
      "[OPTRACE]|17288|1290|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970868329|END|ulp_auto_us_0_synth_1|",
      "[OPTRACE]|17289|1251|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970864791|START|ulp_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17289|1252|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970864797|START|Creating in-memory project|",
      "[OPTRACE]|17289|1267|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970867944|END|Creating in-memory project|",
      "[OPTRACE]|17289|1268|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970867944|START|Adding files|",
      "[OPTRACE]|17289|1297|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970868487|END|Adding files|",
      "[OPTRACE]|17289|1298|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970868488|START|Configure IP Cache|",
      "[OPTRACE]|17289|1307|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970868742|END|Configure IP Cache|",
      "[OPTRACE]|17289|1308|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970868744|END|ulp_xbar_2_synth_1|",
      "[OPTRACE]|17291|1258|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970864986|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17291|1260|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970864992|START|Creating in-memory project|",
      "[OPTRACE]|17291|1273|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868082|END|Creating in-memory project|",
      "[OPTRACE]|17291|1274|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868083|START|Adding files|",
      "[OPTRACE]|17291|1281|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868214|END|Adding files|",
      "[OPTRACE]|17291|1282|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868215|START|Configure IP Cache|",
      "[OPTRACE]|17291|1305|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868617|END|Configure IP Cache|",
      "[OPTRACE]|17291|1306|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970868618|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|17293|1261|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970865007|START|bd_0349_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17293|1262|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970865013|START|Creating in-memory project|",
      "[OPTRACE]|17293|1271|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868082|END|Creating in-memory project|",
      "[OPTRACE]|17293|1272|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868082|START|Adding files|",
      "[OPTRACE]|17293|1279|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868160|END|Adding files|",
      "[OPTRACE]|17293|1280|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868161|START|Configure IP Cache|",
      "[OPTRACE]|17293|1287|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868283|END|Configure IP Cache|",
      "[OPTRACE]|17293|1288|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970868284|END|bd_0349_lut_buffer_0_synth_1|",
      "[OPTRACE]|17295|1265|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970866011|START|ulp_s03_mmu_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17295|1266|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970866016|START|Creating in-memory project|",
      "[OPTRACE]|17295|1309|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970868845|END|Creating in-memory project|",
      "[OPTRACE]|17295|1310|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970868845|START|Adding files|",
      "[OPTRACE]|17295|1311|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970868955|END|Adding files|",
      "[OPTRACE]|17295|1312|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970868955|START|Configure IP Cache|",
      "[OPTRACE]|17295|1313|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970869007|END|Configure IP Cache|",
      "[OPTRACE]|17295|1314|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970869008|END|ulp_s03_mmu_0_synth_1|",
      "[OPTRACE]|17296|1257|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970864983|START|ulp_auto_rs_w_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17296|1259|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970864989|START|Creating in-memory project|",
      "[OPTRACE]|17296|1275|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868105|END|Creating in-memory project|",
      "[OPTRACE]|17296|1276|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868105|START|Adding files|",
      "[OPTRACE]|17296|1283|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868238|END|Adding files|",
      "[OPTRACE]|17296|1284|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868239|START|Configure IP Cache|",
      "[OPTRACE]|17296|1285|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868268|END|Configure IP Cache|",
      "[OPTRACE]|17296|1286|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970868268|END|ulp_auto_rs_w_0_synth_1|",
      "[OPTRACE]|17932|1317|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970880995|START|bd_9997_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17932|1318|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970881001|START|Creating in-memory project|",
      "[OPTRACE]|17932|1333|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884248|END|Creating in-memory project|",
      "[OPTRACE]|17932|1334|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884248|START|Adding files|",
      "[OPTRACE]|17932|1335|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884365|END|Adding files|",
      "[OPTRACE]|17932|1336|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884366|START|Configure IP Cache|",
      "[OPTRACE]|17932|1347|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884518|END|Configure IP Cache|",
      "[OPTRACE]|17932|1348|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970884519|END|bd_9997_bs_switch_1_0_synth_1|",
      "[OPTRACE]|17935|1315|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970880827|START|ulp_xbar_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17935|1316|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970880833|START|Creating in-memory project|",
      "[OPTRACE]|17935|1331|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884167|END|Creating in-memory project|",
      "[OPTRACE]|17935|1332|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884167|START|Adding files|",
      "[OPTRACE]|17935|1363|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884711|END|Adding files|",
      "[OPTRACE]|17935|1364|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884711|START|Configure IP Cache|",
      "[OPTRACE]|17935|1367|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884854|END|Configure IP Cache|",
      "[OPTRACE]|17935|1368|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5.tcl|vivado_synth|1640970884854|END|ulp_xbar_5_synth_1|",
      "[OPTRACE]|17936|1319|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970881180|START|bd_9997_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17936|1320|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970881185|START|Creating in-memory project|",
      "[OPTRACE]|17936|1343|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884502|END|Creating in-memory project|",
      "[OPTRACE]|17936|1344|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884503|START|Adding files|",
      "[OPTRACE]|17936|1355|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884590|END|Adding files|",
      "[OPTRACE]|17936|1356|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884590|START|Configure IP Cache|",
      "[OPTRACE]|17936|1365|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884721|END|Configure IP Cache|",
      "[OPTRACE]|17936|1366|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970884722|END|bd_9997_axi_jtag_0_synth_1|",
      "[OPTRACE]|17939|1321|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970881268|START|ulp_s00_regslice_21_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17939|1322|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970881273|START|Creating in-memory project|",
      "[OPTRACE]|17939|1337|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884376|END|Creating in-memory project|",
      "[OPTRACE]|17939|1338|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884376|START|Adding files|",
      "[OPTRACE]|17939|1345|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884514|END|Adding files|",
      "[OPTRACE]|17939|1346|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884515|START|Configure IP Cache|",
      "[OPTRACE]|17939|1349|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884563|END|Configure IP Cache|",
      "[OPTRACE]|17939|1350|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21.tcl|vivado_synth|1640970884564|END|ulp_s00_regslice_21_synth_1|",
      "[OPTRACE]|17941|1323|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970881359|START|ulp_krnl_ro_rtl_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17941|1324|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970881365|START|Creating in-memory project|",
      "[OPTRACE]|17941|1339|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884466|END|Creating in-memory project|",
      "[OPTRACE]|17941|1340|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884466|START|Adding files|",
      "[OPTRACE]|17941|1351|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884570|END|Adding files|",
      "[OPTRACE]|17941|1352|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884570|START|Configure IP Cache|",
      "[OPTRACE]|17941|1359|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884625|END|Configure IP Cache|",
      "[OPTRACE]|17941|1360|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0.tcl|vivado_synth|1640970884626|END|ulp_krnl_ro_rtl_1_0_synth_1|",
      "[OPTRACE]|17942|1329|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970881939|START|bd_0349_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17942|1330|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970881945|START|Creating in-memory project|",
      "[OPTRACE]|17942|1369|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970884884|END|Creating in-memory project|",
      "[OPTRACE]|17942|1370|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970884884|START|Adding files|",
      "[OPTRACE]|17942|1373|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970885044|END|Adding files|",
      "[OPTRACE]|17942|1374|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970885045|START|Configure IP Cache|",
      "[OPTRACE]|17942|1377|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970885175|END|Configure IP Cache|",
      "[OPTRACE]|17942|1378|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970885175|END|bd_0349_xsdbm_0_synth_1|",
      "[OPTRACE]|17945|1325|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970881476|START|ulp_s01_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17945|1326|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970881481|START|Creating in-memory project|",
      "[OPTRACE]|17945|1341|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884494|END|Creating in-memory project|",
      "[OPTRACE]|17945|1342|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884494|START|Adding files|",
      "[OPTRACE]|17945|1357|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884622|END|Adding files|",
      "[OPTRACE]|17945|1358|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884623|START|Configure IP Cache|",
      "[OPTRACE]|17945|1361|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884660|END|Configure IP Cache|",
      "[OPTRACE]|17945|1362|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2.tcl|vivado_synth|1640970884660|END|ulp_s01_regslice_2_synth_1|",
      "[OPTRACE]|17946|1327|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970881532|START|ulp_xbar_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17946|1328|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970881537|START|Creating in-memory project|",
      "[OPTRACE]|17946|1353|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970884572|END|Creating in-memory project|",
      "[OPTRACE]|17946|1354|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970884572|START|Adding files|",
      "[OPTRACE]|17946|1371|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970884958|END|Adding files|",
      "[OPTRACE]|17946|1372|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970884959|START|Configure IP Cache|",
      "[OPTRACE]|17946|1375|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970885130|END|Configure IP Cache|",
      "[OPTRACE]|17946|1376|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4.tcl|vivado_synth|1640970885131|END|ulp_xbar_4_synth_1|",
      "[OPTRACE]|18492|1379|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970897176|START|ulp_auto_us_cc_df_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18492|1380|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970897183|START|Creating in-memory project|",
      "[OPTRACE]|18492|1397|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970900454|END|Creating in-memory project|",
      "[OPTRACE]|18492|1398|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970900454|START|Adding files|",
      "[OPTRACE]|18492|1407|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970900620|END|Adding files|",
      "[OPTRACE]|18492|1408|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970900621|START|Configure IP Cache|",
      "[OPTRACE]|18492|1431|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970901118|END|Configure IP Cache|",
      "[OPTRACE]|18492|1432|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0.tcl|vivado_synth|1640970901120|END|ulp_auto_us_cc_df_0_synth_1|",
      "[OPTRACE]|18493|1381|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970897216|START|ulp_s01_regslice_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18493|1382|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970897222|START|Creating in-memory project|",
      "[OPTRACE]|18493|1399|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900468|END|Creating in-memory project|",
      "[OPTRACE]|18493|1400|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900468|START|Adding files|",
      "[OPTRACE]|18493|1405|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900605|END|Adding files|",
      "[OPTRACE]|18493|1406|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900607|START|Configure IP Cache|",
      "[OPTRACE]|18493|1409|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900622|END|Configure IP Cache|",
      "[OPTRACE]|18493|1410|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1.tcl|vivado_synth|1640970900623|END|ulp_s01_regslice_1_synth_1|",
      "[OPTRACE]|18496|1383|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970897274|START|ulp_s00_regslice_19_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18496|1384|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970897279|START|Creating in-memory project|",
      "[OPTRACE]|18496|1395|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900443|END|Creating in-memory project|",
      "[OPTRACE]|18496|1396|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900443|START|Adding files|",
      "[OPTRACE]|18496|1401|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900578|END|Adding files|",
      "[OPTRACE]|18496|1402|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900579|START|Configure IP Cache|",
      "[OPTRACE]|18496|1411|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900625|END|Configure IP Cache|",
      "[OPTRACE]|18496|1412|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19.tcl|vivado_synth|1640970900626|END|ulp_s00_regslice_19_synth_1|",
      "[OPTRACE]|18497|1393|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970898346|START|ulp_s00_regslice_20_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18497|1394|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970898351|START|Creating in-memory project|",
      "[OPTRACE]|18497|1437|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901290|END|Creating in-memory project|",
      "[OPTRACE]|18497|1438|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901290|START|Adding files|",
      "[OPTRACE]|18497|1439|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901366|END|Adding files|",
      "[OPTRACE]|18497|1440|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901367|START|Configure IP Cache|",
      "[OPTRACE]|18497|1441|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901394|END|Configure IP Cache|",
      "[OPTRACE]|18497|1442|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20.tcl|vivado_synth|1640970901394|END|ulp_s00_regslice_20_synth_1|",
      "[OPTRACE]|18501|1389|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970897719|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18501|1390|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970897725|START|Creating in-memory project|",
      "[OPTRACE]|18501|1417|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900728|END|Creating in-memory project|",
      "[OPTRACE]|18501|1418|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900728|START|Adding files|",
      "[OPTRACE]|18501|1419|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900820|END|Adding files|",
      "[OPTRACE]|18501|1420|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900820|START|Configure IP Cache|",
      "[OPTRACE]|18501|1421|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900863|END|Configure IP Cache|",
      "[OPTRACE]|18501|1422|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1640970900864|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|18502|1391|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970897957|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18502|1392|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970897962|START|Creating in-memory project|",
      "[OPTRACE]|18502|1423|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900867|END|Creating in-memory project|",
      "[OPTRACE]|18502|1424|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900867|START|Adding files|",
      "[OPTRACE]|18502|1425|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900949|END|Adding files|",
      "[OPTRACE]|18502|1426|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900950|START|Configure IP Cache|",
      "[OPTRACE]|18502|1429|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900989|END|Configure IP Cache|",
      "[OPTRACE]|18502|1430|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1640970900989|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|18503|1385|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970897606|START|ulp_s00_regslice_22_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18503|1387|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970897611|START|Creating in-memory project|",
      "[OPTRACE]|18503|1403|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900585|END|Creating in-memory project|",
      "[OPTRACE]|18503|1404|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900585|START|Adding files|",
      "[OPTRACE]|18503|1413|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900710|END|Adding files|",
      "[OPTRACE]|18503|1414|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900711|START|Configure IP Cache|",
      "[OPTRACE]|18503|1415|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900719|END|Configure IP Cache|",
      "[OPTRACE]|18503|1416|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22.tcl|vivado_synth|1640970900720|END|ulp_s00_regslice_22_synth_1|",
      "[OPTRACE]|18505|1386|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970897610|START|ulp_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18505|1388|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970897616|START|Creating in-memory project|",
      "[OPTRACE]|18505|1427|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970900968|END|Creating in-memory project|",
      "[OPTRACE]|18505|1428|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970900968|START|Adding files|",
      "[OPTRACE]|18505|1433|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970901143|END|Adding files|",
      "[OPTRACE]|18505|1434|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970901144|START|Configure IP Cache|",
      "[OPTRACE]|18505|1435|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970901166|END|Configure IP Cache|",
      "[OPTRACE]|18505|1436|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970901166|END|ulp_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|18728|1443|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970909984|START|ulp_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18728|1444|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970909986|START|Creating in-memory project|",
      "[OPTRACE]|18728|1449|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970911871|END|Creating in-memory project|",
      "[OPTRACE]|18728|1450|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970911871|START|Adding files|",
      "[OPTRACE]|18728|1463|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970911982|END|Adding files|",
      "[OPTRACE]|18728|1464|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970911983|START|Configure IP Cache|",
      "[OPTRACE]|18728|1465|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970912032|END|Configure IP Cache|",
      "[OPTRACE]|18728|1466|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970912033|END|ulp_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|18731|1445|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970909992|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18731|1447|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970909994|START|Creating in-memory project|",
      "[OPTRACE]|18731|1453|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911884|END|Creating in-memory project|",
      "[OPTRACE]|18731|1454|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911884|START|Adding files|",
      "[OPTRACE]|18731|1459|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911961|END|Adding files|",
      "[OPTRACE]|18731|1460|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911961|START|Configure IP Cache|",
      "[OPTRACE]|18731|1461|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911968|END|Configure IP Cache|",
      "[OPTRACE]|18731|1462|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1640970911968|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|18732|1446|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970909992|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18732|1448|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970909994|START|Creating in-memory project|",
      "[OPTRACE]|18732|1451|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911872|END|Creating in-memory project|",
      "[OPTRACE]|18732|1452|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911872|START|Adding files|",
      "[OPTRACE]|18732|1455|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911951|END|Adding files|",
      "[OPTRACE]|18732|1456|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911951|START|Configure IP Cache|",
      "[OPTRACE]|18732|1457|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911958|END|Configure IP Cache|",
      "[OPTRACE]|18732|1458|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1640970911958|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|18813|1467|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970921038|START|impl_1|ROLLUP_1",
      "[OPTRACE]|18813|1468|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970921038|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|18813|1469|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970921038|START|Design Initialization: pre hook|",
      "[OPTRACE]|18813|1470|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970921105|END|Design Initialization: pre hook|",
      "[OPTRACE]|18813|1471|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970921105|START|create in-memory project|",
      "[OPTRACE]|18813|1472|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970922135|END|create in-memory project|",
      "[OPTRACE]|18813|1473|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970922136|START|set parameters|",
      "[OPTRACE]|18813|1474|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970922818|END|set parameters|",
      "[OPTRACE]|18813|1475|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970922818|START|add files|",
      "[OPTRACE]|18813|1476|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970926785|START|read constraints: implementation|",
      "[OPTRACE]|18813|1477|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970926786|END|read constraints: implementation|",
      "[OPTRACE]|18813|1478|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970926786|END|add files|",
      "[OPTRACE]|18813|1479|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640970926786|START|link_design|",
      "[OPTRACE]|18813|1480|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121554|END|link_design|",
      "[OPTRACE]|18813|1481|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121554|START|gray box cells|",
      "[OPTRACE]|18813|1482|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121554|END|gray box cells|",
      "[OPTRACE]|18813|1483|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121554|START|Design Initialization: post hook|",
      "[OPTRACE]|18813|1484|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121613|END|Design Initialization: post hook|",
      "[OPTRACE]|18813|1485|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121613|START|init_design_reports|REPORT",
      "[OPTRACE]|18813|1486|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121613|END|init_design_reports|",
      "[OPTRACE]|18813|1487|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121614|START|init_design_write_hwdef|",
      "[OPTRACE]|18813|1488|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121614|END|init_design_write_hwdef|",
      "[OPTRACE]|18813|1489|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121614|END|Phase: Init Design|",
      "[OPTRACE]|18813|1490|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121614|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|18813|1491|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971121614|START|Opt Design: pre hook|",
      "[OPTRACE]|18813|1492|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971122547|END|Opt Design: pre hook|",
      "[OPTRACE]|18813|1493|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971122547|START|read constraints: opt_design|",
      "[OPTRACE]|18813|1494|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971122547|END|read constraints: opt_design|",
      "[OPTRACE]|18813|1495|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971122547|START|opt_design|",
      "[OPTRACE]|18813|1512|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473952|END|opt_design|",
      "[OPTRACE]|18813|1513|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473952|START|read constraints: opt_design_post|",
      "[OPTRACE]|18813|1514|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473952|END|read constraints: opt_design_post|",
      "[OPTRACE]|18813|1515|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473952|START|Opt Design: post hook|",
      "[OPTRACE]|18813|1516|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473969|END|Opt Design: post hook|",
      "[OPTRACE]|18813|1517|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473970|START|opt_design reports|REPORT",
      "[OPTRACE]|18813|1518|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473970|END|opt_design reports|",
      "[OPTRACE]|18813|1519|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473970|END|Phase: Opt Design|",
      "[OPTRACE]|18813|1520|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473970|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|18813|1521|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473970|START|Place Design: pre hook|",
      "[OPTRACE]|18813|1522|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473995|END|Place Design: pre hook|",
      "[OPTRACE]|18813|1523|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473995|START|read constraints: place_design|",
      "[OPTRACE]|18813|1524|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473995|END|read constraints: place_design|",
      "[OPTRACE]|18813|1525|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971473995|START|implement_debug_core|",
      "[OPTRACE]|18813|1526|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971474004|END|implement_debug_core|",
      "[OPTRACE]|18813|1527|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640971474004|START|place_design|",
      "[OPTRACE]|18813|1528|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972059710|END|place_design|",
      "[OPTRACE]|18813|1529|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972059710|START|read constraints: place_design_post|",
      "[OPTRACE]|18813|1530|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972059710|END|read constraints: place_design_post|",
      "[OPTRACE]|18813|1531|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972059710|START|Place Design: post hook|",
      "[OPTRACE]|18813|1532|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072848|END|Place Design: post hook|",
      "[OPTRACE]|18813|1533|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072848|START|place_design reports|REPORT",
      "[OPTRACE]|18813|1534|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072848|END|place_design reports|",
      "[OPTRACE]|18813|1535|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072849|END|Phase: Place Design|",
      "[OPTRACE]|18813|1536|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072849|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|18813|1537|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072849|START|read constraints: phys_opt_design|",
      "[OPTRACE]|18813|1538|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072849|END|read constraints: phys_opt_design|",
      "[OPTRACE]|18813|1539|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972072849|START|phys_opt_design|",
      "[OPTRACE]|18813|1540|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179379|END|phys_opt_design|",
      "[OPTRACE]|18813|1541|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179379|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|18813|1542|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179379|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|18813|1543|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179379|START|phys_opt_design report|REPORT",
      "[OPTRACE]|18813|1544|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179379|END|phys_opt_design report|",
      "[OPTRACE]|18813|1545|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179380|END|Phase: Physical Opt Design|",
      "[OPTRACE]|18813|1546|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179380|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|18813|1547|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179380|START|read constraints: route_design|",
      "[OPTRACE]|18813|1548|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179380|END|read constraints: route_design|",
      "[OPTRACE]|18813|1549|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972179380|START|route_design|",
      "[OPTRACE]|18813|1550|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972870320|END|route_design|",
      "[OPTRACE]|18813|1551|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972870320|START|read constraints: route_design_post|",
      "[OPTRACE]|18813|1552|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972870321|END|read constraints: route_design_post|",
      "[OPTRACE]|18813|1553|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972870321|START|Route Design: post hook|",
      "[OPTRACE]|18813|1554|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972925407|END|Route Design: post hook|",
      "[OPTRACE]|18813|1555|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972925408|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18813|1556|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972977395|END|Route Design: write_checkpoint|",
      "[OPTRACE]|18813|1557|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972977395|START|route_design reports|REPORT",
      "[OPTRACE]|18813|1558|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988219|END|route_design reports|",
      "[OPTRACE]|18813|1559|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988219|START|route_design misc|",
      "[OPTRACE]|18813|1560|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18813|1561|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|END|route_design write_checkpoint|",
      "[OPTRACE]|18813|1562|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|END|route_design misc|",
      "[OPTRACE]|18813|1563|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|END|Phase: Route Design|",
      "[OPTRACE]|18813|1564|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|START|Phase: Write Bitstream|ROLLUP_AUTO",
      "[OPTRACE]|18813|1565|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|START|write_bitstream setup|",
      "[OPTRACE]|18813|1566|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640972988220|START|Write Bitstream: pre hook|",
      "[OPTRACE]|18813|1567|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973002312|END|Write Bitstream: pre hook|",
      "[OPTRACE]|18813|1568|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973002313|START|read constraints: write_bitstream|",
      "[OPTRACE]|18813|1569|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973002313|END|read constraints: write_bitstream|",
      "[OPTRACE]|18813|1570|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973002314|END|write_bitstream setup|",
      "[OPTRACE]|18813|1571|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973002314|START|write_bitstream|",
      "[OPTRACE]|18813|1572|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147391|END|write_bitstream|",
      "[OPTRACE]|18813|1573|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147392|START|write_bitstream misc|",
      "[OPTRACE]|18813|1574|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147392|START|read constraints: write_bitstream_post|",
      "[OPTRACE]|18813|1575|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147392|END|read constraints: write_bitstream_post|",
      "[OPTRACE]|18813|1576|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147392|START|Write Bitstream: post hook|",
      "[OPTRACE]|18813|1577|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147402|END|Write Bitstream: post hook|",
      "[OPTRACE]|18813|1578|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147404|END|write_bitstream misc|",
      "[OPTRACE]|18813|1579|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147404|END|Phase: Write Bitstream|",
      "[OPTRACE]|18813|1580|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1640973147404|END|impl_1|",
      "[OPTRACE]|19626|1496|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971319115|START|xsdbm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19626|1497|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971319116|START|Creating in-memory project|",
      "[OPTRACE]|19626|1498|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320806|END|Creating in-memory project|",
      "[OPTRACE]|19626|1499|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320806|START|Adding files|",
      "[OPTRACE]|19626|1500|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320950|END|Adding files|",
      "[OPTRACE]|19626|1501|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320950|START|Configure IP Cache|",
      "[OPTRACE]|19626|1502|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320979|END|Configure IP Cache|",
      "[OPTRACE]|19626|1503|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971320979|START|synth_design|",
      "[OPTRACE]|19626|1504|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971348482|END|synth_design|",
      "[OPTRACE]|19626|1505|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971348482|START|Write IP Cache|",
      "[OPTRACE]|19626|1506|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971349681|END|Write IP Cache|",
      "[OPTRACE]|19626|1507|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971349682|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19626|1508|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971350043|END|write_checkpoint|",
      "[OPTRACE]|19626|1509|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971350043|START|synth reports|REPORT",
      "[OPTRACE]|19626|1510|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971350043|END|synth reports|",
      "[OPTRACE]|19626|1511|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-18813-caslab-cloudfpga/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1640971350851|END|xsdbm_synth_1|",
      "[OPTRACE]|29125|10|run|cpp|1640970036101|START|OCL_LINK|",
      "[OPTRACE]|29125|11|setupBinaryForLink|cpp|1640970036101|START|Create Binary|",
      "[OPTRACE]|29125|12||cpp|1640970036101|END|Create Binary|",
      "[OPTRACE]|29125|13|setupBinaryForLink|cpp|1640970036101|START|Extract Kernels|",
      "[OPTRACE]|29125|14||cpp|1640970036112|END|Extract Kernels|",
      "[OPTRACE]|29125|1586||cpp|1640973155359|END|Launch Step: vpl|",
      "[OPTRACE]|29125|1587|launchStep_|cpp|1640973155369|START|Launch Step: rtdgen|",
      "[OPTRACE]|29125|1588|launchCf2sw_|cpp|1640973155378|START|Launch cf2sw|",
      "[OPTRACE]|29125|1589||cpp|1640973157933|END|Launch cf2sw|",
      "[OPTRACE]|29125|1590|writeSystemDiagram|cpp|1640973157933|START|writeSystemDiagram|",
      "[OPTRACE]|29125|1591||cpp|1640973157935|END|writeSystemDiagram|",
      "[OPTRACE]|29125|1592||cpp|1640973157936|END|Launch Step: rtdgen|",
      "[OPTRACE]|29125|1593|launchStep_|cpp|1640973157936|START|Launch Step: xclbinutil|",
      "[OPTRACE]|29125|1594||cpp|1640973158377|END|Launch Step: xclbinutil|",
      "[OPTRACE]|29125|1595|launchStep_|cpp|1640973158377|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|29125|1596||cpp|1640973158678|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|29125|1597|launchStep_|cpp|1640973158678|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|29125|1598||cpp|1640973158679|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|29125|1599||cpp|1640973158680|END|OCL_LINK|",
      "[OPTRACE]|29125|15|launchStep_|cpp|1640970036266|START|Launch Step: system_link|",
      "[OPTRACE]|29125|1600||cpp|1640973158914|END|v++|",
      "[OPTRACE]|29125|16||cpp|1640970047224|END|Launch Step: system_link|",
      "[OPTRACE]|29125|17|launchStep_|cpp|1640970047224|START|Launch Step: cf2sw|",
      "[OPTRACE]|29125|18||cpp|1640970049666|END|Launch Step: cf2sw|",
      "[OPTRACE]|29125|19|launchStep_|cpp|1640970049666|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|29125|1|main|cpp|1640970021220|START|v++|ROLLUP_0",
      "[OPTRACE]|29125|20||cpp|1640970049905|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|29125|21|launchStep_|cpp|1640970049905|START|Launch Step: vpl|",
      "[OPTRACE]|29125|2|run|cpp|1640970021220|START|Validate Kernels|",
      "[OPTRACE]|29125|3||cpp|1640970021314|END|Validate Kernels|",
      "[OPTRACE]|29125|4|prepareProject|cpp|1640970021327|START|Create Solution|",
      "[OPTRACE]|29125|5||cpp|1640970033051|END|Create Solution|",
      "[OPTRACE]|29125|6|prepareProject|cpp|1640970033051|START|Add Device|",
      "[OPTRACE]|29125|7|addDevice|cpp|1640970033051|START|Find & Load Device|",
      "[OPTRACE]|29125|8||cpp|1640970033308|END|Find & Load Device|",
      "[OPTRACE]|29125|9||cpp|1640970036088|END|Add Device|",
      "[OPTRACE]|29920|1582|runPlatformLinker|cpp|1640973155160|START|Generate Resource Availability Report|",
      "[OPTRACE]|29920|1583||cpp|1640973155160|END|Generate Resource Availability Report|",
      "[OPTRACE]|29920|1584||cpp|1640973155160|END|runPlatformLinker|",
      "[OPTRACE]|29920|1585||cpp|1640973155204|END|vpl|",
      "[OPTRACE]|29920|22|main|cpp|1640970051455|START|vpl|",
      "[OPTRACE]|29920|23|runPlatformLinker|cpp|1640970051470|START|runPlatformLinker|",
      "[OPTRACE]|29920|24|setupBinaryForLink|cpp|1640970051470|START|Create Solution|",
      "[OPTRACE]|29920|25||cpp|1640970051475|END|Create Solution|",
      "[OPTRACE]|29920|26|setupBinaryForLink|cpp|1640970051475|START|Add platform|",
      "[OPTRACE]|29920|27||cpp|1640970053988|END|Add platform|",
      "[OPTRACE]|29920|28|setupBinaryForLink|cpp|1640970053988|START|Create Binary|",
      "[OPTRACE]|29920|29||cpp|1640970053988|END|Create Binary|",
      "[OPTRACE]|29920|30|setupBinaryForLink|cpp|1640970053988|START|Create Kernels|",
      "[OPTRACE]|29920|31||cpp|1640970053989|END|Create Kernels|",
      "[OPTRACE]|29920|32|runPlatformLinker|cpp|1640970054070|START|Process Kernels|",
      "[OPTRACE]|29920|33|runPlatformLinker|cpp|1640970054071|START|Set Board Repo Paths and Connections|",
      "[OPTRACE]|29920|34||cpp|1640970054071|END|Set Board Repo Paths and Connections|",
      "[OPTRACE]|29920|35|runPlatformLinker|cpp|1640970054071|START|Process Kernel Profiles|",
      "[OPTRACE]|29920|36||cpp|1640970054071|END|Process Kernel Profiles|",
      "[OPTRACE]|29920|37|runPlatformLinker|cpp|1640970054071|START|Process Trace Memory|",
      "[OPTRACE]|29920|38||cpp|1640970054071|END|Process Trace Memory|",
      "[OPTRACE]|29920|39||cpp|1640970054071|END|Process Kernels|",
      "[OPTRACE]|29920|40|runPlatformLinker|cpp|1640970054071|START|Process Kernel Debug|",
      "[OPTRACE]|29920|41||cpp|1640970054071|END|Process Kernel Debug|",
      "[OPTRACE]|29920|42|runPlatformLinker|cpp|1640970054071|START|Set Kernel Debug|",
      "[OPTRACE]|29920|43||cpp|1640970054071|END|Set Kernel Debug|",
      "[OPTRACE]|29920|44|runPlatformLinker|cpp|1640970054071|START|Set Miscellaneous|",
      "[OPTRACE]|29920|45||cpp|1640970054071|END|Set Miscellaneous|",
      "[OPTRACE]|29920|46|run|cpp|1640970054072|START|Extract Platform|",
      "[OPTRACE]|29920|47||cpp|1640970055380|END|Extract Platform|",
      "[OPTRACE]|30139|1581|ipirun.tcl|vpl|1640973154851|END|Implementation|",
      "[OPTRACE]|30139|48|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/vpl.tcl|vivado_impl|1640970063031|START|Implementation|ROLLUP_1",
      "[OPTRACE]|30139|49|ipirun.tcl|vpl|1640970063054|START|ipirun|ROLLUP_0",
      "[OPTRACE]|30139|50|ipirun.tcl|vpl|1640970063054|END|ipirun|",
      "[OPTRACE]|30139|51|ipirun.tcl|vpl|1640970063108|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|30139|52|ipirun.tcl|vpl|1640970063108|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|30139|53|ipirun.tcl|vpl|1640970063109|START|Create project|",
      "[OPTRACE]|30139|54|ipirun.tcl|vpl|1640970064572|END|Create project|",
      "[OPTRACE]|30139|55|ipirun.tcl|vpl|1640970064576|START|Create IP caching environment|",
      "[OPTRACE]|30139|56|ipirun.tcl|vpl|1640970065307|END|Create IP caching environment|",
      "[OPTRACE]|30139|57|ipirun.tcl|vpl|1640970065307|START|Import/add dynamic BD|",
      "[OPTRACE]|30139|58|ipirun.tcl|vpl|1640970091437|END|Import/add dynamic BD|",
      "[OPTRACE]|30139|59|ipirun.tcl|vpl|1640970091437|START|Open BD and insert kernels|",
      "[OPTRACE]|30139|60|ipirun.tcl|vpl|1640970100487|END|Open BD and insert kernels|",
      "[OPTRACE]|30139|61|ipirun.tcl|vpl|1640970100488|START|Add debug/profiling support|",
      "[OPTRACE]|30139|62|ipirun.tcl|vpl|1640970100607|END|Add debug/profiling support|",
      "[OPTRACE]|30139|63|ipirun.tcl|vpl|1640970100607|START|IPI address assignments|",
      "[OPTRACE]|30139|64|ipirun.tcl|vpl|1640970100612|END|IPI address assignments|",
      "[OPTRACE]|30139|65|ipirun.tcl|vpl|1640970100616|START|Save BD|",
      "[OPTRACE]|30139|66|ipirun.tcl|vpl|1640970100773|END|Save BD|",
      "[OPTRACE]|30139|67|ipirun.tcl|vpl|1640970100773|START|Create address map and debug IP profile files|",
      "[OPTRACE]|30139|68|ipirun.tcl|vpl|1640970100779|END|Create address map and debug IP profile files|",
      "[OPTRACE]|30139|69|ipirun.tcl|vpl|1640970100780|START|Generate output products|",
      "[OPTRACE]|30139|70|ipirun.tcl|vpl|1640970124384|END|Generate output products|",
      "[OPTRACE]|30139|71|ipirun.tcl|vpl|1640970124387|START|Source report_commands_tcl|",
      "[OPTRACE]|30139|72|ipirun.tcl|vpl|1640970124461|END|Source report_commands_tcl|",
      "[OPTRACE]|30139|73|ipirun.tcl|vpl|1640970124462|START|Source synth_props_tcl|",
      "[OPTRACE]|30139|74|ipirun.tcl|vpl|1640970129072|END|Source synth_props_tcl|",
      "[OPTRACE]|30139|75|ipirun.tcl|vpl|1640970129089|START|Source impl_props_tcl|",
      "[OPTRACE]|30139|76|ipirun.tcl|vpl|1640970129261|END|Source impl_props_tcl|",
      "[OPTRACE]|30139|77|ipirun.tcl|vpl|1640970129262|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|30139|994|ipirun.tcl|vpl|1640970784594|END|Synthesis|",
      "[OPTRACE]|3124|190|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970222965|START|ulp_ddrmem_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3124|191|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970222972|START|Creating in-memory project|",
      "[OPTRACE]|3124|200|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970228966|END|Creating in-memory project|",
      "[OPTRACE]|3124|201|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970228966|START|Adding files|",
      "[OPTRACE]|3124|228|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970232086|END|Adding files|",
      "[OPTRACE]|3124|229|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970232087|START|Configure IP Cache|",
      "[OPTRACE]|3124|232|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970232900|END|Configure IP Cache|",
      "[OPTRACE]|3124|233|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970232901|START|synth_design|",
      "[OPTRACE]|3124|902|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970673292|END|synth_design|",
      "[OPTRACE]|3124|903|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970673292|START|Write IP Cache|",
      "[OPTRACE]|3124|936|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970700625|END|Write IP Cache|",
      "[OPTRACE]|3124|937|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970700637|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3124|956|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970714903|END|write_checkpoint|",
      "[OPTRACE]|3124|957|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970714903|START|synth reports|REPORT",
      "[OPTRACE]|3124|962|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970715285|END|synth reports|",
      "[OPTRACE]|3124|973|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0.tcl|vivado_synth|1640970720199|END|ulp_ddrmem_1_0_synth_1|",
      "[OPTRACE]|3125|192|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970223381|START|ulp_ddr1_clk_ibufds_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3125|193|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970223400|START|Creating in-memory project|",
      "[OPTRACE]|3125|202|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229000|END|Creating in-memory project|",
      "[OPTRACE]|3125|203|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229000|START|Adding files|",
      "[OPTRACE]|3125|206|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229353|END|Adding files|",
      "[OPTRACE]|3125|207|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229355|START|Configure IP Cache|",
      "[OPTRACE]|3125|208|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229357|END|Configure IP Cache|",
      "[OPTRACE]|3125|209|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970229357|START|synth_design|",
      "[OPTRACE]|3125|286|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970279557|END|synth_design|",
      "[OPTRACE]|3125|287|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970279557|START|Write IP Cache|",
      "[OPTRACE]|3125|288|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970281042|END|Write IP Cache|",
      "[OPTRACE]|3125|289|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970281043|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3125|290|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970281591|END|write_checkpoint|",
      "[OPTRACE]|3125|291|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970281591|START|synth reports|REPORT",
      "[OPTRACE]|3125|292|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970282160|END|synth reports|",
      "[OPTRACE]|3125|293|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0.tcl|vivado_synth|1640970283501|END|ulp_ddr1_clk_ibufds_0_synth_1|",
      "[OPTRACE]|3134|194|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970223848|START|ulp_axi_vip_0_p_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3134|195|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970223854|START|Creating in-memory project|",
      "[OPTRACE]|3134|204|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229104|END|Creating in-memory project|",
      "[OPTRACE]|3134|205|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229104|START|Adding files|",
      "[OPTRACE]|3134|212|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229542|END|Adding files|",
      "[OPTRACE]|3134|213|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229543|START|Configure IP Cache|",
      "[OPTRACE]|3134|214|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229585|END|Configure IP Cache|",
      "[OPTRACE]|3134|215|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0.tcl|vivado_synth|1640970229586|END|ulp_axi_vip_0_p_0_synth_1|",
      "[OPTRACE]|3137|196|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970224068|START|bd_0349_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3137|197|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970224074|START|Creating in-memory project|",
      "[OPTRACE]|3137|210|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229421|END|Creating in-memory project|",
      "[OPTRACE]|3137|211|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229421|START|Adding files|",
      "[OPTRACE]|3137|218|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229686|END|Adding files|",
      "[OPTRACE]|3137|219|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229687|START|Configure IP Cache|",
      "[OPTRACE]|3137|220|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229688|END|Configure IP Cache|",
      "[OPTRACE]|3137|221|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970229689|START|synth_design|",
      "[OPTRACE]|3137|274|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970270784|END|synth_design|",
      "[OPTRACE]|3137|275|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970270784|START|Write IP Cache|",
      "[OPTRACE]|3137|279|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970273447|END|Write IP Cache|",
      "[OPTRACE]|3137|280|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970273448|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3137|281|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970274364|END|write_checkpoint|",
      "[OPTRACE]|3137|282|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970274364|START|synth reports|REPORT",
      "[OPTRACE]|3137|284|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970274947|END|synth reports|",
      "[OPTRACE]|3137|285|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1640970276851|END|bd_0349_lut_buffer_0_synth_1|",
      "[OPTRACE]|3138|198|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970224224|START|ulp_psreset_gate_pr_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3138|199|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970224231|START|Creating in-memory project|",
      "[OPTRACE]|3138|216|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229662|END|Creating in-memory project|",
      "[OPTRACE]|3138|217|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229662|START|Adding files|",
      "[OPTRACE]|3138|222|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229900|END|Adding files|",
      "[OPTRACE]|3138|223|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229901|START|Configure IP Cache|",
      "[OPTRACE]|3138|224|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229918|END|Configure IP Cache|",
      "[OPTRACE]|3138|225|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0.tcl|vivado_synth|1640970229919|END|ulp_psreset_gate_pr_kernel_0_synth_1|",
      "[OPTRACE]|3463|238|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970239029|START|ulp_psreset_ddrmem_n_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3463|239|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970239034|START|Creating in-memory project|",
      "[OPTRACE]|3463|240|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243797|END|Creating in-memory project|",
      "[OPTRACE]|3463|241|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243798|START|Adding files|",
      "[OPTRACE]|3463|242|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243981|END|Adding files|",
      "[OPTRACE]|3463|243|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243983|START|Configure IP Cache|",
      "[OPTRACE]|3463|244|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243986|END|Configure IP Cache|",
      "[OPTRACE]|3463|245|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970243986|START|synth_design|",
      "[OPTRACE]|3463|304|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970294112|END|synth_design|",
      "[OPTRACE]|3463|305|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970294112|START|Write IP Cache|",
      "[OPTRACE]|3463|312|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970295526|END|Write IP Cache|",
      "[OPTRACE]|3463|313|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970295527|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3463|314|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970295866|END|write_checkpoint|",
      "[OPTRACE]|3463|315|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970295866|START|synth reports|REPORT",
      "[OPTRACE]|3463|316|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970296211|END|synth reports|",
      "[OPTRACE]|3463|317|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0.tcl|vivado_synth|1640970297341|END|ulp_psreset_ddrmem_n_1_0_synth_1|",
      "[OPTRACE]|3644|246|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970245563|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3644|247|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970245568|START|Creating in-memory project|",
      "[OPTRACE]|3644|252|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970249726|END|Creating in-memory project|",
      "[OPTRACE]|3644|253|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970249726|START|Adding files|",
      "[OPTRACE]|3644|258|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970250000|END|Adding files|",
      "[OPTRACE]|3644|259|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970250001|START|Configure IP Cache|",
      "[OPTRACE]|3644|260|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970250004|END|Configure IP Cache|",
      "[OPTRACE]|3644|261|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970250005|START|synth_design|",
      "[OPTRACE]|3644|318|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970297556|END|synth_design|",
      "[OPTRACE]|3644|319|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970297556|START|Write IP Cache|",
      "[OPTRACE]|3644|324|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970298928|END|Write IP Cache|",
      "[OPTRACE]|3644|325|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970298929|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3644|326|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970299246|END|write_checkpoint|",
      "[OPTRACE]|3644|327|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970299246|START|synth reports|REPORT",
      "[OPTRACE]|3644|328|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970299563|END|synth reports|",
      "[OPTRACE]|3644|331|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1640970300521|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|3646|248|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970246452|START|ulp_regslice_periph_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3646|249|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970246458|START|Creating in-memory project|",
      "[OPTRACE]|3646|250|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249602|END|Creating in-memory project|",
      "[OPTRACE]|3646|251|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249602|START|Adding files|",
      "[OPTRACE]|3646|254|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249799|END|Adding files|",
      "[OPTRACE]|3646|255|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249800|START|Configure IP Cache|",
      "[OPTRACE]|3646|256|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249802|END|Configure IP Cache|",
      "[OPTRACE]|3646|257|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970249802|START|synth_design|",
      "[OPTRACE]|3646|322|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970298687|END|synth_design|",
      "[OPTRACE]|3646|323|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970298688|START|Write IP Cache|",
      "[OPTRACE]|3646|329|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970300412|END|Write IP Cache|",
      "[OPTRACE]|3646|330|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970300413|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3646|332|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970300741|END|write_checkpoint|",
      "[OPTRACE]|3646|333|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970300741|START|synth reports|REPORT",
      "[OPTRACE]|3646|336|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970301027|END|synth reports|",
      "[OPTRACE]|3646|339|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0.tcl|vivado_synth|1640970302139|END|ulp_regslice_periph_null_0_synth_1|",
      "[OPTRACE]|3905|262|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970255658|START|bd_9997_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3905|263|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970255662|START|Creating in-memory project|",
      "[OPTRACE]|3905|264|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970258878|END|Creating in-memory project|",
      "[OPTRACE]|3905|265|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970258878|START|Adding files|",
      "[OPTRACE]|3905|266|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970259031|END|Adding files|",
      "[OPTRACE]|3905|267|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970259032|START|Configure IP Cache|",
      "[OPTRACE]|3905|268|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970259042|END|Configure IP Cache|",
      "[OPTRACE]|3905|269|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970259042|START|synth_design|",
      "[OPTRACE]|3905|334|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970300943|END|synth_design|",
      "[OPTRACE]|3905|335|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970300943|START|Write IP Cache|",
      "[OPTRACE]|3905|344|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970302452|END|Write IP Cache|",
      "[OPTRACE]|3905|345|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970302453|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3905|346|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970302915|END|write_checkpoint|",
      "[OPTRACE]|3905|347|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970302915|START|synth reports|REPORT",
      "[OPTRACE]|3905|348|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970303335|END|synth reports|",
      "[OPTRACE]|3905|349|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1640970304620|END|bd_9997_bs_switch_1_0_synth_1|",
      "[OPTRACE]|4496|296|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970289900|START|bd_9997_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4496|297|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970289905|START|Creating in-memory project|",
      "[OPTRACE]|4496|306|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294739|END|Creating in-memory project|",
      "[OPTRACE]|4496|307|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294740|START|Adding files|",
      "[OPTRACE]|4496|308|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294942|END|Adding files|",
      "[OPTRACE]|4496|309|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294943|START|Configure IP Cache|",
      "[OPTRACE]|4496|310|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294945|END|Configure IP Cache|",
      "[OPTRACE]|4496|311|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970294945|START|synth_design|",
      "[OPTRACE]|4496|389|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970345579|END|synth_design|",
      "[OPTRACE]|4496|390|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970345579|START|Write IP Cache|",
      "[OPTRACE]|4496|392|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970347462|END|Write IP Cache|",
      "[OPTRACE]|4496|393|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970347463|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4496|394|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970347934|END|write_checkpoint|",
      "[OPTRACE]|4496|395|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970347934|START|synth reports|REPORT",
      "[OPTRACE]|4496|396|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970348269|END|synth reports|",
      "[OPTRACE]|4496|397|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1640970349414|END|bd_9997_axi_jtag_0_synth_1|",
      "[OPTRACE]|4502|294|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970289198|START|bd_9997_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4502|295|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970289201|START|Creating in-memory project|",
      "[OPTRACE]|4502|298|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292796|END|Creating in-memory project|",
      "[OPTRACE]|4502|299|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292796|START|Adding files|",
      "[OPTRACE]|4502|300|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292955|END|Adding files|",
      "[OPTRACE]|4502|301|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292956|START|Configure IP Cache|",
      "[OPTRACE]|4502|302|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292957|END|Configure IP Cache|",
      "[OPTRACE]|4502|303|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970292958|START|synth_design|",
      "[OPTRACE]|4502|382|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970342347|END|synth_design|",
      "[OPTRACE]|4502|383|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970342347|START|Write IP Cache|",
      "[OPTRACE]|4502|384|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970344157|END|Write IP Cache|",
      "[OPTRACE]|4502|385|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970344159|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4502|386|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970344775|END|write_checkpoint|",
      "[OPTRACE]|4502|387|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970344777|START|synth reports|REPORT",
      "[OPTRACE]|4502|388|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970345229|END|synth reports|",
      "[OPTRACE]|4502|391|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1640970346783|END|bd_9997_bsip_0_synth_1|",
      "[OPTRACE]|4805|320|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970298499|START|bd_0349_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4805|321|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970298502|START|Creating in-memory project|",
      "[OPTRACE]|4805|337|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970301826|END|Creating in-memory project|",
      "[OPTRACE]|4805|338|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970301826|START|Adding files|",
      "[OPTRACE]|4805|340|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970302291|END|Adding files|",
      "[OPTRACE]|4805|341|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970302292|START|Configure IP Cache|",
      "[OPTRACE]|4805|342|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970302364|END|Configure IP Cache|",
      "[OPTRACE]|4805|343|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970302365|START|synth_design|",
      "[OPTRACE]|4805|398|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970355686|END|synth_design|",
      "[OPTRACE]|4805|399|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970355686|START|Write IP Cache|",
      "[OPTRACE]|4805|402|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970357873|END|Write IP Cache|",
      "[OPTRACE]|4805|403|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970357874|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4805|404|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970358352|END|write_checkpoint|",
      "[OPTRACE]|4805|405|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970358352|START|synth reports|REPORT",
      "[OPTRACE]|4805|406|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970358771|END|synth reports|",
      "[OPTRACE]|4805|412|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1640970360079|END|bd_0349_xsdbm_0_synth_1|",
      "[OPTRACE]|5034|350|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970312359|START|ulp_fpga_dna_module_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5034|351|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970312362|START|Creating in-memory project|",
      "[OPTRACE]|5034|352|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315451|END|Creating in-memory project|",
      "[OPTRACE]|5034|353|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315451|START|Adding files|",
      "[OPTRACE]|5034|354|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315560|END|Adding files|",
      "[OPTRACE]|5034|355|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315560|START|Configure IP Cache|",
      "[OPTRACE]|5034|356|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315562|END|Configure IP Cache|",
      "[OPTRACE]|5034|357|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970315562|START|synth_design|",
      "[OPTRACE]|5034|400|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970356923|END|synth_design|",
      "[OPTRACE]|5034|401|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970356923|START|Write IP Cache|",
      "[OPTRACE]|5034|407|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970358786|END|Write IP Cache|",
      "[OPTRACE]|5034|408|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970358787|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5034|409|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970359343|END|write_checkpoint|",
      "[OPTRACE]|5034|410|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970359344|START|synth reports|REPORT",
      "[OPTRACE]|5034|411|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970359734|END|synth reports|",
      "[OPTRACE]|5034|413|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0.tcl|vivado_synth|1640970360910|END|ulp_fpga_dna_module_0_0_synth_1|",
      "[OPTRACE]|5255|358|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970316766|START|ulp_axi_protocol_convert_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5255|359|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970316772|START|Creating in-memory project|",
      "[OPTRACE]|5255|370|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321389|END|Creating in-memory project|",
      "[OPTRACE]|5255|371|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321389|START|Adding files|",
      "[OPTRACE]|5255|372|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321661|END|Adding files|",
      "[OPTRACE]|5255|373|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321662|START|Configure IP Cache|",
      "[OPTRACE]|5255|374|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321799|END|Configure IP Cache|",
      "[OPTRACE]|5255|375|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970321799|START|synth_design|",
      "[OPTRACE]|5255|432|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970377732|END|synth_design|",
      "[OPTRACE]|5255|433|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970377732|START|Write IP Cache|",
      "[OPTRACE]|5255|438|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970379846|END|Write IP Cache|",
      "[OPTRACE]|5255|439|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970379847|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5255|440|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970380462|END|write_checkpoint|",
      "[OPTRACE]|5255|441|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970380462|START|synth reports|REPORT",
      "[OPTRACE]|5255|450|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970380916|END|synth reports|",
      "[OPTRACE]|5255|455|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0.tcl|vivado_synth|1640970382149|END|ulp_axi_protocol_convert_0_0_synth_1|",
      "[OPTRACE]|5257|360|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970317040|START|ulp_axi_cdc_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5257|361|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970317046|START|Creating in-memory project|",
      "[OPTRACE]|5257|364|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320337|END|Creating in-memory project|",
      "[OPTRACE]|5257|365|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320337|START|Adding files|",
      "[OPTRACE]|5257|366|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320555|END|Adding files|",
      "[OPTRACE]|5257|367|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320556|START|Configure IP Cache|",
      "[OPTRACE]|5257|368|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320642|END|Configure IP Cache|",
      "[OPTRACE]|5257|369|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970320642|START|synth_design|",
      "[OPTRACE]|5257|451|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970381531|END|synth_design|",
      "[OPTRACE]|5257|452|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970381531|START|Write IP Cache|",
      "[OPTRACE]|5257|464|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970385730|END|Write IP Cache|",
      "[OPTRACE]|5257|465|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970385733|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5257|466|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970388044|END|write_checkpoint|",
      "[OPTRACE]|5257|467|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970388044|START|synth reports|REPORT",
      "[OPTRACE]|5257|468|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970388515|END|synth reports|",
      "[OPTRACE]|5257|469|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0.tcl|vivado_synth|1640970390903|END|ulp_axi_cdc_data_static_0_synth_1|",
      "[OPTRACE]|5359|362|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970319390|START|ulp_axi_cdc_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5359|363|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970319393|START|Creating in-memory project|",
      "[OPTRACE]|5359|376|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322420|END|Creating in-memory project|",
      "[OPTRACE]|5359|377|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322420|START|Adding files|",
      "[OPTRACE]|5359|378|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322579|END|Adding files|",
      "[OPTRACE]|5359|379|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322580|START|Configure IP Cache|",
      "[OPTRACE]|5359|380|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322629|END|Configure IP Cache|",
      "[OPTRACE]|5359|381|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970322629|START|synth_design|",
      "[OPTRACE]|5359|434|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970378055|END|synth_design|",
      "[OPTRACE]|5359|435|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970378056|START|Write IP Cache|",
      "[OPTRACE]|5359|448|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970380878|END|Write IP Cache|",
      "[OPTRACE]|5359|449|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970380880|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5359|453|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970381838|END|write_checkpoint|",
      "[OPTRACE]|5359|454|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970381838|START|synth reports|REPORT",
      "[OPTRACE]|5359|456|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970382254|END|synth reports|",
      "[OPTRACE]|5359|463|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0.tcl|vivado_synth|1640970384126|END|ulp_axi_cdc_data_static1_0_synth_1|",
      "[OPTRACE]|6045|414|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970362114|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6045|415|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970362117|START|Creating in-memory project|",
      "[OPTRACE]|6045|418|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365718|END|Creating in-memory project|",
      "[OPTRACE]|6045|419|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365718|START|Adding files|",
      "[OPTRACE]|6045|420|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365971|END|Adding files|",
      "[OPTRACE]|6045|421|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365972|START|Configure IP Cache|",
      "[OPTRACE]|6045|422|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365998|END|Configure IP Cache|",
      "[OPTRACE]|6045|423|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970365999|START|synth_design|",
      "[OPTRACE]|6045|496|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970415699|END|synth_design|",
      "[OPTRACE]|6045|497|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970415700|START|Write IP Cache|",
      "[OPTRACE]|6045|500|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970417689|END|Write IP Cache|",
      "[OPTRACE]|6045|501|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970417690|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6045|505|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970418267|END|write_checkpoint|",
      "[OPTRACE]|6045|506|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970418267|START|synth reports|REPORT",
      "[OPTRACE]|6045|507|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970418737|END|synth reports|",
      "[OPTRACE]|6045|509|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1640970419924|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|6051|416|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970362210|START|ulp_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6051|417|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970362214|START|Creating in-memory project|",
      "[OPTRACE]|6051|424|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366158|END|Creating in-memory project|",
      "[OPTRACE]|6051|425|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366159|START|Adding files|",
      "[OPTRACE]|6051|426|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366547|END|Adding files|",
      "[OPTRACE]|6051|427|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366549|START|Configure IP Cache|",
      "[OPTRACE]|6051|428|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366722|END|Configure IP Cache|",
      "[OPTRACE]|6051|429|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970366723|START|synth_design|",
      "[OPTRACE]|6051|494|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970415350|END|synth_design|",
      "[OPTRACE]|6051|495|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970415350|START|Write IP Cache|",
      "[OPTRACE]|6051|498|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970417358|END|Write IP Cache|",
      "[OPTRACE]|6051|499|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970417359|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6051|502|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970417812|END|write_checkpoint|",
      "[OPTRACE]|6051|503|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970417812|START|synth reports|REPORT",
      "[OPTRACE]|6051|504|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970418259|END|synth reports|",
      "[OPTRACE]|6051|508|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1640970419492|END|ulp_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|6283|430|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970375793|START|ulp_axi_vip_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6283|431|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970375797|START|Creating in-memory project|",
      "[OPTRACE]|6283|442|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380538|END|Creating in-memory project|",
      "[OPTRACE]|6283|443|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380538|START|Adding files|",
      "[OPTRACE]|6283|444|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380778|END|Adding files|",
      "[OPTRACE]|6283|445|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380780|START|Configure IP Cache|",
      "[OPTRACE]|6283|446|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380783|END|Configure IP Cache|",
      "[OPTRACE]|6283|447|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970380783|START|synth_design|",
      "[OPTRACE]|6283|510|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970424919|END|synth_design|",
      "[OPTRACE]|6283|511|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970424919|START|Write IP Cache|",
      "[OPTRACE]|6283|514|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970426452|END|Write IP Cache|",
      "[OPTRACE]|6283|515|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970426452|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6283|516|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970426981|END|write_checkpoint|",
      "[OPTRACE]|6283|517|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970426981|START|synth reports|REPORT",
      "[OPTRACE]|6283|518|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970427472|END|synth reports|",
      "[OPTRACE]|6283|524|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1640970428957|END|ulp_axi_vip_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|6289|436|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970378948|START|ulp_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6289|437|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970378954|START|Creating in-memory project|",
      "[OPTRACE]|6289|457|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970382986|END|Creating in-memory project|",
      "[OPTRACE]|6289|458|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970382986|START|Adding files|",
      "[OPTRACE]|6289|459|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970383398|END|Adding files|",
      "[OPTRACE]|6289|460|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970383399|START|Configure IP Cache|",
      "[OPTRACE]|6289|461|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970383428|END|Configure IP Cache|",
      "[OPTRACE]|6289|462|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970383428|START|synth_design|",
      "[OPTRACE]|6289|512|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970426270|END|synth_design|",
      "[OPTRACE]|6289|513|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970426270|START|Write IP Cache|",
      "[OPTRACE]|6289|519|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970427748|END|Write IP Cache|",
      "[OPTRACE]|6289|520|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970427748|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6289|521|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970428082|END|write_checkpoint|",
      "[OPTRACE]|6289|522|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970428083|START|synth reports|REPORT",
      "[OPTRACE]|6289|523|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970428416|END|synth reports|",
      "[OPTRACE]|6289|525|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1640970429478|END|ulp_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|6906|472|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970399540|START|ulp_axi_vip_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6906|473|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970399545|START|Creating in-memory project|",
      "[OPTRACE]|6906|480|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403617|END|Creating in-memory project|",
      "[OPTRACE]|6906|481|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403617|START|Adding files|",
      "[OPTRACE]|6906|482|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403972|END|Adding files|",
      "[OPTRACE]|6906|483|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403973|START|Configure IP Cache|",
      "[OPTRACE]|6906|484|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403976|END|Configure IP Cache|",
      "[OPTRACE]|6906|485|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970403976|START|synth_design|",
      "[OPTRACE]|6906|544|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970443465|END|synth_design|",
      "[OPTRACE]|6906|545|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970443465|START|Write IP Cache|",
      "[OPTRACE]|6906|553|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970445773|END|Write IP Cache|",
      "[OPTRACE]|6906|554|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970445774|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6906|555|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970446503|END|write_checkpoint|",
      "[OPTRACE]|6906|556|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970446503|START|synth reports|REPORT",
      "[OPTRACE]|6906|558|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970446987|END|synth reports|",
      "[OPTRACE]|6906|569|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0.tcl|vivado_synth|1640970448392|END|ulp_axi_vip_data_static_0_synth_1|",
      "[OPTRACE]|6908|470|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970399336|START|ulp_axi_vip_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6908|471|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970399341|START|Creating in-memory project|",
      "[OPTRACE]|6908|474|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402490|END|Creating in-memory project|",
      "[OPTRACE]|6908|475|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402490|START|Adding files|",
      "[OPTRACE]|6908|476|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402708|END|Adding files|",
      "[OPTRACE]|6908|477|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402709|START|Configure IP Cache|",
      "[OPTRACE]|6908|478|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402711|END|Configure IP Cache|",
      "[OPTRACE]|6908|479|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970402712|START|synth_design|",
      "[OPTRACE]|6908|542|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970442823|END|synth_design|",
      "[OPTRACE]|6908|543|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970442823|START|Write IP Cache|",
      "[OPTRACE]|6908|548|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970444613|END|Write IP Cache|",
      "[OPTRACE]|6908|549|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970444614|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6908|550|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970445086|END|write_checkpoint|",
      "[OPTRACE]|6908|551|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970445086|START|synth reports|REPORT",
      "[OPTRACE]|6908|552|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970445546|END|synth reports|",
      "[OPTRACE]|6908|557|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0.tcl|vivado_synth|1640970446766|END|ulp_axi_vip_data_static1_0_synth_1|",
      "[OPTRACE]|7105|486|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970408243|START|ulp_freq_counter_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7105|487|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970408247|START|Creating in-memory project|",
      "[OPTRACE]|7105|488|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970411907|END|Creating in-memory project|",
      "[OPTRACE]|7105|489|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970411907|START|Adding files|",
      "[OPTRACE]|7105|490|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970412021|END|Adding files|",
      "[OPTRACE]|7105|491|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970412022|START|Configure IP Cache|",
      "[OPTRACE]|7105|492|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970412024|END|Configure IP Cache|",
      "[OPTRACE]|7105|493|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970412024|START|synth_design|",
      "[OPTRACE]|7105|567|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970447972|END|synth_design|",
      "[OPTRACE]|7105|568|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970447972|START|Write IP Cache|",
      "[OPTRACE]|7105|570|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970449467|END|Write IP Cache|",
      "[OPTRACE]|7105|571|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970449468|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7105|572|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970449892|END|write_checkpoint|",
      "[OPTRACE]|7105|573|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970449892|START|synth reports|REPORT",
      "[OPTRACE]|7105|574|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970450372|END|synth reports|",
      "[OPTRACE]|7105|575|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0.tcl|vivado_synth|1640970451709|END|ulp_freq_counter_0_0_synth_1|",
      "[OPTRACE]|7565|526|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970433813|START|ulp_regslice_control_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7565|527|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970433816|START|Creating in-memory project|",
      "[OPTRACE]|7565|530|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970436850|END|Creating in-memory project|",
      "[OPTRACE]|7565|531|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970436850|START|Adding files|",
      "[OPTRACE]|7565|532|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970437032|END|Adding files|",
      "[OPTRACE]|7565|533|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970437033|START|Configure IP Cache|",
      "[OPTRACE]|7565|534|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970437036|END|Configure IP Cache|",
      "[OPTRACE]|7565|535|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970437036|START|synth_design|",
      "[OPTRACE]|7565|606|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970480434|END|synth_design|",
      "[OPTRACE]|7565|607|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970480435|START|Write IP Cache|",
      "[OPTRACE]|7565|608|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970482757|END|Write IP Cache|",
      "[OPTRACE]|7565|609|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970482758|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7565|610|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970483355|END|write_checkpoint|",
      "[OPTRACE]|7565|611|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970483356|START|synth reports|REPORT",
      "[OPTRACE]|7565|612|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970483873|END|synth reports|",
      "[OPTRACE]|7565|613|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0.tcl|vivado_synth|1640970485513|END|ulp_regslice_control_mgntpf_0_synth_1|",
      "[OPTRACE]|7571|528|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970434442|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7571|529|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970434448|START|Creating in-memory project|",
      "[OPTRACE]|7571|536|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970438863|END|Creating in-memory project|",
      "[OPTRACE]|7571|537|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970438863|START|Adding files|",
      "[OPTRACE]|7571|538|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970439097|END|Adding files|",
      "[OPTRACE]|7571|539|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970439099|START|Configure IP Cache|",
      "[OPTRACE]|7571|540|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970439103|END|Configure IP Cache|",
      "[OPTRACE]|7571|541|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970439103|START|synth_design|",
      "[OPTRACE]|7571|614|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970489163|END|synth_design|",
      "[OPTRACE]|7571|615|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970489163|START|Write IP Cache|",
      "[OPTRACE]|7571|618|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970490841|END|Write IP Cache|",
      "[OPTRACE]|7571|619|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970490842|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7571|620|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970491300|END|write_checkpoint|",
      "[OPTRACE]|7571|621|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970491300|START|synth reports|REPORT",
      "[OPTRACE]|7571|622|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970491746|END|synth reports|",
      "[OPTRACE]|7571|625|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1640970492956|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|7837|559|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970447269|START|ulp_regslice_data_static_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7837|560|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970447275|START|Creating in-memory project|",
      "[OPTRACE]|7837|576|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970451882|END|Creating in-memory project|",
      "[OPTRACE]|7837|577|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970451883|START|Adding files|",
      "[OPTRACE]|7837|578|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970452106|END|Adding files|",
      "[OPTRACE]|7837|579|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970452107|START|Configure IP Cache|",
      "[OPTRACE]|7837|580|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970452111|END|Configure IP Cache|",
      "[OPTRACE]|7837|581|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970452111|START|synth_design|",
      "[OPTRACE]|7837|640|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970504260|END|synth_design|",
      "[OPTRACE]|7837|641|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970504260|START|Write IP Cache|",
      "[OPTRACE]|7837|648|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970506752|END|Write IP Cache|",
      "[OPTRACE]|7837|649|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970506753|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7837|650|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970507904|END|write_checkpoint|",
      "[OPTRACE]|7837|651|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970507904|START|synth reports|REPORT",
      "[OPTRACE]|7837|654|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970508333|END|synth reports|",
      "[OPTRACE]|7837|657|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0.tcl|vivado_synth|1640970509856|END|ulp_regslice_data_static_0_synth_1|",
      "[OPTRACE]|7839|546|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970443866|START|ulp_regslice_data_static1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7839|547|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970443871|START|Creating in-memory project|",
      "[OPTRACE]|7839|561|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447367|END|Creating in-memory project|",
      "[OPTRACE]|7839|562|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447367|START|Adding files|",
      "[OPTRACE]|7839|563|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447558|END|Adding files|",
      "[OPTRACE]|7839|564|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447559|START|Configure IP Cache|",
      "[OPTRACE]|7839|565|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447561|END|Configure IP Cache|",
      "[OPTRACE]|7839|566|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970447562|START|synth_design|",
      "[OPTRACE]|7839|616|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970490309|END|synth_design|",
      "[OPTRACE]|7839|617|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970490309|START|Write IP Cache|",
      "[OPTRACE]|7839|623|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970492286|END|Write IP Cache|",
      "[OPTRACE]|7839|624|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970492287|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7839|626|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970492970|END|write_checkpoint|",
      "[OPTRACE]|7839|627|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970492970|START|synth reports|REPORT",
      "[OPTRACE]|7839|628|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970493339|END|synth reports|",
      "[OPTRACE]|7839|629|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0.tcl|vivado_synth|1640970494500|END|ulp_regslice_data_static1_0_synth_1|",
      "[OPTRACE]|8226|582|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970462261|START|ulp_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8226|583|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970462267|START|Creating in-memory project|",
      "[OPTRACE]|8226|586|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970465643|END|Creating in-memory project|",
      "[OPTRACE]|8226|587|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970465643|START|Adding files|",
      "[OPTRACE]|8226|588|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970466333|END|Adding files|",
      "[OPTRACE]|8226|589|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970466334|START|Configure IP Cache|",
      "[OPTRACE]|8226|590|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970466414|END|Configure IP Cache|",
      "[OPTRACE]|8226|591|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970466415|START|synth_design|",
      "[OPTRACE]|8226|678|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970516310|END|synth_design|",
      "[OPTRACE]|8226|679|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970516310|START|Write IP Cache|",
      "[OPTRACE]|8226|680|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970517956|END|Write IP Cache|",
      "[OPTRACE]|8226|681|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970517957|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8226|682|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970518455|END|write_checkpoint|",
      "[OPTRACE]|8226|683|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970518455|START|synth reports|REPORT",
      "[OPTRACE]|8226|684|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970518847|END|synth reports|",
      "[OPTRACE]|8226|685|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3.tcl|vivado_synth|1640970520070|END|ulp_xbar_3_synth_1|",
      "[OPTRACE]|8228|584|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970463689|START|ulp_logic_reset_op_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8228|585|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970463695|START|Creating in-memory project|",
      "[OPTRACE]|8228|594|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468486|END|Creating in-memory project|",
      "[OPTRACE]|8228|595|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468486|START|Adding files|",
      "[OPTRACE]|8228|596|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468623|END|Adding files|",
      "[OPTRACE]|8228|597|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468624|START|Configure IP Cache|",
      "[OPTRACE]|8228|598|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468626|END|Configure IP Cache|",
      "[OPTRACE]|8228|599|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970468627|START|synth_design|",
      "[OPTRACE]|8228|632|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970502898|END|synth_design|",
      "[OPTRACE]|8228|633|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970502898|START|Write IP Cache|",
      "[OPTRACE]|8228|642|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970504329|END|Write IP Cache|",
      "[OPTRACE]|8228|643|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970504330|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8228|644|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970504646|END|write_checkpoint|",
      "[OPTRACE]|8228|645|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970504646|START|synth reports|REPORT",
      "[OPTRACE]|8228|646|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970505007|END|synth reports|",
      "[OPTRACE]|8228|647|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0.tcl|vivado_synth|1640970506422|END|ulp_logic_reset_op_0_synth_1|",
      "[OPTRACE]|8307|592|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970467982|START|ulp_psreset_gate_pr_control_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8307|593|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970467985|START|Creating in-memory project|",
      "[OPTRACE]|8307|600|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471849|END|Creating in-memory project|",
      "[OPTRACE]|8307|601|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471850|START|Adding files|",
      "[OPTRACE]|8307|602|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471948|END|Adding files|",
      "[OPTRACE]|8307|603|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471949|START|Configure IP Cache|",
      "[OPTRACE]|8307|604|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471952|END|Configure IP Cache|",
      "[OPTRACE]|8307|605|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970471952|START|synth_design|",
      "[OPTRACE]|8307|664|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970511974|END|synth_design|",
      "[OPTRACE]|8307|665|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970511974|START|Write IP Cache|",
      "[OPTRACE]|8307|672|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970513515|END|Write IP Cache|",
      "[OPTRACE]|8307|673|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970513516|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8307|674|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970513947|END|write_checkpoint|",
      "[OPTRACE]|8307|675|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970513947|START|synth reports|REPORT",
      "[OPTRACE]|8307|676|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970514384|END|synth reports|",
      "[OPTRACE]|8307|677|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0.tcl|vivado_synth|1640970515520|END|ulp_psreset_gate_pr_control_0_synth_1|",
      "[OPTRACE]|831|106|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152316|END|Adding files|",
      "[OPTRACE]|831|107|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152317|START|Configure IP Cache|",
      "[OPTRACE]|831|108|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152319|END|Configure IP Cache|",
      "[OPTRACE]|831|109|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152320|START|synth_design|",
      "[OPTRACE]|831|144|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970201648|END|synth_design|",
      "[OPTRACE]|831|145|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970201648|START|Write IP Cache|",
      "[OPTRACE]|831|152|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970203230|END|Write IP Cache|",
      "[OPTRACE]|831|153|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970203231|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|831|160|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970203736|END|write_checkpoint|",
      "[OPTRACE]|831|161|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970203736|START|synth reports|REPORT",
      "[OPTRACE]|831|167|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970204116|END|synth reports|",
      "[OPTRACE]|831|176|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970205299|END|ulp_axi_vip_0_0_synth_1|",
      "[OPTRACE]|831|92|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970149344|START|ulp_axi_vip_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|831|93|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970149347|START|Creating in-memory project|",
      "[OPTRACE]|831|95|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152202|END|Creating in-memory project|",
      "[OPTRACE]|831|96|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0.tcl|vivado_synth|1640970152202|START|Adding files|",
      "[OPTRACE]|832|104|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152261|END|Creating in-memory project|",
      "[OPTRACE]|832|105|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152262|START|Adding files|",
      "[OPTRACE]|832|117|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152392|END|Adding files|",
      "[OPTRACE]|832|119|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152393|START|Configure IP Cache|",
      "[OPTRACE]|832|122|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152395|END|Configure IP Cache|",
      "[OPTRACE]|832|123|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970152395|START|synth_design|",
      "[OPTRACE]|832|148|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970202486|END|synth_design|",
      "[OPTRACE]|832|149|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970202486|START|Write IP Cache|",
      "[OPTRACE]|832|165|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970204051|END|Write IP Cache|",
      "[OPTRACE]|832|166|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970204051|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|832|169|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970204417|END|write_checkpoint|",
      "[OPTRACE]|832|170|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970204417|START|synth reports|REPORT",
      "[OPTRACE]|832|171|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970204782|END|synth reports|",
      "[OPTRACE]|832|179|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970205976|END|ulp_psreset_gate_pr_ddrmem_1_0_synth_1|",
      "[OPTRACE]|832|84|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970148832|START|ulp_psreset_gate_pr_ddrmem_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|832|85|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0.tcl|vivado_synth|1640970148835|START|Creating in-memory project|",
      "[OPTRACE]|836|100|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152256|END|Creating in-memory project|",
      "[OPTRACE]|836|101|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152257|START|Adding files|",
      "[OPTRACE]|836|128|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152434|END|Adding files|",
      "[OPTRACE]|836|129|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152435|START|Configure IP Cache|",
      "[OPTRACE]|836|130|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152437|END|Configure IP Cache|",
      "[OPTRACE]|836|131|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970152437|START|synth_design|",
      "[OPTRACE]|836|270|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970267399|END|synth_design|",
      "[OPTRACE]|836|271|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970267399|START|Write IP Cache|",
      "[OPTRACE]|836|272|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970269816|END|Write IP Cache|",
      "[OPTRACE]|836|273|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970269817|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|836|276|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970271105|END|write_checkpoint|",
      "[OPTRACE]|836|277|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970271105|START|synth reports|REPORT",
      "[OPTRACE]|836|278|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970271659|END|synth reports|",
      "[OPTRACE]|836|283|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970274573|END|ulp_axi_bram_ctrl_0_bram_0_synth_1|",
      "[OPTRACE]|836|78|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970148644|START|ulp_axi_bram_ctrl_0_bram_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|836|79|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0.tcl|vivado_synth|1640970148647|START|Creating in-memory project|",
      "[OPTRACE]|838|132|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153076|END|Creating in-memory project|",
      "[OPTRACE]|838|133|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153076|START|Adding files|",
      "[OPTRACE]|838|134|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153237|END|Adding files|",
      "[OPTRACE]|838|135|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153238|START|Configure IP Cache|",
      "[OPTRACE]|838|136|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153239|END|Configure IP Cache|",
      "[OPTRACE]|838|137|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970153239|START|synth_design|",
      "[OPTRACE]|838|226|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970230061|END|synth_design|",
      "[OPTRACE]|838|227|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970230062|START|Write IP Cache|",
      "[OPTRACE]|838|230|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970232637|END|Write IP Cache|",
      "[OPTRACE]|838|231|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970232638|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|838|234|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970234432|END|write_checkpoint|",
      "[OPTRACE]|838|235|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970234432|START|synth reports|REPORT",
      "[OPTRACE]|838|236|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970234784|END|synth reports|",
      "[OPTRACE]|838|237|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970236999|END|ulp_axi_bram_ctrl_0_0_synth_1|",
      "[OPTRACE]|838|90|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970149244|START|ulp_axi_bram_ctrl_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|838|91|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0.tcl|vivado_synth|1640970149248|START|Creating in-memory project|",
      "[OPTRACE]|840|114|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152330|END|Creating in-memory project|",
      "[OPTRACE]|840|115|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152330|START|Adding files|",
      "[OPTRACE]|840|124|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152406|END|Adding files|",
      "[OPTRACE]|840|125|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152407|START|Configure IP Cache|",
      "[OPTRACE]|840|126|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152408|END|Configure IP Cache|",
      "[OPTRACE]|840|127|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970152408|START|synth_design|",
      "[OPTRACE]|840|146|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970201870|END|synth_design|",
      "[OPTRACE]|840|147|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970201870|START|Write IP Cache|",
      "[OPTRACE]|840|154|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970203444|END|Write IP Cache|",
      "[OPTRACE]|840|155|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970203444|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|840|162|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970203797|END|write_checkpoint|",
      "[OPTRACE]|840|163|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970203797|START|synth reports|REPORT",
      "[OPTRACE]|840|168|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970204120|END|synth reports|",
      "[OPTRACE]|840|173|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970205193|END|ulp_psreset_gate_pr_data_0_synth_1|",
      "[OPTRACE]|840|80|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970148755|START|ulp_psreset_gate_pr_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|840|81|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0.tcl|vivado_synth|1640970148759|START|Creating in-memory project|",
      "[OPTRACE]|841|102|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152261|END|Creating in-memory project|",
      "[OPTRACE]|841|103|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152261|START|Adding files|",
      "[OPTRACE]|841|116|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152390|END|Adding files|",
      "[OPTRACE]|841|118|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152392|START|Configure IP Cache|",
      "[OPTRACE]|841|120|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152394|END|Configure IP Cache|",
      "[OPTRACE]|841|121|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970152394|START|synth_design|",
      "[OPTRACE]|841|142|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970201282|END|synth_design|",
      "[OPTRACE]|841|143|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970201282|START|Write IP Cache|",
      "[OPTRACE]|841|150|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970203145|END|Write IP Cache|",
      "[OPTRACE]|841|151|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970203146|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|841|156|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970203565|END|write_checkpoint|",
      "[OPTRACE]|841|157|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970203565|START|synth reports|REPORT",
      "[OPTRACE]|841|164|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970203909|END|synth reports|",
      "[OPTRACE]|841|172|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970205074|END|ulp_psreset_gate_pr_kernel2_0_synth_1|",
      "[OPTRACE]|841|86|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970149091|START|ulp_psreset_gate_pr_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|841|87|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1640970149094|START|Creating in-memory project|",
      "[OPTRACE]|843|110|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152321|END|Adding files|",
      "[OPTRACE]|843|111|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152322|START|Configure IP Cache|",
      "[OPTRACE]|843|112|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152323|END|Configure IP Cache|",
      "[OPTRACE]|843|113|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152323|START|synth_design|",
      "[OPTRACE]|843|158|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970203715|END|synth_design|",
      "[OPTRACE]|843|159|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970203716|START|Write IP Cache|",
      "[OPTRACE]|843|174|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970205196|END|Write IP Cache|",
      "[OPTRACE]|843|175|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970205197|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|843|177|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970205558|END|write_checkpoint|",
      "[OPTRACE]|843|178|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970205561|START|synth reports|REPORT",
      "[OPTRACE]|843|180|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970206007|END|synth reports|",
      "[OPTRACE]|843|181|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970206828|END|ulp_ddr1_clk_bufg_0_synth_1|",
      "[OPTRACE]|843|82|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970148813|START|ulp_ddr1_clk_bufg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|843|83|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970148816|START|Creating in-memory project|",
      "[OPTRACE]|843|94|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152202|END|Creating in-memory project|",
      "[OPTRACE]|843|97|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0.tcl|vivado_synth|1640970152202|START|Adding files|",
      "[OPTRACE]|844|138|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970153660|END|Adding files|",
      "[OPTRACE]|844|139|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970153662|START|Configure IP Cache|",
      "[OPTRACE]|844|140|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970153663|END|Configure IP Cache|",
      "[OPTRACE]|844|141|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970153663|START|synth_design|",
      "[OPTRACE]|844|182|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970207953|END|synth_design|",
      "[OPTRACE]|844|183|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970207953|START|Write IP Cache|",
      "[OPTRACE]|844|184|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970214219|END|Write IP Cache|",
      "[OPTRACE]|844|185|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970214221|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|844|186|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970217002|END|write_checkpoint|",
      "[OPTRACE]|844|187|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970217002|START|synth reports|REPORT",
      "[OPTRACE]|844|188|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970217539|END|synth reports|",
      "[OPTRACE]|844|189|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970221114|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|844|88|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970149216|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|844|89|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970149221|START|Creating in-memory project|",
      "[OPTRACE]|844|98|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970152203|END|Creating in-memory project|",
      "[OPTRACE]|844|99|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1640970152203|START|Adding files|",
      "[OPTRACE]|8804|630|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970500174|START|ulp_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8804|631|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970500177|START|Creating in-memory project|",
      "[OPTRACE]|8804|634|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970503261|END|Creating in-memory project|",
      "[OPTRACE]|8804|635|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970503261|START|Adding files|",
      "[OPTRACE]|8804|636|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970504102|END|Adding files|",
      "[OPTRACE]|8804|637|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970504103|START|Configure IP Cache|",
      "[OPTRACE]|8804|638|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970504218|END|Configure IP Cache|",
      "[OPTRACE]|8804|639|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970504219|START|synth_design|",
      "[OPTRACE]|8804|800|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970618656|END|synth_design|",
      "[OPTRACE]|8804|801|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970618656|START|Write IP Cache|",
      "[OPTRACE]|8804|809|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970625381|END|Write IP Cache|",
      "[OPTRACE]|8804|810|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970625384|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8804|817|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970629228|END|write_checkpoint|",
      "[OPTRACE]|8804|818|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970629228|START|synth reports|REPORT",
      "[OPTRACE]|8804|819|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970629835|END|synth reports|",
      "[OPTRACE]|8804|823|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2.tcl|vivado_synth|1640970633108|END|ulp_xbar_2_synth_1|",
      "[OPTRACE]|9102|652|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970507957|START|ulp_s02_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9102|653|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970507960|START|Creating in-memory project|",
      "[OPTRACE]|9102|658|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511278|END|Creating in-memory project|",
      "[OPTRACE]|9102|659|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511278|START|Adding files|",
      "[OPTRACE]|9102|660|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511477|END|Adding files|",
      "[OPTRACE]|9102|661|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511478|START|Configure IP Cache|",
      "[OPTRACE]|9102|662|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511481|END|Configure IP Cache|",
      "[OPTRACE]|9102|663|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970511481|START|synth_design|",
      "[OPTRACE]|9102|726|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970565037|END|synth_design|",
      "[OPTRACE]|9102|727|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970565038|START|Write IP Cache|",
      "[OPTRACE]|9102|728|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970567408|END|Write IP Cache|",
      "[OPTRACE]|9102|729|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970567409|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9102|730|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970568508|END|write_checkpoint|",
      "[OPTRACE]|9102|731|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970568508|START|synth reports|REPORT",
      "[OPTRACE]|9102|732|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970568941|END|synth reports|",
      "[OPTRACE]|9102|733|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0.tcl|vivado_synth|1640970570240|END|ulp_s02_regslice_0_synth_1|",
      "[OPTRACE]|9109|655|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970509616|START|ulp_s03_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9109|656|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970509619|START|Creating in-memory project|",
      "[OPTRACE]|9109|666|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512505|END|Creating in-memory project|",
      "[OPTRACE]|9109|667|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512506|START|Adding files|",
      "[OPTRACE]|9109|668|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512675|END|Adding files|",
      "[OPTRACE]|9109|669|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512676|START|Configure IP Cache|",
      "[OPTRACE]|9109|670|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512679|END|Configure IP Cache|",
      "[OPTRACE]|9109|671|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970512679|START|synth_design|",
      "[OPTRACE]|9109|718|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970557358|END|synth_design|",
      "[OPTRACE]|9109|719|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970557358|START|Write IP Cache|",
      "[OPTRACE]|9109|720|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970559530|END|Write IP Cache|",
      "[OPTRACE]|9109|721|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970559531|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9109|722|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970560270|END|write_checkpoint|",
      "[OPTRACE]|9109|723|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970560270|START|synth reports|REPORT",
      "[OPTRACE]|9109|724|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970560751|END|synth reports|",
      "[OPTRACE]|9109|725|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0.tcl|vivado_synth|1640970562015|END|ulp_s03_regslice_0_synth_1|",
      "[OPTRACE]|9267|686|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970521823|START|ulp_auto_us_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9267|687|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970521829|START|Creating in-memory project|",
      "[OPTRACE]|9267|688|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970526736|END|Creating in-memory project|",
      "[OPTRACE]|9267|689|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970526736|START|Adding files|",
      "[OPTRACE]|9267|690|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970527039|END|Adding files|",
      "[OPTRACE]|9267|691|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970527040|START|Configure IP Cache|",
      "[OPTRACE]|9267|694|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970527214|END|Configure IP Cache|",
      "[OPTRACE]|9267|695|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970527215|START|synth_design|",
      "[OPTRACE]|9267|798|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970618525|END|synth_design|",
      "[OPTRACE]|9267|799|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970618525|START|Write IP Cache|",
      "[OPTRACE]|9267|802|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970621698|END|Write IP Cache|",
      "[OPTRACE]|9267|803|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970621700|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9267|804|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970623342|END|write_checkpoint|",
      "[OPTRACE]|9267|805|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970623342|START|synth reports|REPORT",
      "[OPTRACE]|9267|806|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970623819|END|synth reports|",
      "[OPTRACE]|9267|811|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0.tcl|vivado_synth|1640970626051|END|ulp_auto_us_0_synth_1|",
      "[OPTRACE]|9410|692|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970527067|START|ulp_auto_rs_w_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9410|693|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970527072|START|Creating in-memory project|",
      "[OPTRACE]|9410|698|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530148|END|Creating in-memory project|",
      "[OPTRACE]|9410|699|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530149|START|Adding files|",
      "[OPTRACE]|9410|700|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530299|END|Adding files|",
      "[OPTRACE]|9410|701|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530300|START|Configure IP Cache|",
      "[OPTRACE]|9410|702|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530302|END|Configure IP Cache|",
      "[OPTRACE]|9410|703|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970530303|START|synth_design|",
      "[OPTRACE]|9410|734|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970572612|END|synth_design|",
      "[OPTRACE]|9410|735|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970572613|START|Write IP Cache|",
      "[OPTRACE]|9410|736|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970574390|END|Write IP Cache|",
      "[OPTRACE]|9410|737|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970574391|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9410|738|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970575174|END|write_checkpoint|",
      "[OPTRACE]|9410|739|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970575175|START|synth reports|REPORT",
      "[OPTRACE]|9410|740|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970575583|END|synth reports|",
      "[OPTRACE]|9410|741|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0.tcl|vivado_synth|1640970576793|END|ulp_auto_rs_w_0_synth_1|",
      "[OPTRACE]|9488|696|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970528416|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9488|697|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970528419|START|Creating in-memory project|",
      "[OPTRACE]|9488|704|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531421|END|Creating in-memory project|",
      "[OPTRACE]|9488|705|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531421|START|Adding files|",
      "[OPTRACE]|9488|706|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531557|END|Adding files|",
      "[OPTRACE]|9488|707|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531558|START|Configure IP Cache|",
      "[OPTRACE]|9488|708|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531608|END|Configure IP Cache|",
      "[OPTRACE]|9488|709|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970531609|START|synth_design|",
      "[OPTRACE]|9488|758|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970588670|END|synth_design|",
      "[OPTRACE]|9488|759|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970588670|START|Write IP Cache|",
      "[OPTRACE]|9488|769|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970592849|END|Write IP Cache|",
      "[OPTRACE]|9488|770|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970592851|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9488|774|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970594922|END|write_checkpoint|",
      "[OPTRACE]|9488|775|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970594922|START|synth reports|REPORT",
      "[OPTRACE]|9488|776|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970595374|END|synth reports|",
      "[OPTRACE]|9488|781|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1640970597920|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|9793|710|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970538803|START|ulp_s03_mmu_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9793|711|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970538809|START|Creating in-memory project|",
      "[OPTRACE]|9793|712|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970543856|END|Creating in-memory project|",
      "[OPTRACE]|9793|713|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970543856|START|Adding files|",
      "[OPTRACE]|9793|714|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970544338|END|Adding files|",
      "[OPTRACE]|9793|715|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970544339|START|Configure IP Cache|",
      "[OPTRACE]|9793|716|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970544368|END|Configure IP Cache|",
      "[OPTRACE]|9793|717|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970544368|START|synth_design|",
      "[OPTRACE]|9793|760|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970588961|END|synth_design|",
      "[OPTRACE]|9793|761|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970588961|START|Write IP Cache|",
      "[OPTRACE]|9793|762|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970590903|END|Write IP Cache|",
      "[OPTRACE]|9793|763|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970590904|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9793|764|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970591568|END|write_checkpoint|",
      "[OPTRACE]|9793|765|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970591568|START|synth reports|REPORT",
      "[OPTRACE]|9793|768|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970592055|END|synth reports|",
      "[OPTRACE]|9793|771|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0.tcl|vivado_synth|1640970593368|END|ulp_s03_mmu_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

