#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12202bf70 .scope module, "memory8x8" "memory8x8" 2 116;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /OUTPUT 8 "data_out";
o0x12803b830 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x122098840_0 .net "address", 2 0, o0x12803b830;  0 drivers
o0x128031d80 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1220988d0_0 .net "data_in", 7 0, o0x128031d80;  0 drivers
RS_0x128031db0 .resolv tri, L_0x121677ac0, L_0x111604ed0, L_0x12167a920, L_0x12167dbb0, L_0x1220a4940, L_0x1220a7750, L_0x1220aa5a0, L_0x1220ad430;
v0x122098a60_0 .net8 "data_out", 7 0, RS_0x128031db0;  8 drivers
o0x128030a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x122098bf0_0 .net "rw", 0 0, o0x128030a00;  0 drivers
o0x1280300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122098c80_0 .net "select", 0 0, o0x1280300a0;  0 drivers
v0x122098d10_0 .net "word_select", 7 0, L_0x1220a1340;  1 drivers
L_0x1220a11c0 .part o0x12803b830, 2, 1;
L_0x1220a0f60 .part o0x12803b830, 1, 1;
L_0x1220a12a0 .part o0x12803b830, 0, 1;
LS_0x1220a1340_0_0 .concat8 [ 1 1 1 1], L_0x1220a01e0, L_0x1220a0450, L_0x1220a07d0, L_0x1220a09d0;
LS_0x1220a1340_0_4 .concat8 [ 1 1 1 1], L_0x12220dac0, L_0x12220dd70, L_0x1220a0af0, L_0x1220a0e70;
L_0x1220a1340 .concat8 [ 4 4 0 0], LS_0x1220a1340_0_0, LS_0x1220a1340_0_4;
L_0x121677e00 .part L_0x1220a1340, 0, 1;
L_0x111605210 .part L_0x1220a1340, 1, 1;
L_0x12167cae0 .part L_0x1220a1340, 2, 1;
L_0x122085400 .part L_0x1220a1340, 3, 1;
L_0x1220a6890 .part L_0x1220a1340, 4, 1;
L_0x1220a96a0 .part L_0x1220a1340, 5, 1;
L_0x1220ac410 .part L_0x1220a1340, 6, 1;
L_0x1220af630 .part L_0x1220a1340, 7, 1;
S_0x122006380 .scope module, "decoder" "decoder3to8" 2 128, 2 76 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A2";
    .port_info 1 /INPUT 1 "A1";
    .port_info 2 /INPUT 1 "A0";
    .port_info 3 /INPUT 1 "Select";
    .port_info 4 /OUTPUT 1 "Z0";
    .port_info 5 /OUTPUT 1 "Z1";
    .port_info 6 /OUTPUT 1 "Z2";
    .port_info 7 /OUTPUT 1 "Z3";
    .port_info 8 /OUTPUT 1 "Z4";
    .port_info 9 /OUTPUT 1 "Z5";
    .port_info 10 /OUTPUT 1 "Z6";
    .port_info 11 /OUTPUT 1 "Z7";
L_0x12209fda0 .functor NOT 1, L_0x1220a11c0, C4<0>, C4<0>, C4<0>;
L_0x12209fe30 .functor NOT 1, L_0x1220a0f60, C4<0>, C4<0>, C4<0>;
L_0x12209fee0 .functor NOT 1, L_0x1220a12a0, C4<0>, C4<0>, C4<0>;
L_0x12209ff90 .functor AND 1, o0x1280300a0, L_0x12209fda0, C4<1>, C4<1>;
L_0x1220a00c0 .functor AND 1, L_0x12209ff90, L_0x12209fe30, C4<1>, C4<1>;
L_0x1220a01e0 .functor AND 1, L_0x1220a00c0, L_0x12209fee0, C4<1>, C4<1>;
L_0x1220a02d0 .functor AND 1, o0x1280300a0, L_0x12209fda0, C4<1>, C4<1>;
L_0x1220a0380 .functor AND 1, L_0x1220a02d0, L_0x12209fe30, C4<1>, C4<1>;
L_0x1220a0450 .functor AND 1, L_0x1220a0380, L_0x1220a12a0, C4<1>, C4<1>;
L_0x1220a0590 .functor AND 1, o0x1280300a0, L_0x12209fda0, C4<1>, C4<1>;
L_0x1220a0700 .functor AND 1, L_0x1220a0590, L_0x1220a0f60, C4<1>, C4<1>;
L_0x1220a07d0 .functor AND 1, L_0x1220a0700, L_0x12209fee0, C4<1>, C4<1>;
L_0x1220a0840 .functor AND 1, o0x1280300a0, L_0x12209fda0, C4<1>, C4<1>;
L_0x1220a0920 .functor AND 1, L_0x1220a0840, L_0x1220a0f60, C4<1>, C4<1>;
L_0x1220a09d0 .functor AND 1, L_0x1220a0920, L_0x1220a12a0, C4<1>, C4<1>;
L_0x1220a08b0 .functor AND 1, o0x1280300a0, L_0x1220a11c0, C4<1>, C4<1>;
L_0x1220a0b60 .functor AND 1, L_0x1220a08b0, L_0x12209fe30, C4<1>, C4<1>;
L_0x12220dac0 .functor AND 1, L_0x1220a0b60, L_0x12209fee0, C4<1>, C4<1>;
L_0x12220dbf0 .functor AND 1, o0x1280300a0, L_0x1220a11c0, C4<1>, C4<1>;
L_0x12220dc80 .functor AND 1, L_0x12220dbf0, L_0x12209fe30, C4<1>, C4<1>;
L_0x12220dd70 .functor AND 1, L_0x12220dc80, L_0x1220a12a0, C4<1>, C4<1>;
L_0x12220df70 .functor AND 1, o0x1280300a0, L_0x1220a11c0, C4<1>, C4<1>;
L_0x1220a0a80 .functor AND 1, L_0x12220df70, L_0x1220a0f60, C4<1>, C4<1>;
L_0x1220a0af0 .functor AND 1, L_0x1220a0a80, L_0x12209fee0, C4<1>, C4<1>;
L_0x1220a0ef0 .functor AND 1, o0x1280300a0, L_0x1220a11c0, C4<1>, C4<1>;
L_0x1220a1030 .functor AND 1, L_0x1220a0ef0, L_0x1220a0f60, C4<1>, C4<1>;
L_0x1220a0e70 .functor AND 1, L_0x1220a1030, L_0x1220a12a0, C4<1>, C4<1>;
v0x122016820_0 .net "A0", 0 0, L_0x1220a12a0;  1 drivers
v0x122037a60_0 .net "A1", 0 0, L_0x1220a0f60;  1 drivers
v0x122036c30_0 .net "A2", 0 0, L_0x1220a11c0;  1 drivers
v0x122036cc0_0 .net "Select", 0 0, o0x1280300a0;  alias, 0 drivers
v0x122034cb0_0 .net "Z0", 0 0, L_0x1220a01e0;  1 drivers
v0x122034d40_0 .net "Z1", 0 0, L_0x1220a0450;  1 drivers
v0x12202ed10_0 .net "Z2", 0 0, L_0x1220a07d0;  1 drivers
v0x12202eda0_0 .net "Z3", 0 0, L_0x1220a09d0;  1 drivers
v0x122034260_0 .net "Z4", 0 0, L_0x12220dac0;  1 drivers
v0x122033430_0 .net "Z5", 0 0, L_0x12220dd70;  1 drivers
v0x1220334c0_0 .net "Z6", 0 0, L_0x1220a0af0;  1 drivers
v0x1220325f0_0 .net "Z7", 0 0, L_0x1220a0e70;  1 drivers
v0x122032680_0 .net *"_ivl_12", 0 0, L_0x1220a02d0;  1 drivers
v0x12202dec0_0 .net *"_ivl_14", 0 0, L_0x1220a0380;  1 drivers
v0x12202df50_0 .net *"_ivl_18", 0 0, L_0x1220a0590;  1 drivers
v0x1220317e0_0 .net *"_ivl_20", 0 0, L_0x1220a0700;  1 drivers
v0x122031870_0 .net *"_ivl_24", 0 0, L_0x1220a0840;  1 drivers
v0x12202fb90_0 .net *"_ivl_26", 0 0, L_0x1220a0920;  1 drivers
v0x12202fc20_0 .net *"_ivl_30", 0 0, L_0x1220a08b0;  1 drivers
v0x12202dc20_0 .net *"_ivl_32", 0 0, L_0x1220a0b60;  1 drivers
v0x12202dcb0_0 .net *"_ivl_36", 0 0, L_0x12220dbf0;  1 drivers
v0x12202c440_0 .net *"_ivl_38", 0 0, L_0x12220dc80;  1 drivers
v0x12202c4d0_0 .net *"_ivl_42", 0 0, L_0x12220df70;  1 drivers
v0x12202cfc0_0 .net *"_ivl_44", 0 0, L_0x1220a0a80;  1 drivers
v0x12202d050_0 .net *"_ivl_48", 0 0, L_0x1220a0ef0;  1 drivers
v0x12202c9e0_0 .net *"_ivl_50", 0 0, L_0x1220a1030;  1 drivers
v0x12202ca70_0 .net *"_ivl_6", 0 0, L_0x12209ff90;  1 drivers
v0x12202c770_0 .net *"_ivl_8", 0 0, L_0x1220a00c0;  1 drivers
v0x12202c800_0 .net "notA0", 0 0, L_0x12209fee0;  1 drivers
v0x12202cd10_0 .net "notA1", 0 0, L_0x12209fe30;  1 drivers
v0x12202cda0_0 .net "notA2", 0 0, L_0x12209fda0;  1 drivers
S_0x1220064f0 .scope module, "word0" "word8bit" 2 144, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x122070e20_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x122070ee0_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x122070f80_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122071130_0 .net "sel", 0 0, L_0x121677e00;  1 drivers
L_0x1220a1ad0 .part o0x128031d80, 0, 1;
L_0x1220a2030 .part o0x128031d80, 1, 1;
L_0x1220a26f0 .part o0x128031d80, 2, 1;
L_0x1220a2cd0 .part o0x128031d80, 3, 1;
L_0x1220a3290 .part o0x128031d80, 4, 1;
L_0x1220a3850 .part o0x128031d80, 5, 1;
L_0x1220a3e10 .part o0x128031d80, 6, 1;
L_0x1216777e0 .part o0x128031d80, 7, 1;
LS_0x121677ac0_0_0 .concat8 [ 1 1 1 1], L_0x1220a19e0, L_0x1220a1f20, L_0x122071230, L_0x1220a2bc0;
LS_0x121677ac0_0_4 .concat8 [ 1 1 1 1], L_0x1220a3180, L_0x1220a3740, L_0x1220a3d00, L_0x121677670;
L_0x121677ac0 .concat8 [ 4 4 0 0], LS_0x121677ac0_0_0, LS_0x121677ac0_0_4;
S_0x12200dfa0 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a1630 .functor NAND 1, L_0x1220a1ad0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a1880 .functor NAND 1, L_0x1220a1630, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a1970 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a19e0 .functor AND 1, L_0x1220a16e0, L_0x121677e00, L_0x1220a1970, C4<1>;
v0x122025d50_0 .net "C1", 0 0, L_0x1220a1630;  1 drivers
v0x122029180_0 .net "C2", 0 0, L_0x1220a1880;  1 drivers
v0x122029230_0 .net "C3", 0 0, L_0x1220a1970;  1 drivers
v0x1220286f0_0 .net "TempOut", 0 0, L_0x1220a16e0;  1 drivers
v0x1220287a0_0 .net "data", 0 0, L_0x1220a1ad0;  1 drivers
v0x122027ca0_0 .net "out", 0 0, L_0x1220a19e0;  1 drivers
v0x122027d30_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122025930_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x12200e110 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12200dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a16e0 .functor NAND 1, L_0x1220a1630, L_0x1220a1790, C4<1>, C4<1>;
L_0x1220a1790 .functor NAND 1, L_0x1220a1880, L_0x1220a16e0, C4<1>, C4<1>;
v0x12202a740_0 .net "C2", 0 0, L_0x1220a1790;  1 drivers
v0x122029c10_0 .net "In1", 0 0, L_0x1220a1630;  alias, 1 drivers
v0x122029ca0_0 .net "In2", 0 0, L_0x1220a1880;  alias, 1 drivers
v0x122025c90_0 .net "OutSR", 0 0, L_0x1220a16e0;  alias, 1 drivers
S_0x122017f20 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a1b70 .functor NAND 1, L_0x1220a2030, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a1dc0 .functor NAND 1, L_0x1220a1b70, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a1eb0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a1f20 .functor AND 1, L_0x1220a1c20, L_0x121677e00, L_0x1220a1eb0, C4<1>;
v0x122017010_0 .net "C1", 0 0, L_0x1220a1b70;  1 drivers
v0x1220170a0_0 .net "C2", 0 0, L_0x1220a1dc0;  1 drivers
v0x122017130_0 .net "C3", 0 0, L_0x1220a1eb0;  1 drivers
v0x1220171c0_0 .net "TempOut", 0 0, L_0x1220a1c20;  1 drivers
v0x122017250_0 .net "data", 0 0, L_0x1220a2030;  1 drivers
v0x12206c320_0 .net "out", 0 0, L_0x1220a1f20;  1 drivers
v0x12206c3b0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12206c440_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x122018090 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122017f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a1c20 .functor NAND 1, L_0x1220a1b70, L_0x1220a1cd0, C4<1>, C4<1>;
L_0x1220a1cd0 .functor NAND 1, L_0x1220a1dc0, L_0x1220a1c20, C4<1>, C4<1>;
v0x122026740_0 .net "C2", 0 0, L_0x1220a1cd0;  1 drivers
v0x1220267d0_0 .net "In1", 0 0, L_0x1220a1b70;  alias, 1 drivers
v0x1220255d0_0 .net "In2", 0 0, L_0x1220a1dc0;  alias, 1 drivers
v0x122025660_0 .net "OutSR", 0 0, L_0x1220a1c20;  alias, 1 drivers
S_0x1220127f0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a2110 .functor NAND 1, L_0x1220a26f0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a2380 .functor NAND 1, L_0x1220a2110, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220711c0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x122071230 .functor AND 1, L_0x1220a21c0, L_0x121677e00, L_0x1220711c0, C4<1>;
v0x122009d10_0 .net "C1", 0 0, L_0x1220a2110;  1 drivers
v0x12206c930_0 .net "C2", 0 0, L_0x1220a2380;  1 drivers
v0x12206c9c0_0 .net "C3", 0 0, L_0x1220711c0;  1 drivers
v0x12206ca70_0 .net "TempOut", 0 0, L_0x1220a21c0;  1 drivers
v0x12206cb20_0 .net "data", 0 0, L_0x1220a26f0;  1 drivers
v0x12206cbf0_0 .net "out", 0 0, L_0x122071230;  1 drivers
v0x12206cc80_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12206cd50_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x122012960 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220127f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a21c0 .functor NAND 1, L_0x1220a2110, L_0x1220a2270, C4<1>, C4<1>;
L_0x1220a2270 .functor NAND 1, L_0x1220a2380, L_0x1220a21c0, C4<1>, C4<1>;
v0x122009a70_0 .net "C2", 0 0, L_0x1220a2270;  1 drivers
v0x122009b00_0 .net "In1", 0 0, L_0x1220a2110;  alias, 1 drivers
v0x122009b90_0 .net "In2", 0 0, L_0x1220a2380;  alias, 1 drivers
v0x122009c20_0 .net "OutSR", 0 0, L_0x1220a21c0;  alias, 1 drivers
S_0x12206ce20 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a27d0 .functor NAND 1, L_0x1220a2cd0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a2a60 .functor NAND 1, L_0x1220a27d0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a2b50 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a2bc0 .functor AND 1, L_0x1220a2880, L_0x121677e00, L_0x1220a2b50, C4<1>;
v0x12206d560_0 .net "C1", 0 0, L_0x1220a27d0;  1 drivers
v0x12206d600_0 .net "C2", 0 0, L_0x1220a2a60;  1 drivers
v0x12206d6b0_0 .net "C3", 0 0, L_0x1220a2b50;  1 drivers
v0x12206d760_0 .net "TempOut", 0 0, L_0x1220a2880;  1 drivers
v0x12206d810_0 .net "data", 0 0, L_0x1220a2cd0;  1 drivers
v0x12206d8e0_0 .net "out", 0 0, L_0x1220a2bc0;  1 drivers
v0x12206d970_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12206da00_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x12206d040 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12206ce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a2880 .functor NAND 1, L_0x1220a27d0, L_0x1220a2950, C4<1>, C4<1>;
L_0x1220a2950 .functor NAND 1, L_0x1220a2a60, L_0x1220a2880, C4<1>, C4<1>;
v0x12206d270_0 .net "C2", 0 0, L_0x1220a2950;  1 drivers
v0x12206d320_0 .net "In1", 0 0, L_0x1220a27d0;  alias, 1 drivers
v0x12206d3c0_0 .net "In2", 0 0, L_0x1220a2a60;  alias, 1 drivers
v0x12206d470_0 .net "OutSR", 0 0, L_0x1220a2880;  alias, 1 drivers
S_0x12206dac0 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a2db0 .functor NAND 1, L_0x1220a3290, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a3020 .functor NAND 1, L_0x1220a2db0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a3110 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a3180 .functor AND 1, L_0x1220a2e60, L_0x121677e00, L_0x1220a3110, C4<1>;
v0x12206e230_0 .net "C1", 0 0, L_0x1220a2db0;  1 drivers
v0x12206e2d0_0 .net "C2", 0 0, L_0x1220a3020;  1 drivers
v0x12206e380_0 .net "C3", 0 0, L_0x1220a3110;  1 drivers
v0x12206e430_0 .net "TempOut", 0 0, L_0x1220a2e60;  1 drivers
v0x12206e4e0_0 .net "data", 0 0, L_0x1220a3290;  1 drivers
v0x12206e5b0_0 .net "out", 0 0, L_0x1220a3180;  1 drivers
v0x12206e640_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12206e750_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x12206dd20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12206dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a2e60 .functor NAND 1, L_0x1220a2db0, L_0x1220a2f10, C4<1>, C4<1>;
L_0x1220a2f10 .functor NAND 1, L_0x1220a3020, L_0x1220a2e60, C4<1>, C4<1>;
v0x12206df50_0 .net "C2", 0 0, L_0x1220a2f10;  1 drivers
v0x12206dff0_0 .net "In1", 0 0, L_0x1220a2db0;  alias, 1 drivers
v0x12206e090_0 .net "In2", 0 0, L_0x1220a3020;  alias, 1 drivers
v0x12206e140_0 .net "OutSR", 0 0, L_0x1220a2e60;  alias, 1 drivers
S_0x12206e860 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a3370 .functor NAND 1, L_0x1220a3850, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a35e0 .functor NAND 1, L_0x1220a3370, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a36d0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a3740 .functor AND 1, L_0x1220a3420, L_0x121677e00, L_0x1220a36d0, C4<1>;
v0x12206ef60_0 .net "C1", 0 0, L_0x1220a3370;  1 drivers
v0x12206f000_0 .net "C2", 0 0, L_0x1220a35e0;  1 drivers
v0x12206f0b0_0 .net "C3", 0 0, L_0x1220a36d0;  1 drivers
v0x12206f160_0 .net "TempOut", 0 0, L_0x1220a3420;  1 drivers
v0x12206f210_0 .net "data", 0 0, L_0x1220a3850;  1 drivers
v0x12206f2e0_0 .net "out", 0 0, L_0x1220a3740;  1 drivers
v0x12206f370_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12206f400_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x12206ea80 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12206e860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a3420 .functor NAND 1, L_0x1220a3370, L_0x1220a34d0, C4<1>, C4<1>;
L_0x1220a34d0 .functor NAND 1, L_0x1220a35e0, L_0x1220a3420, C4<1>, C4<1>;
v0x12206ec90_0 .net "C2", 0 0, L_0x1220a34d0;  1 drivers
v0x12206ed20_0 .net "In1", 0 0, L_0x1220a3370;  alias, 1 drivers
v0x12206edc0_0 .net "In2", 0 0, L_0x1220a35e0;  alias, 1 drivers
v0x12206ee70_0 .net "OutSR", 0 0, L_0x1220a3420;  alias, 1 drivers
S_0x12206f4c0 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a3930 .functor NAND 1, L_0x1220a3e10, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a3ba0 .functor NAND 1, L_0x1220a3930, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1220a3c90 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a3d00 .functor AND 1, L_0x1220a39e0, L_0x121677e00, L_0x1220a3c90, C4<1>;
v0x12206fc10_0 .net "C1", 0 0, L_0x1220a3930;  1 drivers
v0x12206fcb0_0 .net "C2", 0 0, L_0x1220a3ba0;  1 drivers
v0x12206fd60_0 .net "C3", 0 0, L_0x1220a3c90;  1 drivers
v0x12206fe10_0 .net "TempOut", 0 0, L_0x1220a39e0;  1 drivers
v0x12206fec0_0 .net "data", 0 0, L_0x1220a3e10;  1 drivers
v0x12206ff90_0 .net "out", 0 0, L_0x1220a3d00;  1 drivers
v0x122070020_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220700b0_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x12206f6e0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12206f4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a39e0 .functor NAND 1, L_0x1220a3930, L_0x1220a3a90, C4<1>, C4<1>;
L_0x1220a3a90 .functor NAND 1, L_0x1220a3ba0, L_0x1220a39e0, C4<1>, C4<1>;
v0x12206f920_0 .net "C2", 0 0, L_0x1220a3a90;  1 drivers
v0x12206f9d0_0 .net "In1", 0 0, L_0x1220a3930;  alias, 1 drivers
v0x12206fa70_0 .net "In2", 0 0, L_0x1220a3ba0;  alias, 1 drivers
v0x12206fb20_0 .net "OutSR", 0 0, L_0x1220a39e0;  alias, 1 drivers
S_0x122070170 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x1220064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a3f30 .functor NAND 1, L_0x1216777e0, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1216774f0 .functor NAND 1, L_0x1220a3f30, L_0x121677e00, o0x128030a00, C4<1>;
L_0x1216775e0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x121677670 .functor AND 1, L_0x1220a3fe0, L_0x121677e00, L_0x1216775e0, C4<1>;
v0x1220708c0_0 .net "C1", 0 0, L_0x1220a3f30;  1 drivers
v0x122070960_0 .net "C2", 0 0, L_0x1216774f0;  1 drivers
v0x122070a10_0 .net "C3", 0 0, L_0x1216775e0;  1 drivers
v0x122070ac0_0 .net "TempOut", 0 0, L_0x1220a3fe0;  1 drivers
v0x122070b70_0 .net "data", 0 0, L_0x1216777e0;  1 drivers
v0x122070c40_0 .net "out", 0 0, L_0x121677670;  1 drivers
v0x122070cd0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122070d60_0 .net "sel", 0 0, L_0x121677e00;  alias, 1 drivers
S_0x122070390 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122070170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a3fe0 .functor NAND 1, L_0x1220a3f30, L_0x111604290, C4<1>, C4<1>;
L_0x111604290 .functor NAND 1, L_0x1216774f0, L_0x1220a3fe0, C4<1>, C4<1>;
v0x1220705d0_0 .net "C2", 0 0, L_0x111604290;  1 drivers
v0x122070680_0 .net "In1", 0 0, L_0x1220a3f30;  alias, 1 drivers
v0x122070720_0 .net "In2", 0 0, L_0x1216774f0;  alias, 1 drivers
v0x1220707d0_0 .net "OutSR", 0 0, L_0x1220a3fe0;  alias, 1 drivers
S_0x1220712c0 .scope module, "word1" "word8bit" 2 151, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x122077bd0_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x122077c60_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x122077cf0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122077da0_0 .net "sel", 0 0, L_0x111605210;  1 drivers
L_0x121678450 .part o0x128031d80, 0, 1;
L_0x121678aa0 .part o0x128031d80, 1, 1;
L_0x1216792e0 .part o0x128031d80, 2, 1;
L_0x121679930 .part o0x128031d80, 3, 1;
L_0x121679f70 .part o0x128031d80, 4, 1;
L_0x12167a5c0 .part o0x128031d80, 5, 1;
L_0x111604740 .part o0x128031d80, 6, 1;
L_0x111604df0 .part o0x128031d80, 7, 1;
LS_0x111604ed0_0_0 .concat8 [ 1 1 1 1], L_0x121678360, L_0x1216789b0, L_0x1216791f0, L_0x121679840;
LS_0x111604ed0_0_4 .concat8 [ 1 1 1 1], L_0x121679e80, L_0x12167a4d0, L_0x1116045d0, L_0x111604d00;
L_0x111604ed0 .concat8 [ 4 4 0 0], LS_0x111604ed0_0_0, LS_0x111604ed0_0_4;
S_0x122071490 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x121677ee0 .functor NAND 1, L_0x121678450, L_0x111605210, o0x128030a00, C4<1>;
L_0x1216781b0 .functor NAND 1, L_0x121677ee0, L_0x111605210, o0x128030a00, C4<1>;
L_0x1216782a0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x121678360 .functor AND 1, L_0x121677fa0, L_0x111605210, L_0x1216782a0, C4<1>;
v0x122071bb0_0 .net "C1", 0 0, L_0x121677ee0;  1 drivers
v0x122071c50_0 .net "C2", 0 0, L_0x1216781b0;  1 drivers
v0x122071d00_0 .net "C3", 0 0, L_0x1216782a0;  1 drivers
v0x122071db0_0 .net "TempOut", 0 0, L_0x121677fa0;  1 drivers
v0x122071e60_0 .net "data", 0 0, L_0x121678450;  1 drivers
v0x122071f30_0 .net "out", 0 0, L_0x121678360;  1 drivers
v0x122071fc0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122072050_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x1220716b0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122071490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x121677fa0 .functor NAND 1, L_0x121677ee0, L_0x1216780a0, C4<1>, C4<1>;
L_0x1216780a0 .functor NAND 1, L_0x1216781b0, L_0x121677fa0, C4<1>, C4<1>;
v0x1220718c0_0 .net "C2", 0 0, L_0x1216780a0;  1 drivers
v0x122071970_0 .net "In1", 0 0, L_0x121677ee0;  alias, 1 drivers
v0x122071a10_0 .net "In2", 0 0, L_0x1216781b0;  alias, 1 drivers
v0x122071ac0_0 .net "OutSR", 0 0, L_0x121677fa0;  alias, 1 drivers
S_0x122072120 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x121678530 .functor NAND 1, L_0x121678aa0, L_0x111605210, o0x128030a00, C4<1>;
L_0x121678800 .functor NAND 1, L_0x121678530, L_0x111605210, o0x128030a00, C4<1>;
L_0x1216788f0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1216789b0 .functor AND 1, L_0x1216785f0, L_0x111605210, L_0x1216788f0, C4<1>;
v0x122072870_0 .net "C1", 0 0, L_0x121678530;  1 drivers
v0x122072910_0 .net "C2", 0 0, L_0x121678800;  1 drivers
v0x1220729c0_0 .net "C3", 0 0, L_0x1216788f0;  1 drivers
v0x122072a70_0 .net "TempOut", 0 0, L_0x1216785f0;  1 drivers
v0x122072b20_0 .net "data", 0 0, L_0x121678aa0;  1 drivers
v0x122072bf0_0 .net "out", 0 0, L_0x1216789b0;  1 drivers
v0x122072c80_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122072d10_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x122072350 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122072120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1216785f0 .functor NAND 1, L_0x121678530, L_0x1216786f0, C4<1>, C4<1>;
L_0x1216786f0 .functor NAND 1, L_0x121678800, L_0x1216785f0, C4<1>, C4<1>;
v0x122072580_0 .net "C2", 0 0, L_0x1216786f0;  1 drivers
v0x122072630_0 .net "In1", 0 0, L_0x121678530;  alias, 1 drivers
v0x1220726d0_0 .net "In2", 0 0, L_0x121678800;  alias, 1 drivers
v0x122072780_0 .net "OutSR", 0 0, L_0x1216785f0;  alias, 1 drivers
S_0x122072de0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x121678b80 .functor NAND 1, L_0x1216792e0, L_0x111605210, o0x128030a00, C4<1>;
L_0x121678e40 .functor NAND 1, L_0x121678b80, L_0x111605210, o0x128030a00, C4<1>;
L_0x121679130 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1216791f0 .functor AND 1, L_0x121678c30, L_0x111605210, L_0x121679130, C4<1>;
v0x122073540_0 .net "C1", 0 0, L_0x121678b80;  1 drivers
v0x1220735e0_0 .net "C2", 0 0, L_0x121678e40;  1 drivers
v0x122073690_0 .net "C3", 0 0, L_0x121679130;  1 drivers
v0x122073740_0 .net "TempOut", 0 0, L_0x121678c30;  1 drivers
v0x1220737f0_0 .net "data", 0 0, L_0x1216792e0;  1 drivers
v0x1220738c0_0 .net "out", 0 0, L_0x1216791f0;  1 drivers
v0x122073950_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220739e0_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x122073020 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122072de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x121678c30 .functor NAND 1, L_0x121678b80, L_0x121678d30, C4<1>, C4<1>;
L_0x121678d30 .functor NAND 1, L_0x121678e40, L_0x121678c30, C4<1>, C4<1>;
v0x122073250_0 .net "C2", 0 0, L_0x121678d30;  1 drivers
v0x122073300_0 .net "In1", 0 0, L_0x121678b80;  alias, 1 drivers
v0x1220733a0_0 .net "In2", 0 0, L_0x121678e40;  alias, 1 drivers
v0x122073450_0 .net "OutSR", 0 0, L_0x121678c30;  alias, 1 drivers
S_0x122073ac0 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1216793c0 .functor NAND 1, L_0x121679930, L_0x111605210, o0x128030a00, C4<1>;
L_0x121679690 .functor NAND 1, L_0x1216793c0, L_0x111605210, o0x128030a00, C4<1>;
L_0x121679780 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x121679840 .functor AND 1, L_0x121679490, L_0x111605210, L_0x121679780, C4<1>;
v0x122074210_0 .net "C1", 0 0, L_0x1216793c0;  1 drivers
v0x1220742b0_0 .net "C2", 0 0, L_0x121679690;  1 drivers
v0x122074360_0 .net "C3", 0 0, L_0x121679780;  1 drivers
v0x122074410_0 .net "TempOut", 0 0, L_0x121679490;  1 drivers
v0x1220744c0_0 .net "data", 0 0, L_0x121679930;  1 drivers
v0x122074590_0 .net "out", 0 0, L_0x121679840;  1 drivers
v0x122074620_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220746b0_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x122073ce0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122073ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x121679490 .functor NAND 1, L_0x1216793c0, L_0x121679580, C4<1>, C4<1>;
L_0x121679580 .functor NAND 1, L_0x121679690, L_0x121679490, C4<1>, C4<1>;
v0x122073f20_0 .net "C2", 0 0, L_0x121679580;  1 drivers
v0x122073fd0_0 .net "In1", 0 0, L_0x1216793c0;  alias, 1 drivers
v0x122074070_0 .net "In2", 0 0, L_0x121679690;  alias, 1 drivers
v0x122074120_0 .net "OutSR", 0 0, L_0x121679490;  alias, 1 drivers
S_0x122074770 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x121679a10 .functor NAND 1, L_0x121679f70, L_0x111605210, o0x128030a00, C4<1>;
L_0x121679cd0 .functor NAND 1, L_0x121679a10, L_0x111605210, o0x128030a00, C4<1>;
L_0x121679dc0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x121679e80 .functor AND 1, L_0x121679ac0, L_0x111605210, L_0x121679dc0, C4<1>;
v0x122074ee0_0 .net "C1", 0 0, L_0x121679a10;  1 drivers
v0x122074f80_0 .net "C2", 0 0, L_0x121679cd0;  1 drivers
v0x122075030_0 .net "C3", 0 0, L_0x121679dc0;  1 drivers
v0x1220750e0_0 .net "TempOut", 0 0, L_0x121679ac0;  1 drivers
v0x122075190_0 .net "data", 0 0, L_0x121679f70;  1 drivers
v0x122075260_0 .net "out", 0 0, L_0x121679e80;  1 drivers
v0x1220752f0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122075380_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x1220749d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122074770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x121679ac0 .functor NAND 1, L_0x121679a10, L_0x121679bc0, C4<1>, C4<1>;
L_0x121679bc0 .functor NAND 1, L_0x121679cd0, L_0x121679ac0, C4<1>, C4<1>;
v0x122074c00_0 .net "C2", 0 0, L_0x121679bc0;  1 drivers
v0x122074ca0_0 .net "In1", 0 0, L_0x121679a10;  alias, 1 drivers
v0x122074d40_0 .net "In2", 0 0, L_0x121679cd0;  alias, 1 drivers
v0x122074df0_0 .net "OutSR", 0 0, L_0x121679ac0;  alias, 1 drivers
S_0x1220754c0 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167a080 .functor NAND 1, L_0x12167a5c0, L_0x111605210, o0x128030a00, C4<1>;
L_0x12167a320 .functor NAND 1, L_0x12167a080, L_0x111605210, o0x128030a00, C4<1>;
L_0x12167a410 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167a4d0 .functor AND 1, L_0x12167a130, L_0x111605210, L_0x12167a410, C4<1>;
v0x122075bd0_0 .net "C1", 0 0, L_0x12167a080;  1 drivers
v0x122075c70_0 .net "C2", 0 0, L_0x12167a320;  1 drivers
v0x122075d20_0 .net "C3", 0 0, L_0x12167a410;  1 drivers
v0x122075dd0_0 .net "TempOut", 0 0, L_0x12167a130;  1 drivers
v0x122075e80_0 .net "data", 0 0, L_0x12167a5c0;  1 drivers
v0x122075f50_0 .net "out", 0 0, L_0x12167a4d0;  1 drivers
v0x122075fe0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122076070_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x1220756e0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220754c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167a130 .functor NAND 1, L_0x12167a080, L_0x12167a210, C4<1>, C4<1>;
L_0x12167a210 .functor NAND 1, L_0x12167a320, L_0x12167a130, C4<1>, C4<1>;
v0x1220758f0_0 .net "C2", 0 0, L_0x12167a210;  1 drivers
v0x122075990_0 .net "In1", 0 0, L_0x12167a080;  alias, 1 drivers
v0x122075a30_0 .net "In2", 0 0, L_0x12167a320;  alias, 1 drivers
v0x122075ae0_0 .net "OutSR", 0 0, L_0x12167a130;  alias, 1 drivers
S_0x122076130 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167a6a0 .functor NAND 1, L_0x111604740, L_0x111605210, o0x128030a00, C4<1>;
L_0x111604400 .functor NAND 1, L_0x12167a6a0, L_0x111605210, o0x128030a00, C4<1>;
L_0x111604510 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1116045d0 .functor AND 1, L_0x12167a750, L_0x111605210, L_0x111604510, C4<1>;
v0x122076880_0 .net "C1", 0 0, L_0x12167a6a0;  1 drivers
v0x122076920_0 .net "C2", 0 0, L_0x111604400;  1 drivers
v0x1220769d0_0 .net "C3", 0 0, L_0x111604510;  1 drivers
v0x122076a80_0 .net "TempOut", 0 0, L_0x12167a750;  1 drivers
v0x122076b30_0 .net "data", 0 0, L_0x111604740;  1 drivers
v0x122076c00_0 .net "out", 0 0, L_0x1116045d0;  1 drivers
v0x122076c90_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122076d20_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x122076350 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122076130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167a750 .functor NAND 1, L_0x12167a6a0, L_0x111604310, C4<1>, C4<1>;
L_0x111604310 .functor NAND 1, L_0x111604400, L_0x12167a750, C4<1>, C4<1>;
v0x122076590_0 .net "C2", 0 0, L_0x111604310;  1 drivers
v0x122076640_0 .net "In1", 0 0, L_0x12167a6a0;  alias, 1 drivers
v0x1220766e0_0 .net "In2", 0 0, L_0x111604400;  alias, 1 drivers
v0x122076790_0 .net "OutSR", 0 0, L_0x12167a750;  alias, 1 drivers
S_0x122076de0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x1220712c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x111604860 .functor NAND 1, L_0x111604df0, L_0x111605210, o0x128030a00, C4<1>;
L_0x111604b50 .functor NAND 1, L_0x111604860, L_0x111605210, o0x128030a00, C4<1>;
L_0x111604c40 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x111604d00 .functor AND 1, L_0x111604940, L_0x111605210, L_0x111604c40, C4<1>;
v0x122077530_0 .net "C1", 0 0, L_0x111604860;  1 drivers
v0x1220775d0_0 .net "C2", 0 0, L_0x111604b50;  1 drivers
v0x122077680_0 .net "C3", 0 0, L_0x111604c40;  1 drivers
v0x122077730_0 .net "TempOut", 0 0, L_0x111604940;  1 drivers
v0x1220777e0_0 .net "data", 0 0, L_0x111604df0;  1 drivers
v0x1220778b0_0 .net "out", 0 0, L_0x111604d00;  1 drivers
v0x122077940_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122071030_0 .net "sel", 0 0, L_0x111605210;  alias, 1 drivers
S_0x122077000 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122076de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x111604940 .functor NAND 1, L_0x111604860, L_0x111604a40, C4<1>, C4<1>;
L_0x111604a40 .functor NAND 1, L_0x111604b50, L_0x111604940, C4<1>, C4<1>;
v0x122077240_0 .net "C2", 0 0, L_0x111604a40;  1 drivers
v0x1220772f0_0 .net "In1", 0 0, L_0x111604860;  alias, 1 drivers
v0x122077390_0 .net "In2", 0 0, L_0x111604b50;  alias, 1 drivers
v0x122077440_0 .net "OutSR", 0 0, L_0x111604940;  alias, 1 drivers
S_0x122077f70 .scope module, "word2" "word8bit" 2 158, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x12207e770_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x12207e860_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x12207e930_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207e9c0_0 .net "sel", 0 0, L_0x12167cae0;  1 drivers
L_0x111605790 .part o0x128031d80, 0, 1;
L_0x111605de0 .part o0x128031d80, 1, 1;
L_0x12167ab70 .part o0x128031d80, 2, 1;
L_0x12167b170 .part o0x128031d80, 3, 1;
L_0x12167b7b0 .part o0x128031d80, 4, 1;
L_0x12167be00 .part o0x128031d80, 5, 1;
L_0x12167c440 .part o0x128031d80, 6, 1;
L_0x12167a840 .part o0x128031d80, 7, 1;
LS_0x12167a920_0_0 .concat8 [ 1 1 1 1], L_0x1116056a0, L_0x111605cf0, L_0x12167aa40, L_0x12167b080;
LS_0x12167a920_0_4 .concat8 [ 1 1 1 1], L_0x12167b6c0, L_0x12167bd10, L_0x12167c350, L_0x12167c9a0;
L_0x12167a920 .concat8 [ 4 4 0 0], LS_0x12167a920_0_0, LS_0x12167a920_0_4;
S_0x122078140 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1116052b0 .functor NAND 1, L_0x111605790, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x1116054f0 .functor NAND 1, L_0x1116052b0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x1116055e0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1116056a0 .functor AND 1, L_0x111605320, L_0x12167cae0, L_0x1116055e0, C4<1>;
v0x122078890_0 .net "C1", 0 0, L_0x1116052b0;  1 drivers
v0x122078930_0 .net "C2", 0 0, L_0x1116054f0;  1 drivers
v0x1220789e0_0 .net "C3", 0 0, L_0x1116055e0;  1 drivers
v0x122078a90_0 .net "TempOut", 0 0, L_0x111605320;  1 drivers
v0x122078b40_0 .net "data", 0 0, L_0x111605790;  1 drivers
v0x122078c10_0 .net "out", 0 0, L_0x1116056a0;  1 drivers
v0x122078ca0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122078d30_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x122078360 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122078140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x111605320 .functor NAND 1, L_0x1116052b0, L_0x1116053e0, C4<1>, C4<1>;
L_0x1116053e0 .functor NAND 1, L_0x1116054f0, L_0x111605320, C4<1>, C4<1>;
v0x1220785a0_0 .net "C2", 0 0, L_0x1116053e0;  1 drivers
v0x122078650_0 .net "In1", 0 0, L_0x1116052b0;  alias, 1 drivers
v0x1220786f0_0 .net "In2", 0 0, L_0x1116054f0;  alias, 1 drivers
v0x1220787a0_0 .net "OutSR", 0 0, L_0x111605320;  alias, 1 drivers
S_0x122078e00 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x111605870 .functor NAND 1, L_0x111605de0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x111605b40 .functor NAND 1, L_0x111605870, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x111605c30 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x111605cf0 .functor AND 1, L_0x111605930, L_0x12167cae0, L_0x111605c30, C4<1>;
v0x122079550_0 .net "C1", 0 0, L_0x111605870;  1 drivers
v0x1220795f0_0 .net "C2", 0 0, L_0x111605b40;  1 drivers
v0x1220796a0_0 .net "C3", 0 0, L_0x111605c30;  1 drivers
v0x122079750_0 .net "TempOut", 0 0, L_0x111605930;  1 drivers
v0x122079800_0 .net "data", 0 0, L_0x111605de0;  1 drivers
v0x1220798d0_0 .net "out", 0 0, L_0x111605cf0;  1 drivers
v0x122079960_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220799f0_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x122079030 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122078e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x111605930 .functor NAND 1, L_0x111605870, L_0x111605a30, C4<1>, C4<1>;
L_0x111605a30 .functor NAND 1, L_0x111605b40, L_0x111605930, C4<1>, C4<1>;
v0x122079260_0 .net "C2", 0 0, L_0x111605a30;  1 drivers
v0x122079310_0 .net "In1", 0 0, L_0x111605870;  alias, 1 drivers
v0x1220793b0_0 .net "In2", 0 0, L_0x111605b40;  alias, 1 drivers
v0x122079460_0 .net "OutSR", 0 0, L_0x111605930;  alias, 1 drivers
S_0x122079ac0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x111605ec0 .functor NAND 1, L_0x12167ab70, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x121678fa0 .functor NAND 1, L_0x111605ec0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x121679090 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167aa40 .functor AND 1, L_0x111605f70, L_0x12167cae0, L_0x121679090, C4<1>;
v0x12207a220_0 .net "C1", 0 0, L_0x111605ec0;  1 drivers
v0x12207a2c0_0 .net "C2", 0 0, L_0x121678fa0;  1 drivers
v0x12207a370_0 .net "C3", 0 0, L_0x121679090;  1 drivers
v0x12207a420_0 .net "TempOut", 0 0, L_0x111605f70;  1 drivers
v0x12207a4d0_0 .net "data", 0 0, L_0x12167ab70;  1 drivers
v0x12207a5a0_0 .net "out", 0 0, L_0x12167aa40;  1 drivers
v0x12207a630_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207a6c0_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x122079d00 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122079ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x111605f70 .functor NAND 1, L_0x111605ec0, L_0x121678f30, C4<1>, C4<1>;
L_0x121678f30 .functor NAND 1, L_0x121678fa0, L_0x111605f70, C4<1>, C4<1>;
v0x122079f30_0 .net "C2", 0 0, L_0x121678f30;  1 drivers
v0x122079fe0_0 .net "In1", 0 0, L_0x111605ec0;  alias, 1 drivers
v0x12207a080_0 .net "In2", 0 0, L_0x121678fa0;  alias, 1 drivers
v0x12207a130_0 .net "OutSR", 0 0, L_0x111605f70;  alias, 1 drivers
S_0x12207a7a0 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167ac50 .functor NAND 1, L_0x12167b170, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167aee0 .functor NAND 1, L_0x12167ac50, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167afd0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167b080 .functor AND 1, L_0x12167ad00, L_0x12167cae0, L_0x12167afd0, C4<1>;
v0x12207aef0_0 .net "C1", 0 0, L_0x12167ac50;  1 drivers
v0x12207af90_0 .net "C2", 0 0, L_0x12167aee0;  1 drivers
v0x12207b040_0 .net "C3", 0 0, L_0x12167afd0;  1 drivers
v0x12207b0f0_0 .net "TempOut", 0 0, L_0x12167ad00;  1 drivers
v0x12207b1a0_0 .net "data", 0 0, L_0x12167b170;  1 drivers
v0x12207b270_0 .net "out", 0 0, L_0x12167b080;  1 drivers
v0x12207b300_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207b390_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x12207a9c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207a7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167ad00 .functor NAND 1, L_0x12167ac50, L_0x12167add0, C4<1>, C4<1>;
L_0x12167add0 .functor NAND 1, L_0x12167aee0, L_0x12167ad00, C4<1>, C4<1>;
v0x12207ac00_0 .net "C2", 0 0, L_0x12167add0;  1 drivers
v0x12207acb0_0 .net "In1", 0 0, L_0x12167ac50;  alias, 1 drivers
v0x12207ad50_0 .net "In2", 0 0, L_0x12167aee0;  alias, 1 drivers
v0x12207ae00_0 .net "OutSR", 0 0, L_0x12167ad00;  alias, 1 drivers
S_0x12207b450 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167b250 .functor NAND 1, L_0x12167b7b0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167b510 .functor NAND 1, L_0x12167b250, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167b600 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167b6c0 .functor AND 1, L_0x12167b300, L_0x12167cae0, L_0x12167b600, C4<1>;
v0x12207bbc0_0 .net "C1", 0 0, L_0x12167b250;  1 drivers
v0x12207bc60_0 .net "C2", 0 0, L_0x12167b510;  1 drivers
v0x12207bd10_0 .net "C3", 0 0, L_0x12167b600;  1 drivers
v0x12207bdc0_0 .net "TempOut", 0 0, L_0x12167b300;  1 drivers
v0x12207be70_0 .net "data", 0 0, L_0x12167b7b0;  1 drivers
v0x12207bf40_0 .net "out", 0 0, L_0x12167b6c0;  1 drivers
v0x12207bfd0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207c060_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x12207b6b0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207b450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167b300 .functor NAND 1, L_0x12167b250, L_0x12167b400, C4<1>, C4<1>;
L_0x12167b400 .functor NAND 1, L_0x12167b510, L_0x12167b300, C4<1>, C4<1>;
v0x12207b8e0_0 .net "C2", 0 0, L_0x12167b400;  1 drivers
v0x12207b980_0 .net "In1", 0 0, L_0x12167b250;  alias, 1 drivers
v0x12207ba20_0 .net "In2", 0 0, L_0x12167b510;  alias, 1 drivers
v0x12207bad0_0 .net "OutSR", 0 0, L_0x12167b300;  alias, 1 drivers
S_0x12207c1a0 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167b8c0 .functor NAND 1, L_0x12167be00, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167bb60 .functor NAND 1, L_0x12167b8c0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167bc50 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167bd10 .functor AND 1, L_0x12167b970, L_0x12167cae0, L_0x12167bc50, C4<1>;
v0x12207c8b0_0 .net "C1", 0 0, L_0x12167b8c0;  1 drivers
v0x12207c950_0 .net "C2", 0 0, L_0x12167bb60;  1 drivers
v0x12207ca00_0 .net "C3", 0 0, L_0x12167bc50;  1 drivers
v0x12207cab0_0 .net "TempOut", 0 0, L_0x12167b970;  1 drivers
v0x12207cb60_0 .net "data", 0 0, L_0x12167be00;  1 drivers
v0x12207cc30_0 .net "out", 0 0, L_0x12167bd10;  1 drivers
v0x12207ccc0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207cd50_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x12207c3c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207c1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167b970 .functor NAND 1, L_0x12167b8c0, L_0x12167ba50, C4<1>, C4<1>;
L_0x12167ba50 .functor NAND 1, L_0x12167bb60, L_0x12167b970, C4<1>, C4<1>;
v0x12207c5d0_0 .net "C2", 0 0, L_0x12167ba50;  1 drivers
v0x12207c670_0 .net "In1", 0 0, L_0x12167b8c0;  alias, 1 drivers
v0x12207c710_0 .net "In2", 0 0, L_0x12167bb60;  alias, 1 drivers
v0x12207c7c0_0 .net "OutSR", 0 0, L_0x12167b970;  alias, 1 drivers
S_0x12207ce10 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167bee0 .functor NAND 1, L_0x12167c440, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167c1a0 .functor NAND 1, L_0x12167bee0, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167c290 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167c350 .functor AND 1, L_0x12167bf90, L_0x12167cae0, L_0x12167c290, C4<1>;
v0x12207d560_0 .net "C1", 0 0, L_0x12167bee0;  1 drivers
v0x12207d600_0 .net "C2", 0 0, L_0x12167c1a0;  1 drivers
v0x12207d6b0_0 .net "C3", 0 0, L_0x12167c290;  1 drivers
v0x12207d760_0 .net "TempOut", 0 0, L_0x12167bf90;  1 drivers
v0x12207d810_0 .net "data", 0 0, L_0x12167c440;  1 drivers
v0x12207d8e0_0 .net "out", 0 0, L_0x12167c350;  1 drivers
v0x12207d970_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207da00_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x12207d030 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207ce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167bf90 .functor NAND 1, L_0x12167bee0, L_0x12167c090, C4<1>, C4<1>;
L_0x12167c090 .functor NAND 1, L_0x12167c1a0, L_0x12167bf90, C4<1>, C4<1>;
v0x12207d270_0 .net "C2", 0 0, L_0x12167c090;  1 drivers
v0x12207d320_0 .net "In1", 0 0, L_0x12167bee0;  alias, 1 drivers
v0x12207d3c0_0 .net "In2", 0 0, L_0x12167c1a0;  alias, 1 drivers
v0x12207d470_0 .net "OutSR", 0 0, L_0x12167bf90;  alias, 1 drivers
S_0x12207dac0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x122077f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167c560 .functor NAND 1, L_0x12167a840, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167c820 .functor NAND 1, L_0x12167c560, L_0x12167cae0, o0x128030a00, C4<1>;
L_0x12167c910 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167c9a0 .functor AND 1, L_0x12167c610, L_0x12167cae0, L_0x12167c910, C4<1>;
v0x12207e210_0 .net "C1", 0 0, L_0x12167c560;  1 drivers
v0x12207e2b0_0 .net "C2", 0 0, L_0x12167c820;  1 drivers
v0x12207e360_0 .net "C3", 0 0, L_0x12167c910;  1 drivers
v0x12207e410_0 .net "TempOut", 0 0, L_0x12167c610;  1 drivers
v0x12207e4c0_0 .net "data", 0 0, L_0x12167a840;  1 drivers
v0x12207e590_0 .net "out", 0 0, L_0x12167c9a0;  1 drivers
v0x12207e620_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207e6b0_0 .net "sel", 0 0, L_0x12167cae0;  alias, 1 drivers
S_0x12207dce0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167c610 .functor NAND 1, L_0x12167c560, L_0x12167c710, C4<1>, C4<1>;
L_0x12167c710 .functor NAND 1, L_0x12167c820, L_0x12167c610, C4<1>, C4<1>;
v0x12207df20_0 .net "C2", 0 0, L_0x12167c710;  1 drivers
v0x12207dfd0_0 .net "In1", 0 0, L_0x12167c560;  alias, 1 drivers
v0x12207e070_0 .net "In2", 0 0, L_0x12167c820;  alias, 1 drivers
v0x12207e120_0 .net "OutSR", 0 0, L_0x12167c610;  alias, 1 drivers
S_0x12207eb70 .scope module, "word3" "word8bit" 2 165, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x122085190_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x122085240_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x1220852e0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122085370_0 .net "sel", 0 0, L_0x122085400;  1 drivers
L_0x12167d020 .part o0x128031d80, 0, 1;
L_0x12167d640 .part o0x128031d80, 1, 1;
L_0x12167de80 .part o0x128031d80, 2, 1;
L_0x12167e4d0 .part o0x128031d80, 3, 1;
L_0x12167eb10 .part o0x128031d80, 4, 1;
L_0x12167f160 .part o0x128031d80, 5, 1;
L_0x12167f7a0 .part o0x128031d80, 6, 1;
L_0x12167dad0 .part o0x128031d80, 7, 1;
LS_0x12167dbb0_0_0 .concat8 [ 1 1 1 1], L_0x12167cf30, L_0x12167d550, L_0x12167dd90, L_0x12167e3e0;
LS_0x12167dbb0_0_4 .concat8 [ 1 1 1 1], L_0x12167ea20, L_0x12167f070, L_0x12167f6b0, L_0x12167fd00;
L_0x12167dbb0 .concat8 [ 4 4 0 0], LS_0x12167dbb0_0_0, LS_0x12167dbb0_0_4;
S_0x12207ed80 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167cc00 .functor NAND 1, L_0x12167d020, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167cdd0 .functor NAND 1, L_0x12167cc00, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167cec0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167cf30 .functor AND 1, L_0x12167cc70, L_0x122085400, L_0x12167cec0, C4<1>;
v0x12207f4b0_0 .net "C1", 0 0, L_0x12167cc00;  1 drivers
v0x12207f550_0 .net "C2", 0 0, L_0x12167cdd0;  1 drivers
v0x12207f600_0 .net "C3", 0 0, L_0x12167cec0;  1 drivers
v0x12207f6b0_0 .net "TempOut", 0 0, L_0x12167cc70;  1 drivers
v0x12207f760_0 .net "data", 0 0, L_0x12167d020;  1 drivers
v0x12207f830_0 .net "out", 0 0, L_0x12167cf30;  1 drivers
v0x12207f8c0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12207f950_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x12207efa0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207ed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167cc70 .functor NAND 1, L_0x12167cc00, L_0x12167cce0, C4<1>, C4<1>;
L_0x12167cce0 .functor NAND 1, L_0x12167cdd0, L_0x12167cc70, C4<1>, C4<1>;
v0x12207f1d0_0 .net "C2", 0 0, L_0x12167cce0;  1 drivers
v0x12207f270_0 .net "In1", 0 0, L_0x12167cc00;  alias, 1 drivers
v0x12207f310_0 .net "In2", 0 0, L_0x12167cdd0;  alias, 1 drivers
v0x12207f3c0_0 .net "OutSR", 0 0, L_0x12167cc70;  alias, 1 drivers
S_0x12207fa20 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167d100 .functor NAND 1, L_0x12167d640, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167d3a0 .functor NAND 1, L_0x12167d100, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167d490 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167d550 .functor AND 1, L_0x12167d1b0, L_0x122085400, L_0x12167d490, C4<1>;
v0x122080170_0 .net "C1", 0 0, L_0x12167d100;  1 drivers
v0x122080210_0 .net "C2", 0 0, L_0x12167d3a0;  1 drivers
v0x1220802c0_0 .net "C3", 0 0, L_0x12167d490;  1 drivers
v0x122080370_0 .net "TempOut", 0 0, L_0x12167d1b0;  1 drivers
v0x122080420_0 .net "data", 0 0, L_0x12167d640;  1 drivers
v0x1220804f0_0 .net "out", 0 0, L_0x12167d550;  1 drivers
v0x122080580_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122080610_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x12207fc50 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12207fa20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167d1b0 .functor NAND 1, L_0x12167d100, L_0x12167d290, C4<1>, C4<1>;
L_0x12167d290 .functor NAND 1, L_0x12167d3a0, L_0x12167d1b0, C4<1>, C4<1>;
v0x12207fe80_0 .net "C2", 0 0, L_0x12167d290;  1 drivers
v0x12207ff30_0 .net "In1", 0 0, L_0x12167d100;  alias, 1 drivers
v0x12207ffd0_0 .net "In2", 0 0, L_0x12167d3a0;  alias, 1 drivers
v0x122080080_0 .net "OutSR", 0 0, L_0x12167d1b0;  alias, 1 drivers
S_0x1220806e0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167d720 .functor NAND 1, L_0x12167de80, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167d9e0 .functor NAND 1, L_0x12167d720, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167dcd0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167dd90 .functor AND 1, L_0x12167d7d0, L_0x122085400, L_0x12167dcd0, C4<1>;
v0x122080e40_0 .net "C1", 0 0, L_0x12167d720;  1 drivers
v0x122080ee0_0 .net "C2", 0 0, L_0x12167d9e0;  1 drivers
v0x122080f90_0 .net "C3", 0 0, L_0x12167dcd0;  1 drivers
v0x122081040_0 .net "TempOut", 0 0, L_0x12167d7d0;  1 drivers
v0x1220810f0_0 .net "data", 0 0, L_0x12167de80;  1 drivers
v0x1220811c0_0 .net "out", 0 0, L_0x12167dd90;  1 drivers
v0x122081250_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220812e0_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x122080920 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220806e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167d7d0 .functor NAND 1, L_0x12167d720, L_0x12167d8d0, C4<1>, C4<1>;
L_0x12167d8d0 .functor NAND 1, L_0x12167d9e0, L_0x12167d7d0, C4<1>, C4<1>;
v0x122080b50_0 .net "C2", 0 0, L_0x12167d8d0;  1 drivers
v0x122080c00_0 .net "In1", 0 0, L_0x12167d720;  alias, 1 drivers
v0x122080ca0_0 .net "In2", 0 0, L_0x12167d9e0;  alias, 1 drivers
v0x122080d50_0 .net "OutSR", 0 0, L_0x12167d7d0;  alias, 1 drivers
S_0x1220813c0 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167df60 .functor NAND 1, L_0x12167e4d0, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167e230 .functor NAND 1, L_0x12167df60, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167e320 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167e3e0 .functor AND 1, L_0x12167e030, L_0x122085400, L_0x12167e320, C4<1>;
v0x122081b10_0 .net "C1", 0 0, L_0x12167df60;  1 drivers
v0x122081bb0_0 .net "C2", 0 0, L_0x12167e230;  1 drivers
v0x122081c60_0 .net "C3", 0 0, L_0x12167e320;  1 drivers
v0x122081d10_0 .net "TempOut", 0 0, L_0x12167e030;  1 drivers
v0x122081dc0_0 .net "data", 0 0, L_0x12167e4d0;  1 drivers
v0x122081e90_0 .net "out", 0 0, L_0x12167e3e0;  1 drivers
v0x122081f20_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122081fb0_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x1220815e0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220813c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167e030 .functor NAND 1, L_0x12167df60, L_0x12167e120, C4<1>, C4<1>;
L_0x12167e120 .functor NAND 1, L_0x12167e230, L_0x12167e030, C4<1>, C4<1>;
v0x122081820_0 .net "C2", 0 0, L_0x12167e120;  1 drivers
v0x1220818d0_0 .net "In1", 0 0, L_0x12167df60;  alias, 1 drivers
v0x122081970_0 .net "In2", 0 0, L_0x12167e230;  alias, 1 drivers
v0x122081a20_0 .net "OutSR", 0 0, L_0x12167e030;  alias, 1 drivers
S_0x122082070 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167e5b0 .functor NAND 1, L_0x12167eb10, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167e870 .functor NAND 1, L_0x12167e5b0, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167e960 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167ea20 .functor AND 1, L_0x12167e660, L_0x122085400, L_0x12167e960, C4<1>;
v0x1220827e0_0 .net "C1", 0 0, L_0x12167e5b0;  1 drivers
v0x122082880_0 .net "C2", 0 0, L_0x12167e870;  1 drivers
v0x122082930_0 .net "C3", 0 0, L_0x12167e960;  1 drivers
v0x1220829e0_0 .net "TempOut", 0 0, L_0x12167e660;  1 drivers
v0x122082a90_0 .net "data", 0 0, L_0x12167eb10;  1 drivers
v0x122082b60_0 .net "out", 0 0, L_0x12167ea20;  1 drivers
v0x122082bf0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122082c80_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x1220822d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122082070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167e660 .functor NAND 1, L_0x12167e5b0, L_0x12167e760, C4<1>, C4<1>;
L_0x12167e760 .functor NAND 1, L_0x12167e870, L_0x12167e660, C4<1>, C4<1>;
v0x122082500_0 .net "C2", 0 0, L_0x12167e760;  1 drivers
v0x1220825a0_0 .net "In1", 0 0, L_0x12167e5b0;  alias, 1 drivers
v0x122082640_0 .net "In2", 0 0, L_0x12167e870;  alias, 1 drivers
v0x1220826f0_0 .net "OutSR", 0 0, L_0x12167e660;  alias, 1 drivers
S_0x122082dc0 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167ec20 .functor NAND 1, L_0x12167f160, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167eec0 .functor NAND 1, L_0x12167ec20, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167efb0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167f070 .functor AND 1, L_0x12167ecd0, L_0x122085400, L_0x12167efb0, C4<1>;
v0x1220834d0_0 .net "C1", 0 0, L_0x12167ec20;  1 drivers
v0x122083570_0 .net "C2", 0 0, L_0x12167eec0;  1 drivers
v0x122083620_0 .net "C3", 0 0, L_0x12167efb0;  1 drivers
v0x1220836d0_0 .net "TempOut", 0 0, L_0x12167ecd0;  1 drivers
v0x122083780_0 .net "data", 0 0, L_0x12167f160;  1 drivers
v0x122083850_0 .net "out", 0 0, L_0x12167f070;  1 drivers
v0x1220838e0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220779d0_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x122082fe0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122082dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167ecd0 .functor NAND 1, L_0x12167ec20, L_0x12167edb0, C4<1>, C4<1>;
L_0x12167edb0 .functor NAND 1, L_0x12167eec0, L_0x12167ecd0, C4<1>, C4<1>;
v0x1220831f0_0 .net "C2", 0 0, L_0x12167edb0;  1 drivers
v0x122083290_0 .net "In1", 0 0, L_0x12167ec20;  alias, 1 drivers
v0x122083330_0 .net "In2", 0 0, L_0x12167eec0;  alias, 1 drivers
v0x1220833e0_0 .net "OutSR", 0 0, L_0x12167ecd0;  alias, 1 drivers
S_0x122083970 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167f240 .functor NAND 1, L_0x12167f7a0, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167f500 .functor NAND 1, L_0x12167f240, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167f5f0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167f6b0 .functor AND 1, L_0x12167f2f0, L_0x122085400, L_0x12167f5f0, C4<1>;
v0x122083f80_0 .net "C1", 0 0, L_0x12167f240;  1 drivers
v0x122084020_0 .net "C2", 0 0, L_0x12167f500;  1 drivers
v0x1220840d0_0 .net "C3", 0 0, L_0x12167f5f0;  1 drivers
v0x122084180_0 .net "TempOut", 0 0, L_0x12167f2f0;  1 drivers
v0x122084230_0 .net "data", 0 0, L_0x12167f7a0;  1 drivers
v0x122084300_0 .net "out", 0 0, L_0x12167f6b0;  1 drivers
v0x122084390_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122084420_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x122083ae0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122083970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167f2f0 .functor NAND 1, L_0x12167f240, L_0x12167f3f0, C4<1>, C4<1>;
L_0x12167f3f0 .functor NAND 1, L_0x12167f500, L_0x12167f2f0, C4<1>, C4<1>;
v0x122083ca0_0 .net "C2", 0 0, L_0x12167f3f0;  1 drivers
v0x122083d40_0 .net "In1", 0 0, L_0x12167f240;  alias, 1 drivers
v0x122083de0_0 .net "In2", 0 0, L_0x12167f500;  alias, 1 drivers
v0x122083e90_0 .net "OutSR", 0 0, L_0x12167f2f0;  alias, 1 drivers
S_0x1220844e0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x12207eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12167f8c0 .functor NAND 1, L_0x12167dad0, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167fb80 .functor NAND 1, L_0x12167f8c0, L_0x122085400, o0x128030a00, C4<1>;
L_0x12167fc70 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x12167fd00 .functor AND 1, L_0x12167f970, L_0x122085400, L_0x12167fc70, C4<1>;
v0x122084c30_0 .net "C1", 0 0, L_0x12167f8c0;  1 drivers
v0x122084cd0_0 .net "C2", 0 0, L_0x12167fb80;  1 drivers
v0x122084d80_0 .net "C3", 0 0, L_0x12167fc70;  1 drivers
v0x122084e30_0 .net "TempOut", 0 0, L_0x12167f970;  1 drivers
v0x122084ee0_0 .net "data", 0 0, L_0x12167dad0;  1 drivers
v0x122084fb0_0 .net "out", 0 0, L_0x12167fd00;  1 drivers
v0x122085040_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220850d0_0 .net "sel", 0 0, L_0x122085400;  alias, 1 drivers
S_0x122084700 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220844e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12167f970 .functor NAND 1, L_0x12167f8c0, L_0x12167fa70, C4<1>, C4<1>;
L_0x12167fa70 .functor NAND 1, L_0x12167fb80, L_0x12167f970, C4<1>, C4<1>;
v0x122084940_0 .net "C2", 0 0, L_0x12167fa70;  1 drivers
v0x1220849f0_0 .net "In1", 0 0, L_0x12167f8c0;  alias, 1 drivers
v0x122084a90_0 .net "In2", 0 0, L_0x12167fb80;  alias, 1 drivers
v0x122084b40_0 .net "OutSR", 0 0, L_0x12167f970;  alias, 1 drivers
S_0x122085550 .scope module, "word4" "word8bit" 2 172, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x12208bd50_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x12208be80_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x12208bf90_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1217040a0_0 .net "sel", 0 0, L_0x1220a6890;  1 drivers
L_0x1220a2560 .part o0x128031d80, 0, 1;
L_0x1220a44c0 .part o0x128031d80, 1, 1;
L_0x1220a4c00 .part o0x128031d80, 2, 1;
L_0x1220a5140 .part o0x128031d80, 3, 1;
L_0x1220a5680 .part o0x128031d80, 4, 1;
L_0x1220a5bc0 .part o0x128031d80, 5, 1;
L_0x1220a6100 .part o0x128031d80, 6, 1;
L_0x1220a48a0 .part o0x128031d80, 7, 1;
LS_0x1220a4940_0_0 .concat8 [ 1 1 1 1], L_0x1220a2470, L_0x1220a43d0, L_0x1220a4b10, L_0x1220a5050;
LS_0x1220a4940_0_4 .concat8 [ 1 1 1 1], L_0x1220a5590, L_0x1220a5ad0, L_0x1220a6010, L_0x1220a6590;
L_0x1220a4940 .concat8 [ 4 4 0 0], LS_0x1220a4940_0_0, LS_0x1220a4940_0_4;
S_0x122085720 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x12207ea50 .functor NAND 1, L_0x1220a2560, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x122077ea0 .functor NAND 1, L_0x12207ea50, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220989e0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a2470 .functor AND 1, L_0x12207eac0, L_0x1220a6890, L_0x1220989e0, C4<1>;
v0x122085e70_0 .net "C1", 0 0, L_0x12207ea50;  1 drivers
v0x122085f10_0 .net "C2", 0 0, L_0x122077ea0;  1 drivers
v0x122085fc0_0 .net "C3", 0 0, L_0x1220989e0;  1 drivers
v0x122086070_0 .net "TempOut", 0 0, L_0x12207eac0;  1 drivers
v0x122086120_0 .net "data", 0 0, L_0x1220a2560;  1 drivers
v0x1220861f0_0 .net "out", 0 0, L_0x1220a2470;  1 drivers
v0x122086280_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122086310_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x122085940 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122085720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12207eac0 .functor NAND 1, L_0x12207ea50, L_0x122077e30, C4<1>, C4<1>;
L_0x122077e30 .functor NAND 1, L_0x122077ea0, L_0x12207eac0, C4<1>, C4<1>;
v0x122085b80_0 .net "C2", 0 0, L_0x122077e30;  1 drivers
v0x122085c30_0 .net "In1", 0 0, L_0x12207ea50;  alias, 1 drivers
v0x122085cd0_0 .net "In2", 0 0, L_0x122077ea0;  alias, 1 drivers
v0x122085d80_0 .net "OutSR", 0 0, L_0x12207eac0;  alias, 1 drivers
S_0x1220863e0 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a2600 .functor NAND 1, L_0x1220a44c0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a4270 .functor NAND 1, L_0x1220a2600, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a4360 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a43d0 .functor AND 1, L_0x1220a40d0, L_0x1220a6890, L_0x1220a4360, C4<1>;
v0x122086b30_0 .net "C1", 0 0, L_0x1220a2600;  1 drivers
v0x122086bd0_0 .net "C2", 0 0, L_0x1220a4270;  1 drivers
v0x122086c80_0 .net "C3", 0 0, L_0x1220a4360;  1 drivers
v0x122086d30_0 .net "TempOut", 0 0, L_0x1220a40d0;  1 drivers
v0x122086de0_0 .net "data", 0 0, L_0x1220a44c0;  1 drivers
v0x122086eb0_0 .net "out", 0 0, L_0x1220a43d0;  1 drivers
v0x122086f40_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122086fd0_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x122086610 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220863e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a40d0 .functor NAND 1, L_0x1220a2600, L_0x1220a4180, C4<1>, C4<1>;
L_0x1220a4180 .functor NAND 1, L_0x1220a4270, L_0x1220a40d0, C4<1>, C4<1>;
v0x122086840_0 .net "C2", 0 0, L_0x1220a4180;  1 drivers
v0x1220868f0_0 .net "In1", 0 0, L_0x1220a2600;  alias, 1 drivers
v0x122086990_0 .net "In2", 0 0, L_0x1220a4270;  alias, 1 drivers
v0x122086a40_0 .net "OutSR", 0 0, L_0x1220a40d0;  alias, 1 drivers
S_0x1220870a0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a4560 .functor NAND 1, L_0x1220a4c00, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a47b0 .functor NAND 1, L_0x1220a4560, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a4aa0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a4b10 .functor AND 1, L_0x1220a4610, L_0x1220a6890, L_0x1220a4aa0, C4<1>;
v0x122087800_0 .net "C1", 0 0, L_0x1220a4560;  1 drivers
v0x1220878a0_0 .net "C2", 0 0, L_0x1220a47b0;  1 drivers
v0x122087950_0 .net "C3", 0 0, L_0x1220a4aa0;  1 drivers
v0x122087a00_0 .net "TempOut", 0 0, L_0x1220a4610;  1 drivers
v0x122087ab0_0 .net "data", 0 0, L_0x1220a4c00;  1 drivers
v0x122087b80_0 .net "out", 0 0, L_0x1220a4b10;  1 drivers
v0x122087c10_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122087ca0_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x1220872e0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220870a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a4610 .functor NAND 1, L_0x1220a4560, L_0x1220a46c0, C4<1>, C4<1>;
L_0x1220a46c0 .functor NAND 1, L_0x1220a47b0, L_0x1220a4610, C4<1>, C4<1>;
v0x122087510_0 .net "C2", 0 0, L_0x1220a46c0;  1 drivers
v0x1220875c0_0 .net "In1", 0 0, L_0x1220a4560;  alias, 1 drivers
v0x122087660_0 .net "In2", 0 0, L_0x1220a47b0;  alias, 1 drivers
v0x122087710_0 .net "OutSR", 0 0, L_0x1220a4610;  alias, 1 drivers
S_0x122087d80 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a4ca0 .functor NAND 1, L_0x1220a5140, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a4ef0 .functor NAND 1, L_0x1220a4ca0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a4fe0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a5050 .functor AND 1, L_0x1220a4d50, L_0x1220a6890, L_0x1220a4fe0, C4<1>;
v0x1220884d0_0 .net "C1", 0 0, L_0x1220a4ca0;  1 drivers
v0x122088570_0 .net "C2", 0 0, L_0x1220a4ef0;  1 drivers
v0x122088620_0 .net "C3", 0 0, L_0x1220a4fe0;  1 drivers
v0x1220886d0_0 .net "TempOut", 0 0, L_0x1220a4d50;  1 drivers
v0x122088780_0 .net "data", 0 0, L_0x1220a5140;  1 drivers
v0x122088850_0 .net "out", 0 0, L_0x1220a5050;  1 drivers
v0x1220888e0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122088970_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x122087fa0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122087d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a4d50 .functor NAND 1, L_0x1220a4ca0, L_0x1220a4e00, C4<1>, C4<1>;
L_0x1220a4e00 .functor NAND 1, L_0x1220a4ef0, L_0x1220a4d50, C4<1>, C4<1>;
v0x1220881e0_0 .net "C2", 0 0, L_0x1220a4e00;  1 drivers
v0x122088290_0 .net "In1", 0 0, L_0x1220a4ca0;  alias, 1 drivers
v0x122088330_0 .net "In2", 0 0, L_0x1220a4ef0;  alias, 1 drivers
v0x1220883e0_0 .net "OutSR", 0 0, L_0x1220a4d50;  alias, 1 drivers
S_0x122088a30 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a51e0 .functor NAND 1, L_0x1220a5680, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5430 .functor NAND 1, L_0x1220a51e0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5520 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a5590 .functor AND 1, L_0x1220a5290, L_0x1220a6890, L_0x1220a5520, C4<1>;
v0x1220891a0_0 .net "C1", 0 0, L_0x1220a51e0;  1 drivers
v0x122089240_0 .net "C2", 0 0, L_0x1220a5430;  1 drivers
v0x1220892f0_0 .net "C3", 0 0, L_0x1220a5520;  1 drivers
v0x1220893a0_0 .net "TempOut", 0 0, L_0x1220a5290;  1 drivers
v0x122089450_0 .net "data", 0 0, L_0x1220a5680;  1 drivers
v0x122089520_0 .net "out", 0 0, L_0x1220a5590;  1 drivers
v0x1220895b0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122089640_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x122088c90 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122088a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a5290 .functor NAND 1, L_0x1220a51e0, L_0x1220a5340, C4<1>, C4<1>;
L_0x1220a5340 .functor NAND 1, L_0x1220a5430, L_0x1220a5290, C4<1>, C4<1>;
v0x122088ec0_0 .net "C2", 0 0, L_0x1220a5340;  1 drivers
v0x122088f60_0 .net "In1", 0 0, L_0x1220a51e0;  alias, 1 drivers
v0x122089000_0 .net "In2", 0 0, L_0x1220a5430;  alias, 1 drivers
v0x1220890b0_0 .net "OutSR", 0 0, L_0x1220a5290;  alias, 1 drivers
S_0x122089780 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a5720 .functor NAND 1, L_0x1220a5bc0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5970 .functor NAND 1, L_0x1220a5720, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5a60 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a5ad0 .functor AND 1, L_0x1220a57d0, L_0x1220a6890, L_0x1220a5a60, C4<1>;
v0x122089e90_0 .net "C1", 0 0, L_0x1220a5720;  1 drivers
v0x122089f30_0 .net "C2", 0 0, L_0x1220a5970;  1 drivers
v0x122089fe0_0 .net "C3", 0 0, L_0x1220a5a60;  1 drivers
v0x12208a090_0 .net "TempOut", 0 0, L_0x1220a57d0;  1 drivers
v0x12208a140_0 .net "data", 0 0, L_0x1220a5bc0;  1 drivers
v0x12208a210_0 .net "out", 0 0, L_0x1220a5ad0;  1 drivers
v0x12208a2a0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208a330_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x1220899a0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122089780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a57d0 .functor NAND 1, L_0x1220a5720, L_0x1220a5880, C4<1>, C4<1>;
L_0x1220a5880 .functor NAND 1, L_0x1220a5970, L_0x1220a57d0, C4<1>, C4<1>;
v0x122089bb0_0 .net "C2", 0 0, L_0x1220a5880;  1 drivers
v0x122089c50_0 .net "In1", 0 0, L_0x1220a5720;  alias, 1 drivers
v0x122089cf0_0 .net "In2", 0 0, L_0x1220a5970;  alias, 1 drivers
v0x122089da0_0 .net "OutSR", 0 0, L_0x1220a57d0;  alias, 1 drivers
S_0x12208a3f0 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a5c60 .functor NAND 1, L_0x1220a6100, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5eb0 .functor NAND 1, L_0x1220a5c60, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a5fa0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a6010 .functor AND 1, L_0x1220a5d10, L_0x1220a6890, L_0x1220a5fa0, C4<1>;
v0x12208ab40_0 .net "C1", 0 0, L_0x1220a5c60;  1 drivers
v0x12208abe0_0 .net "C2", 0 0, L_0x1220a5eb0;  1 drivers
v0x12208ac90_0 .net "C3", 0 0, L_0x1220a5fa0;  1 drivers
v0x12208ad40_0 .net "TempOut", 0 0, L_0x1220a5d10;  1 drivers
v0x12208adf0_0 .net "data", 0 0, L_0x1220a6100;  1 drivers
v0x12208aec0_0 .net "out", 0 0, L_0x1220a6010;  1 drivers
v0x12208af50_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208afe0_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x12208a610 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a5d10 .functor NAND 1, L_0x1220a5c60, L_0x1220a5dc0, C4<1>, C4<1>;
L_0x1220a5dc0 .functor NAND 1, L_0x1220a5eb0, L_0x1220a5d10, C4<1>, C4<1>;
v0x12208a850_0 .net "C2", 0 0, L_0x1220a5dc0;  1 drivers
v0x12208a900_0 .net "In1", 0 0, L_0x1220a5c60;  alias, 1 drivers
v0x12208a9a0_0 .net "In2", 0 0, L_0x1220a5eb0;  alias, 1 drivers
v0x12208aa50_0 .net "OutSR", 0 0, L_0x1220a5d10;  alias, 1 drivers
S_0x12208b0a0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x122085550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a61e0 .functor NAND 1, L_0x1220a48a0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a6430 .functor NAND 1, L_0x1220a61e0, L_0x1220a6890, o0x128030a00, C4<1>;
L_0x1220a6520 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a6590 .functor AND 1, L_0x1220a6290, L_0x1220a6890, L_0x1220a6520, C4<1>;
v0x12208b7f0_0 .net "C1", 0 0, L_0x1220a61e0;  1 drivers
v0x12208b890_0 .net "C2", 0 0, L_0x1220a6430;  1 drivers
v0x12208b940_0 .net "C3", 0 0, L_0x1220a6520;  1 drivers
v0x12208b9f0_0 .net "TempOut", 0 0, L_0x1220a6290;  1 drivers
v0x12208baa0_0 .net "data", 0 0, L_0x1220a48a0;  1 drivers
v0x12208bb70_0 .net "out", 0 0, L_0x1220a6590;  1 drivers
v0x12208bc00_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208bc90_0 .net "sel", 0 0, L_0x1220a6890;  alias, 1 drivers
S_0x12208b2c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a6290 .functor NAND 1, L_0x1220a61e0, L_0x1220a6340, C4<1>, C4<1>;
L_0x1220a6340 .functor NAND 1, L_0x1220a6430, L_0x1220a6290, C4<1>, C4<1>;
v0x12208b500_0 .net "C2", 0 0, L_0x1220a6340;  1 drivers
v0x12208b5b0_0 .net "In1", 0 0, L_0x1220a61e0;  alias, 1 drivers
v0x12208b650_0 .net "In2", 0 0, L_0x1220a6430;  alias, 1 drivers
v0x12208b700_0 .net "OutSR", 0 0, L_0x1220a6290;  alias, 1 drivers
S_0x121676df0 .scope module, "word5" "word8bit" 2 179, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x12220c9b0_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x12220ca60_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x12220cb00_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12220cb90_0 .net "sel", 0 0, L_0x1220a96a0;  1 drivers
L_0x1220a6d90 .part o0x128031d80, 0, 1;
L_0x1220a72d0 .part o0x128031d80, 1, 1;
L_0x1220a7a10 .part o0x128031d80, 2, 1;
L_0x1220a7f50 .part o0x128031d80, 3, 1;
L_0x1220a8490 .part o0x128031d80, 4, 1;
L_0x1220a89d0 .part o0x128031d80, 5, 1;
L_0x1220a8f10 .part o0x128031d80, 6, 1;
L_0x1220a76b0 .part o0x128031d80, 7, 1;
LS_0x1220a7750_0_0 .concat8 [ 1 1 1 1], L_0x1220a6ca0, L_0x1220a71e0, L_0x1220a7920, L_0x1220a7e60;
LS_0x1220a7750_0_4 .concat8 [ 1 1 1 1], L_0x1220a83a0, L_0x1220a88e0, L_0x1220a8e20, L_0x1220a93a0;
L_0x1220a7750 .concat8 [ 4 4 0 0], LS_0x1220a7750_0_0, LS_0x1220a7750_0_4;
S_0x121677030 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a6930 .functor NAND 1, L_0x1220a6d90, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a6b40 .functor NAND 1, L_0x1220a6930, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a6c30 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a6ca0 .functor AND 1, L_0x1220a69a0, L_0x1220a96a0, L_0x1220a6c30, C4<1>;
v0x122206a90_0 .net "C1", 0 0, L_0x1220a6930;  1 drivers
v0x122206b40_0 .net "C2", 0 0, L_0x1220a6b40;  1 drivers
v0x122206bf0_0 .net "C3", 0 0, L_0x1220a6c30;  1 drivers
v0x122206ca0_0 .net "TempOut", 0 0, L_0x1220a69a0;  1 drivers
v0x122206d30_0 .net "data", 0 0, L_0x1220a6d90;  1 drivers
v0x122206e00_0 .net "out", 0 0, L_0x1220a6ca0;  1 drivers
v0x122206ea0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122206f30_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x121677280 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x121677030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a69a0 .functor NAND 1, L_0x1220a6930, L_0x1220a6a50, C4<1>, C4<1>;
L_0x1220a6a50 .functor NAND 1, L_0x1220a6b40, L_0x1220a69a0, C4<1>, C4<1>;
v0x122206850_0 .net "C2", 0 0, L_0x1220a6a50;  1 drivers
v0x1222068e0_0 .net "In1", 0 0, L_0x1220a6930;  alias, 1 drivers
v0x122206970_0 .net "In2", 0 0, L_0x1220a6b40;  alias, 1 drivers
v0x122206a00_0 .net "OutSR", 0 0, L_0x1220a69a0;  alias, 1 drivers
S_0x122207010 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a6e30 .functor NAND 1, L_0x1220a72d0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a7080 .functor NAND 1, L_0x1220a6e30, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a7170 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a71e0 .functor AND 1, L_0x1220a6ee0, L_0x1220a96a0, L_0x1220a7170, C4<1>;
v0x122207790_0 .net "C1", 0 0, L_0x1220a6e30;  1 drivers
v0x122207830_0 .net "C2", 0 0, L_0x1220a7080;  1 drivers
v0x1222078e0_0 .net "C3", 0 0, L_0x1220a7170;  1 drivers
v0x122207990_0 .net "TempOut", 0 0, L_0x1220a6ee0;  1 drivers
v0x122207a40_0 .net "data", 0 0, L_0x1220a72d0;  1 drivers
v0x122207b10_0 .net "out", 0 0, L_0x1220a71e0;  1 drivers
v0x122207ba0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122207c30_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x122207260 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122207010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a6ee0 .functor NAND 1, L_0x1220a6e30, L_0x1220a6f90, C4<1>, C4<1>;
L_0x1220a6f90 .functor NAND 1, L_0x1220a7080, L_0x1220a6ee0, C4<1>, C4<1>;
v0x1222074a0_0 .net "C2", 0 0, L_0x1220a6f90;  1 drivers
v0x122207550_0 .net "In1", 0 0, L_0x1220a6e30;  alias, 1 drivers
v0x1222075f0_0 .net "In2", 0 0, L_0x1220a7080;  alias, 1 drivers
v0x1222076a0_0 .net "OutSR", 0 0, L_0x1220a6ee0;  alias, 1 drivers
S_0x122207d00 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a7370 .functor NAND 1, L_0x1220a7a10, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a75c0 .functor NAND 1, L_0x1220a7370, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a78b0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a7920 .functor AND 1, L_0x1220a7420, L_0x1220a96a0, L_0x1220a78b0, C4<1>;
v0x122208460_0 .net "C1", 0 0, L_0x1220a7370;  1 drivers
v0x122208500_0 .net "C2", 0 0, L_0x1220a75c0;  1 drivers
v0x1222085b0_0 .net "C3", 0 0, L_0x1220a78b0;  1 drivers
v0x122208660_0 .net "TempOut", 0 0, L_0x1220a7420;  1 drivers
v0x122208710_0 .net "data", 0 0, L_0x1220a7a10;  1 drivers
v0x1222087e0_0 .net "out", 0 0, L_0x1220a7920;  1 drivers
v0x122208870_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122208900_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x122207f40 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122207d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a7420 .functor NAND 1, L_0x1220a7370, L_0x1220a74d0, C4<1>, C4<1>;
L_0x1220a74d0 .functor NAND 1, L_0x1220a75c0, L_0x1220a7420, C4<1>, C4<1>;
v0x122208170_0 .net "C2", 0 0, L_0x1220a74d0;  1 drivers
v0x122208220_0 .net "In1", 0 0, L_0x1220a7370;  alias, 1 drivers
v0x1222082c0_0 .net "In2", 0 0, L_0x1220a75c0;  alias, 1 drivers
v0x122208370_0 .net "OutSR", 0 0, L_0x1220a7420;  alias, 1 drivers
S_0x1222089e0 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a7ab0 .functor NAND 1, L_0x1220a7f50, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a7d00 .functor NAND 1, L_0x1220a7ab0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a7df0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a7e60 .functor AND 1, L_0x1220a7b60, L_0x1220a96a0, L_0x1220a7df0, C4<1>;
v0x122209130_0 .net "C1", 0 0, L_0x1220a7ab0;  1 drivers
v0x1222091d0_0 .net "C2", 0 0, L_0x1220a7d00;  1 drivers
v0x122209280_0 .net "C3", 0 0, L_0x1220a7df0;  1 drivers
v0x122209330_0 .net "TempOut", 0 0, L_0x1220a7b60;  1 drivers
v0x1222093e0_0 .net "data", 0 0, L_0x1220a7f50;  1 drivers
v0x1222094b0_0 .net "out", 0 0, L_0x1220a7e60;  1 drivers
v0x122209540_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1222095d0_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x122208c00 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1222089e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a7b60 .functor NAND 1, L_0x1220a7ab0, L_0x1220a7c10, C4<1>, C4<1>;
L_0x1220a7c10 .functor NAND 1, L_0x1220a7d00, L_0x1220a7b60, C4<1>, C4<1>;
v0x122208e40_0 .net "C2", 0 0, L_0x1220a7c10;  1 drivers
v0x122208ef0_0 .net "In1", 0 0, L_0x1220a7ab0;  alias, 1 drivers
v0x122208f90_0 .net "In2", 0 0, L_0x1220a7d00;  alias, 1 drivers
v0x122209040_0 .net "OutSR", 0 0, L_0x1220a7b60;  alias, 1 drivers
S_0x122209690 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a7ff0 .functor NAND 1, L_0x1220a8490, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8240 .functor NAND 1, L_0x1220a7ff0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8330 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a83a0 .functor AND 1, L_0x1220a80a0, L_0x1220a96a0, L_0x1220a8330, C4<1>;
v0x122209e00_0 .net "C1", 0 0, L_0x1220a7ff0;  1 drivers
v0x122209ea0_0 .net "C2", 0 0, L_0x1220a8240;  1 drivers
v0x122209f50_0 .net "C3", 0 0, L_0x1220a8330;  1 drivers
v0x12220a000_0 .net "TempOut", 0 0, L_0x1220a80a0;  1 drivers
v0x12220a0b0_0 .net "data", 0 0, L_0x1220a8490;  1 drivers
v0x12220a180_0 .net "out", 0 0, L_0x1220a83a0;  1 drivers
v0x12220a210_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12220a2a0_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x1222098f0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122209690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a80a0 .functor NAND 1, L_0x1220a7ff0, L_0x1220a8150, C4<1>, C4<1>;
L_0x1220a8150 .functor NAND 1, L_0x1220a8240, L_0x1220a80a0, C4<1>, C4<1>;
v0x122209b20_0 .net "C2", 0 0, L_0x1220a8150;  1 drivers
v0x122209bc0_0 .net "In1", 0 0, L_0x1220a7ff0;  alias, 1 drivers
v0x122209c60_0 .net "In2", 0 0, L_0x1220a8240;  alias, 1 drivers
v0x122209d10_0 .net "OutSR", 0 0, L_0x1220a80a0;  alias, 1 drivers
S_0x12220a3e0 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a8530 .functor NAND 1, L_0x1220a89d0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8780 .functor NAND 1, L_0x1220a8530, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8870 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a88e0 .functor AND 1, L_0x1220a85e0, L_0x1220a96a0, L_0x1220a8870, C4<1>;
v0x12220aaf0_0 .net "C1", 0 0, L_0x1220a8530;  1 drivers
v0x12220ab90_0 .net "C2", 0 0, L_0x1220a8780;  1 drivers
v0x12220ac40_0 .net "C3", 0 0, L_0x1220a8870;  1 drivers
v0x12220acf0_0 .net "TempOut", 0 0, L_0x1220a85e0;  1 drivers
v0x12220ada0_0 .net "data", 0 0, L_0x1220a89d0;  1 drivers
v0x12220ae70_0 .net "out", 0 0, L_0x1220a88e0;  1 drivers
v0x12220af00_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12220af90_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x12220a600 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12220a3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a85e0 .functor NAND 1, L_0x1220a8530, L_0x1220a8690, C4<1>, C4<1>;
L_0x1220a8690 .functor NAND 1, L_0x1220a8780, L_0x1220a85e0, C4<1>, C4<1>;
v0x12220a810_0 .net "C2", 0 0, L_0x1220a8690;  1 drivers
v0x12220a8b0_0 .net "In1", 0 0, L_0x1220a8530;  alias, 1 drivers
v0x12220a950_0 .net "In2", 0 0, L_0x1220a8780;  alias, 1 drivers
v0x12220aa00_0 .net "OutSR", 0 0, L_0x1220a85e0;  alias, 1 drivers
S_0x12220b050 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a8a70 .functor NAND 1, L_0x1220a8f10, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8cc0 .functor NAND 1, L_0x1220a8a70, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a8db0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a8e20 .functor AND 1, L_0x1220a8b20, L_0x1220a96a0, L_0x1220a8db0, C4<1>;
v0x12220b7a0_0 .net "C1", 0 0, L_0x1220a8a70;  1 drivers
v0x12220b840_0 .net "C2", 0 0, L_0x1220a8cc0;  1 drivers
v0x12220b8f0_0 .net "C3", 0 0, L_0x1220a8db0;  1 drivers
v0x12220b9a0_0 .net "TempOut", 0 0, L_0x1220a8b20;  1 drivers
v0x12220ba50_0 .net "data", 0 0, L_0x1220a8f10;  1 drivers
v0x12220bb20_0 .net "out", 0 0, L_0x1220a8e20;  1 drivers
v0x12220bbb0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12220bc40_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x12220b270 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12220b050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a8b20 .functor NAND 1, L_0x1220a8a70, L_0x1220a8bd0, C4<1>, C4<1>;
L_0x1220a8bd0 .functor NAND 1, L_0x1220a8cc0, L_0x1220a8b20, C4<1>, C4<1>;
v0x12220b4b0_0 .net "C2", 0 0, L_0x1220a8bd0;  1 drivers
v0x12220b560_0 .net "In1", 0 0, L_0x1220a8a70;  alias, 1 drivers
v0x12220b600_0 .net "In2", 0 0, L_0x1220a8cc0;  alias, 1 drivers
v0x12220b6b0_0 .net "OutSR", 0 0, L_0x1220a8b20;  alias, 1 drivers
S_0x12220bd00 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x121676df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a8ff0 .functor NAND 1, L_0x1220a76b0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a9240 .functor NAND 1, L_0x1220a8ff0, L_0x1220a96a0, o0x128030a00, C4<1>;
L_0x1220a9330 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a93a0 .functor AND 1, L_0x1220a90a0, L_0x1220a96a0, L_0x1220a9330, C4<1>;
v0x12220c450_0 .net "C1", 0 0, L_0x1220a8ff0;  1 drivers
v0x12220c4f0_0 .net "C2", 0 0, L_0x1220a9240;  1 drivers
v0x12220c5a0_0 .net "C3", 0 0, L_0x1220a9330;  1 drivers
v0x12220c650_0 .net "TempOut", 0 0, L_0x1220a90a0;  1 drivers
v0x12220c700_0 .net "data", 0 0, L_0x1220a76b0;  1 drivers
v0x12220c7d0_0 .net "out", 0 0, L_0x1220a93a0;  1 drivers
v0x12220c860_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12220c8f0_0 .net "sel", 0 0, L_0x1220a96a0;  alias, 1 drivers
S_0x12220bf20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12220bd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a90a0 .functor NAND 1, L_0x1220a8ff0, L_0x1220a9150, C4<1>, C4<1>;
L_0x1220a9150 .functor NAND 1, L_0x1220a9240, L_0x1220a90a0, C4<1>, C4<1>;
v0x12220c160_0 .net "C2", 0 0, L_0x1220a9150;  1 drivers
v0x12220c210_0 .net "In1", 0 0, L_0x1220a8ff0;  alias, 1 drivers
v0x12220c2b0_0 .net "In2", 0 0, L_0x1220a9240;  alias, 1 drivers
v0x12220c360_0 .net "OutSR", 0 0, L_0x1220a90a0;  alias, 1 drivers
S_0x12220cd70 .scope module, "word6" "word8bit" 2 186, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x122091860_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x122091910_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x1220919b0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122091a40_0 .net "sel", 0 0, L_0x1220ac410;  1 drivers
L_0x1220a9ba0 .part o0x128031d80, 0, 1;
L_0x1220aa0e0 .part o0x128031d80, 1, 1;
L_0x1220aa740 .part o0x128031d80, 2, 1;
L_0x1220aac80 .part o0x128031d80, 3, 1;
L_0x1220ab1c0 .part o0x128031d80, 4, 1;
L_0x1220ab700 .part o0x128031d80, 5, 1;
L_0x1220abc40 .part o0x128031d80, 6, 1;
L_0x1220aa4c0 .part o0x128031d80, 7, 1;
LS_0x1220aa5a0_0_0 .concat8 [ 1 1 1 1], L_0x1220a9ab0, L_0x1220a9ff0, L_0x122091b40, L_0x1220aab90;
LS_0x1220aa5a0_0_4 .concat8 [ 1 1 1 1], L_0x1220ab0d0, L_0x1220ab610, L_0x1220abb50, L_0x1220ac0d0;
L_0x1220aa5a0 .concat8 [ 4 4 0 0], LS_0x1220aa5a0_0_0, LS_0x1220aa5a0_0_4;
S_0x12220cfb0 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a9740 .functor NAND 1, L_0x1220a9ba0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220a9950 .functor NAND 1, L_0x1220a9740, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220a9a40 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a9ab0 .functor AND 1, L_0x1220a97b0, L_0x1220ac410, L_0x1220a9a40, C4<1>;
v0x12220d6b0_0 .net "C1", 0 0, L_0x1220a9740;  1 drivers
v0x12220d750_0 .net "C2", 0 0, L_0x1220a9950;  1 drivers
v0x12220d800_0 .net "C3", 0 0, L_0x1220a9a40;  1 drivers
v0x12220d8b0_0 .net "TempOut", 0 0, L_0x1220a97b0;  1 drivers
v0x12220d960_0 .net "data", 0 0, L_0x1220a9ba0;  1 drivers
v0x12220da30_0 .net "out", 0 0, L_0x1220a9ab0;  1 drivers
v0x12208c020_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208c0b0_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12220d200 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12220cfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a97b0 .functor NAND 1, L_0x1220a9740, L_0x1220a9860, C4<1>, C4<1>;
L_0x1220a9860 .functor NAND 1, L_0x1220a9950, L_0x1220a97b0, C4<1>, C4<1>;
v0x12220d440_0 .net "C2", 0 0, L_0x1220a9860;  1 drivers
v0x12220d4f0_0 .net "In1", 0 0, L_0x1220a9740;  alias, 1 drivers
v0x12220d590_0 .net "In2", 0 0, L_0x1220a9950;  alias, 1 drivers
v0x12220d620_0 .net "OutSR", 0 0, L_0x1220a97b0;  alias, 1 drivers
S_0x12208c140 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220a9c40 .functor NAND 1, L_0x1220aa0e0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220a9e90 .functor NAND 1, L_0x1220a9c40, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220a9f80 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220a9ff0 .functor AND 1, L_0x1220a9cf0, L_0x1220ac410, L_0x1220a9f80, C4<1>;
v0x12208c820_0 .net "C1", 0 0, L_0x1220a9c40;  1 drivers
v0x12208c8c0_0 .net "C2", 0 0, L_0x1220a9e90;  1 drivers
v0x12208c970_0 .net "C3", 0 0, L_0x1220a9f80;  1 drivers
v0x12208ca20_0 .net "TempOut", 0 0, L_0x1220a9cf0;  1 drivers
v0x12208cad0_0 .net "data", 0 0, L_0x1220aa0e0;  1 drivers
v0x12208cba0_0 .net "out", 0 0, L_0x1220a9ff0;  1 drivers
v0x12208cc30_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208ccc0_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12208c310 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208c140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220a9cf0 .functor NAND 1, L_0x1220a9c40, L_0x1220a9da0, C4<1>, C4<1>;
L_0x1220a9da0 .functor NAND 1, L_0x1220a9e90, L_0x1220a9cf0, C4<1>, C4<1>;
v0x12208c540_0 .net "C2", 0 0, L_0x1220a9da0;  1 drivers
v0x12208c5e0_0 .net "In1", 0 0, L_0x1220a9c40;  alias, 1 drivers
v0x12208c680_0 .net "In2", 0 0, L_0x1220a9e90;  alias, 1 drivers
v0x12208c730_0 .net "OutSR", 0 0, L_0x1220a9cf0;  alias, 1 drivers
S_0x12208cd90 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220aa180 .functor NAND 1, L_0x1220aa740, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220aa3d0 .functor NAND 1, L_0x1220aa180, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x122091ad0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x122091b40 .functor AND 1, L_0x1220aa230, L_0x1220ac410, L_0x122091ad0, C4<1>;
v0x12208d4f0_0 .net "C1", 0 0, L_0x1220aa180;  1 drivers
v0x12208d590_0 .net "C2", 0 0, L_0x1220aa3d0;  1 drivers
v0x12208d640_0 .net "C3", 0 0, L_0x122091ad0;  1 drivers
v0x12208d6f0_0 .net "TempOut", 0 0, L_0x1220aa230;  1 drivers
v0x12208d7a0_0 .net "data", 0 0, L_0x1220aa740;  1 drivers
v0x12208d870_0 .net "out", 0 0, L_0x122091b40;  1 drivers
v0x12208d900_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208d990_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12208cfd0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208cd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220aa230 .functor NAND 1, L_0x1220aa180, L_0x1220aa2e0, C4<1>, C4<1>;
L_0x1220aa2e0 .functor NAND 1, L_0x1220aa3d0, L_0x1220aa230, C4<1>, C4<1>;
v0x12208d200_0 .net "C2", 0 0, L_0x1220aa2e0;  1 drivers
v0x12208d2b0_0 .net "In1", 0 0, L_0x1220aa180;  alias, 1 drivers
v0x12208d350_0 .net "In2", 0 0, L_0x1220aa3d0;  alias, 1 drivers
v0x12208d400_0 .net "OutSR", 0 0, L_0x1220aa230;  alias, 1 drivers
S_0x12208da70 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220aa7e0 .functor NAND 1, L_0x1220aac80, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220aaa30 .functor NAND 1, L_0x1220aa7e0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220aab20 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220aab90 .functor AND 1, L_0x1220aa890, L_0x1220ac410, L_0x1220aab20, C4<1>;
v0x12208e1c0_0 .net "C1", 0 0, L_0x1220aa7e0;  1 drivers
v0x12208e260_0 .net "C2", 0 0, L_0x1220aaa30;  1 drivers
v0x12208e310_0 .net "C3", 0 0, L_0x1220aab20;  1 drivers
v0x12208e3c0_0 .net "TempOut", 0 0, L_0x1220aa890;  1 drivers
v0x12208e470_0 .net "data", 0 0, L_0x1220aac80;  1 drivers
v0x12208e540_0 .net "out", 0 0, L_0x1220aab90;  1 drivers
v0x12208e5d0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208e660_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12208dc90 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208da70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220aa890 .functor NAND 1, L_0x1220aa7e0, L_0x1220aa940, C4<1>, C4<1>;
L_0x1220aa940 .functor NAND 1, L_0x1220aaa30, L_0x1220aa890, C4<1>, C4<1>;
v0x12208ded0_0 .net "C2", 0 0, L_0x1220aa940;  1 drivers
v0x12208df80_0 .net "In1", 0 0, L_0x1220aa7e0;  alias, 1 drivers
v0x12208e020_0 .net "In2", 0 0, L_0x1220aaa30;  alias, 1 drivers
v0x12208e0d0_0 .net "OutSR", 0 0, L_0x1220aa890;  alias, 1 drivers
S_0x12208e720 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220aad20 .functor NAND 1, L_0x1220ab1c0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220aaf70 .functor NAND 1, L_0x1220aad20, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220ab060 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ab0d0 .functor AND 1, L_0x1220aadd0, L_0x1220ac410, L_0x1220ab060, C4<1>;
v0x12208ee90_0 .net "C1", 0 0, L_0x1220aad20;  1 drivers
v0x12208ef30_0 .net "C2", 0 0, L_0x1220aaf70;  1 drivers
v0x12208efe0_0 .net "C3", 0 0, L_0x1220ab060;  1 drivers
v0x12208f090_0 .net "TempOut", 0 0, L_0x1220aadd0;  1 drivers
v0x12208f140_0 .net "data", 0 0, L_0x1220ab1c0;  1 drivers
v0x12208f210_0 .net "out", 0 0, L_0x1220ab0d0;  1 drivers
v0x12208f2a0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208f330_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12208e980 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208e720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220aadd0 .functor NAND 1, L_0x1220aad20, L_0x1220aae80, C4<1>, C4<1>;
L_0x1220aae80 .functor NAND 1, L_0x1220aaf70, L_0x1220aadd0, C4<1>, C4<1>;
v0x12208ebb0_0 .net "C2", 0 0, L_0x1220aae80;  1 drivers
v0x12208ec50_0 .net "In1", 0 0, L_0x1220aad20;  alias, 1 drivers
v0x12208ecf0_0 .net "In2", 0 0, L_0x1220aaf70;  alias, 1 drivers
v0x12208eda0_0 .net "OutSR", 0 0, L_0x1220aadd0;  alias, 1 drivers
S_0x12208f470 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ab260 .functor NAND 1, L_0x1220ab700, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220ab4b0 .functor NAND 1, L_0x1220ab260, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220ab5a0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ab610 .functor AND 1, L_0x1220ab310, L_0x1220ac410, L_0x1220ab5a0, C4<1>;
v0x12208f980_0 .net "C1", 0 0, L_0x1220ab260;  1 drivers
v0x12208fa40_0 .net "C2", 0 0, L_0x1220ab4b0;  1 drivers
v0x12208faf0_0 .net "C3", 0 0, L_0x1220ab5a0;  1 drivers
v0x12208fba0_0 .net "TempOut", 0 0, L_0x1220ab310;  1 drivers
v0x12208fc50_0 .net "data", 0 0, L_0x1220ab700;  1 drivers
v0x12208fd20_0 .net "out", 0 0, L_0x1220ab610;  1 drivers
v0x12208fdb0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x12208fe40_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x12208f690 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ab310 .functor NAND 1, L_0x1220ab260, L_0x1220ab3c0, C4<1>, C4<1>;
L_0x1220ab3c0 .functor NAND 1, L_0x1220ab4b0, L_0x1220ab310, C4<1>, C4<1>;
v0x111604150_0 .net "C2", 0 0, L_0x1220ab3c0;  1 drivers
v0x111604200_0 .net "In1", 0 0, L_0x1220ab260;  alias, 1 drivers
v0x12208f800_0 .net "In2", 0 0, L_0x1220ab4b0;  alias, 1 drivers
v0x12208f890_0 .net "OutSR", 0 0, L_0x1220ab310;  alias, 1 drivers
S_0x12208ff00 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ab7a0 .functor NAND 1, L_0x1220abc40, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220ab9f0 .functor NAND 1, L_0x1220ab7a0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220abae0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220abb50 .functor AND 1, L_0x1220ab850, L_0x1220ac410, L_0x1220abae0, C4<1>;
v0x122090650_0 .net "C1", 0 0, L_0x1220ab7a0;  1 drivers
v0x1220906f0_0 .net "C2", 0 0, L_0x1220ab9f0;  1 drivers
v0x1220907a0_0 .net "C3", 0 0, L_0x1220abae0;  1 drivers
v0x122090850_0 .net "TempOut", 0 0, L_0x1220ab850;  1 drivers
v0x122090900_0 .net "data", 0 0, L_0x1220abc40;  1 drivers
v0x1220909d0_0 .net "out", 0 0, L_0x1220abb50;  1 drivers
v0x122090a60_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122090af0_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x122090120 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12208ff00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ab850 .functor NAND 1, L_0x1220ab7a0, L_0x1220ab900, C4<1>, C4<1>;
L_0x1220ab900 .functor NAND 1, L_0x1220ab9f0, L_0x1220ab850, C4<1>, C4<1>;
v0x122090360_0 .net "C2", 0 0, L_0x1220ab900;  1 drivers
v0x122090410_0 .net "In1", 0 0, L_0x1220ab7a0;  alias, 1 drivers
v0x1220904b0_0 .net "In2", 0 0, L_0x1220ab9f0;  alias, 1 drivers
v0x122090560_0 .net "OutSR", 0 0, L_0x1220ab850;  alias, 1 drivers
S_0x122090bb0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x12220cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220abd20 .functor NAND 1, L_0x1220aa4c0, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220abf70 .functor NAND 1, L_0x1220abd20, L_0x1220ac410, o0x128030a00, C4<1>;
L_0x1220ac060 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ac0d0 .functor AND 1, L_0x1220abdd0, L_0x1220ac410, L_0x1220ac060, C4<1>;
v0x122091300_0 .net "C1", 0 0, L_0x1220abd20;  1 drivers
v0x1220913a0_0 .net "C2", 0 0, L_0x1220abf70;  1 drivers
v0x122091450_0 .net "C3", 0 0, L_0x1220ac060;  1 drivers
v0x122091500_0 .net "TempOut", 0 0, L_0x1220abdd0;  1 drivers
v0x1220915b0_0 .net "data", 0 0, L_0x1220aa4c0;  1 drivers
v0x122091680_0 .net "out", 0 0, L_0x1220ac0d0;  1 drivers
v0x122091710_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220917a0_0 .net "sel", 0 0, L_0x1220ac410;  alias, 1 drivers
S_0x122090dd0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122090bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220abdd0 .functor NAND 1, L_0x1220abd20, L_0x1220abe80, C4<1>, C4<1>;
L_0x1220abe80 .functor NAND 1, L_0x1220abf70, L_0x1220abdd0, C4<1>, C4<1>;
v0x122091010_0 .net "C2", 0 0, L_0x1220abe80;  1 drivers
v0x1220910c0_0 .net "In1", 0 0, L_0x1220abd20;  alias, 1 drivers
v0x122091160_0 .net "In2", 0 0, L_0x1220abf70;  alias, 1 drivers
v0x122091210_0 .net "OutSR", 0 0, L_0x1220abdd0;  alias, 1 drivers
S_0x122091c20 .scope module, "word7" "word8bit" 2 193, 2 5 0, S_0x12202bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x122098480_0 .net "data_in", 7 0, o0x128031d80;  alias, 0 drivers
v0x122098530_0 .net8 "data_out", 7 0, RS_0x128031db0;  alias, 8 drivers
v0x1220985d0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122098660_0 .net "sel", 0 0, L_0x1220af630;  1 drivers
L_0x1220aca30 .part o0x128031d80, 0, 1;
L_0x1220acf70 .part o0x128031d80, 1, 1;
L_0x1220ad5d0 .part o0x128031d80, 2, 1;
L_0x1220adbb0 .part o0x128031d80, 3, 1;
L_0x1220ae170 .part o0x128031d80, 4, 1;
L_0x1220ae740 .part o0x128031d80, 5, 1;
L_0x1220aed00 .part o0x128031d80, 6, 1;
L_0x1220ad350 .part o0x128031d80, 7, 1;
LS_0x1220ad430_0_0 .concat8 [ 1 1 1 1], L_0x1220ac940, L_0x1220ace80, L_0x122098760, L_0x1220adaa0;
LS_0x1220ad430_0_4 .concat8 [ 1 1 1 1], L_0x1220ae060, L_0x1220ae630, L_0x1220aebf0, L_0x1220af1d0;
L_0x1220ad430 .concat8 [ 4 4 0 0], LS_0x1220ad430_0_0, LS_0x1220ad430_0_4;
S_0x122091e60 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ac610 .functor NAND 1, L_0x1220aca30, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ac7e0 .functor NAND 1, L_0x1220ac610, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ac8d0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ac940 .functor AND 1, L_0x1220ac680, L_0x1220af630, L_0x1220ac8d0, C4<1>;
v0x1220925a0_0 .net "C1", 0 0, L_0x1220ac610;  1 drivers
v0x122092640_0 .net "C2", 0 0, L_0x1220ac7e0;  1 drivers
v0x1220926f0_0 .net "C3", 0 0, L_0x1220ac8d0;  1 drivers
v0x1220927a0_0 .net "TempOut", 0 0, L_0x1220ac680;  1 drivers
v0x122092850_0 .net "data", 0 0, L_0x1220aca30;  1 drivers
v0x122092920_0 .net "out", 0 0, L_0x1220ac940;  1 drivers
v0x1220929b0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122092a40_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x1220920b0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122091e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ac680 .functor NAND 1, L_0x1220ac610, L_0x1220ac6f0, C4<1>, C4<1>;
L_0x1220ac6f0 .functor NAND 1, L_0x1220ac7e0, L_0x1220ac680, C4<1>, C4<1>;
v0x1220922f0_0 .net "C2", 0 0, L_0x1220ac6f0;  1 drivers
v0x1220923a0_0 .net "In1", 0 0, L_0x1220ac610;  alias, 1 drivers
v0x122092440_0 .net "In2", 0 0, L_0x1220ac7e0;  alias, 1 drivers
v0x1220924d0_0 .net "OutSR", 0 0, L_0x1220ac680;  alias, 1 drivers
S_0x122092b10 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220acad0 .functor NAND 1, L_0x1220acf70, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220acd20 .functor NAND 1, L_0x1220acad0, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ace10 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ace80 .functor AND 1, L_0x1220acb80, L_0x1220af630, L_0x1220ace10, C4<1>;
v0x122093260_0 .net "C1", 0 0, L_0x1220acad0;  1 drivers
v0x122093300_0 .net "C2", 0 0, L_0x1220acd20;  1 drivers
v0x1220933b0_0 .net "C3", 0 0, L_0x1220ace10;  1 drivers
v0x122093460_0 .net "TempOut", 0 0, L_0x1220acb80;  1 drivers
v0x122093510_0 .net "data", 0 0, L_0x1220acf70;  1 drivers
v0x1220935e0_0 .net "out", 0 0, L_0x1220ace80;  1 drivers
v0x122093670_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122093700_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x122092d40 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122092b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220acb80 .functor NAND 1, L_0x1220acad0, L_0x1220acc30, C4<1>, C4<1>;
L_0x1220acc30 .functor NAND 1, L_0x1220acd20, L_0x1220acb80, C4<1>, C4<1>;
v0x122092f70_0 .net "C2", 0 0, L_0x1220acc30;  1 drivers
v0x122093020_0 .net "In1", 0 0, L_0x1220acad0;  alias, 1 drivers
v0x1220930c0_0 .net "In2", 0 0, L_0x1220acd20;  alias, 1 drivers
v0x122093170_0 .net "OutSR", 0 0, L_0x1220acb80;  alias, 1 drivers
S_0x1220937d0 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ad010 .functor NAND 1, L_0x1220ad5d0, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ad260 .functor NAND 1, L_0x1220ad010, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220986f0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x122098760 .functor AND 1, L_0x1220ad0c0, L_0x1220af630, L_0x1220986f0, C4<1>;
v0x122093f30_0 .net "C1", 0 0, L_0x1220ad010;  1 drivers
v0x122093fd0_0 .net "C2", 0 0, L_0x1220ad260;  1 drivers
v0x122094080_0 .net "C3", 0 0, L_0x1220986f0;  1 drivers
v0x122094130_0 .net "TempOut", 0 0, L_0x1220ad0c0;  1 drivers
v0x1220941e0_0 .net "data", 0 0, L_0x1220ad5d0;  1 drivers
v0x1220942b0_0 .net "out", 0 0, L_0x122098760;  1 drivers
v0x122094340_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220943d0_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x122093a10 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220937d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ad0c0 .functor NAND 1, L_0x1220ad010, L_0x1220ad170, C4<1>, C4<1>;
L_0x1220ad170 .functor NAND 1, L_0x1220ad260, L_0x1220ad0c0, C4<1>, C4<1>;
v0x122093c40_0 .net "C2", 0 0, L_0x1220ad170;  1 drivers
v0x122093cf0_0 .net "In1", 0 0, L_0x1220ad010;  alias, 1 drivers
v0x122093d90_0 .net "In2", 0 0, L_0x1220ad260;  alias, 1 drivers
v0x122093e40_0 .net "OutSR", 0 0, L_0x1220ad0c0;  alias, 1 drivers
S_0x1220944b0 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ad6b0 .functor NAND 1, L_0x1220adbb0, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ad940 .functor NAND 1, L_0x1220ad6b0, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ada30 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220adaa0 .functor AND 1, L_0x1220ad760, L_0x1220af630, L_0x1220ada30, C4<1>;
v0x122094c00_0 .net "C1", 0 0, L_0x1220ad6b0;  1 drivers
v0x122094ca0_0 .net "C2", 0 0, L_0x1220ad940;  1 drivers
v0x122094d50_0 .net "C3", 0 0, L_0x1220ada30;  1 drivers
v0x122094e00_0 .net "TempOut", 0 0, L_0x1220ad760;  1 drivers
v0x122094eb0_0 .net "data", 0 0, L_0x1220adbb0;  1 drivers
v0x122094f80_0 .net "out", 0 0, L_0x1220adaa0;  1 drivers
v0x122095010_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220950a0_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x1220946d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220944b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ad760 .functor NAND 1, L_0x1220ad6b0, L_0x1220ad830, C4<1>, C4<1>;
L_0x1220ad830 .functor NAND 1, L_0x1220ad940, L_0x1220ad760, C4<1>, C4<1>;
v0x122094910_0 .net "C2", 0 0, L_0x1220ad830;  1 drivers
v0x1220949c0_0 .net "In1", 0 0, L_0x1220ad6b0;  alias, 1 drivers
v0x122094a60_0 .net "In2", 0 0, L_0x1220ad940;  alias, 1 drivers
v0x122094b10_0 .net "OutSR", 0 0, L_0x1220ad760;  alias, 1 drivers
S_0x122095160 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220adc90 .functor NAND 1, L_0x1220ae170, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220adf00 .functor NAND 1, L_0x1220adc90, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220adff0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ae060 .functor AND 1, L_0x1220add40, L_0x1220af630, L_0x1220adff0, C4<1>;
v0x1220958d0_0 .net "C1", 0 0, L_0x1220adc90;  1 drivers
v0x122095970_0 .net "C2", 0 0, L_0x1220adf00;  1 drivers
v0x122095a20_0 .net "C3", 0 0, L_0x1220adff0;  1 drivers
v0x122095ad0_0 .net "TempOut", 0 0, L_0x1220add40;  1 drivers
v0x122095b80_0 .net "data", 0 0, L_0x1220ae170;  1 drivers
v0x122095c50_0 .net "out", 0 0, L_0x1220ae060;  1 drivers
v0x122095ce0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122095d70_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x1220953c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122095160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220add40 .functor NAND 1, L_0x1220adc90, L_0x1220addf0, C4<1>, C4<1>;
L_0x1220addf0 .functor NAND 1, L_0x1220adf00, L_0x1220add40, C4<1>, C4<1>;
v0x1220955f0_0 .net "C2", 0 0, L_0x1220addf0;  1 drivers
v0x122095690_0 .net "In1", 0 0, L_0x1220adc90;  alias, 1 drivers
v0x122095730_0 .net "In2", 0 0, L_0x1220adf00;  alias, 1 drivers
v0x1220957e0_0 .net "OutSR", 0 0, L_0x1220add40;  alias, 1 drivers
S_0x122095eb0 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ae280 .functor NAND 1, L_0x1220ae740, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ae4d0 .functor NAND 1, L_0x1220ae280, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220ae5c0 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220ae630 .functor AND 1, L_0x1220ae330, L_0x1220af630, L_0x1220ae5c0, C4<1>;
v0x1220965c0_0 .net "C1", 0 0, L_0x1220ae280;  1 drivers
v0x122096660_0 .net "C2", 0 0, L_0x1220ae4d0;  1 drivers
v0x122096710_0 .net "C3", 0 0, L_0x1220ae5c0;  1 drivers
v0x1220967c0_0 .net "TempOut", 0 0, L_0x1220ae330;  1 drivers
v0x122096870_0 .net "data", 0 0, L_0x1220ae740;  1 drivers
v0x122096940_0 .net "out", 0 0, L_0x1220ae630;  1 drivers
v0x1220969d0_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122096a60_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x1220960d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122095eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ae330 .functor NAND 1, L_0x1220ae280, L_0x1220ae3e0, C4<1>, C4<1>;
L_0x1220ae3e0 .functor NAND 1, L_0x1220ae4d0, L_0x1220ae330, C4<1>, C4<1>;
v0x1220962e0_0 .net "C2", 0 0, L_0x1220ae3e0;  1 drivers
v0x122096380_0 .net "In1", 0 0, L_0x1220ae280;  alias, 1 drivers
v0x122096420_0 .net "In2", 0 0, L_0x1220ae4d0;  alias, 1 drivers
v0x1220964d0_0 .net "OutSR", 0 0, L_0x1220ae330;  alias, 1 drivers
S_0x122096b20 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220ae820 .functor NAND 1, L_0x1220aed00, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220aea90 .functor NAND 1, L_0x1220ae820, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220aeb80 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220aebf0 .functor AND 1, L_0x1220ae8d0, L_0x1220af630, L_0x1220aeb80, C4<1>;
v0x122097270_0 .net "C1", 0 0, L_0x1220ae820;  1 drivers
v0x122097310_0 .net "C2", 0 0, L_0x1220aea90;  1 drivers
v0x1220973c0_0 .net "C3", 0 0, L_0x1220aeb80;  1 drivers
v0x122097470_0 .net "TempOut", 0 0, L_0x1220ae8d0;  1 drivers
v0x122097520_0 .net "data", 0 0, L_0x1220aed00;  1 drivers
v0x1220975f0_0 .net "out", 0 0, L_0x1220aebf0;  1 drivers
v0x122097680_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x122097710_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x122096d40 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122096b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220ae8d0 .functor NAND 1, L_0x1220ae820, L_0x1220ae980, C4<1>, C4<1>;
L_0x1220ae980 .functor NAND 1, L_0x1220aea90, L_0x1220ae8d0, C4<1>, C4<1>;
v0x122096f80_0 .net "C2", 0 0, L_0x1220ae980;  1 drivers
v0x122097030_0 .net "In1", 0 0, L_0x1220ae820;  alias, 1 drivers
v0x1220970d0_0 .net "In2", 0 0, L_0x1220aea90;  alias, 1 drivers
v0x122097180_0 .net "OutSR", 0 0, L_0x1220ae8d0;  alias, 1 drivers
S_0x1220977d0 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x122091c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220aee20 .functor NAND 1, L_0x1220ad350, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220af070 .functor NAND 1, L_0x1220aee20, L_0x1220af630, o0x128030a00, C4<1>;
L_0x1220af160 .functor NOT 1, o0x128030a00, C4<0>, C4<0>, C4<0>;
L_0x1220af1d0 .functor AND 1, L_0x1220aeed0, L_0x1220af630, L_0x1220af160, C4<1>;
v0x122097f20_0 .net "C1", 0 0, L_0x1220aee20;  1 drivers
v0x122097fc0_0 .net "C2", 0 0, L_0x1220af070;  1 drivers
v0x122098070_0 .net "C3", 0 0, L_0x1220af160;  1 drivers
v0x122098120_0 .net "TempOut", 0 0, L_0x1220aeed0;  1 drivers
v0x1220981d0_0 .net "data", 0 0, L_0x1220ad350;  1 drivers
v0x1220982a0_0 .net "out", 0 0, L_0x1220af1d0;  1 drivers
v0x122098330_0 .net "rw", 0 0, o0x128030a00;  alias, 0 drivers
v0x1220983c0_0 .net "sel", 0 0, L_0x1220af630;  alias, 1 drivers
S_0x1220979f0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1220977d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220aeed0 .functor NAND 1, L_0x1220aee20, L_0x1220aef80, C4<1>, C4<1>;
L_0x1220aef80 .functor NAND 1, L_0x1220af070, L_0x1220aeed0, C4<1>, C4<1>;
v0x122097c30_0 .net "C2", 0 0, L_0x1220aef80;  1 drivers
v0x122097ce0_0 .net "In1", 0 0, L_0x1220aee20;  alias, 1 drivers
v0x122097d80_0 .net "In2", 0 0, L_0x1220af070;  alias, 1 drivers
v0x122097e30_0 .net "OutSR", 0 0, L_0x1220aeed0;  alias, 1 drivers
S_0x122033ff0 .scope module, "word8bit_tb" "word8bit_tb" 4 4;
 .timescale -9 -12;
v0x12209fad0_0 .var "clk", 0 0;
v0x12209fb60_0 .var "data_in", 7 0;
v0x12209fbf0_0 .net "data_out", 7 0, L_0x1220b03d0;  1 drivers
v0x12209fc80_0 .var "rw", 0 0;
v0x12209fd10_0 .var "sel", 0 0;
S_0x122098da0 .scope module, "uut" "word8bit" 4 12, 2 5 0, S_0x122033ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x12209f630_0 .net "data_in", 7 0, v0x12209fb60_0;  1 drivers
v0x12209f6f0_0 .net "data_out", 7 0, L_0x1220b03d0;  alias, 1 drivers
v0x12209f790_0 .net "rw", 0 0, v0x12209fc80_0;  1 drivers
v0x12209f940_0 .net "sel", 0 0, v0x12209fd10_0;  1 drivers
L_0x1220afb30 .part v0x12209fb60_0, 0, 1;
L_0x1220b00b0 .part v0x12209fb60_0, 1, 1;
L_0x1220b0850 .part v0x12209fb60_0, 2, 1;
L_0x1220b0e30 .part v0x12209fb60_0, 3, 1;
L_0x1220b13f0 .part v0x12209fb60_0, 4, 1;
L_0x1220b19c0 .part v0x12209fb60_0, 5, 1;
L_0x1220b1f80 .part v0x12209fb60_0, 6, 1;
L_0x1220b02f0 .part v0x12209fb60_0, 7, 1;
LS_0x1220b03d0_0_0 .concat8 [ 1 1 1 1], L_0x1220afa40, L_0x1220affc0, L_0x1220b0760, L_0x1220b0d20;
LS_0x1220b03d0_0_4 .concat8 [ 1 1 1 1], L_0x1220b12e0, L_0x1220b18b0, L_0x1220b1e70, L_0x1220b0200;
L_0x1220b03d0 .concat8 [ 4 4 0 0], LS_0x1220b03d0_0_0, LS_0x1220b03d0_0_4;
S_0x122098f90 .scope module, "bit0" "bitcell" 2 13, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220af6d0 .functor NAND 1, L_0x1220afb30, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220af8e0 .functor NAND 1, L_0x1220af6d0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220af9d0 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220afa40 .functor AND 1, L_0x1220af740, v0x12209fd10_0, L_0x1220af9d0, C4<1>;
v0x1220996d0_0 .net "C1", 0 0, L_0x1220af6d0;  1 drivers
v0x122099770_0 .net "C2", 0 0, L_0x1220af8e0;  1 drivers
v0x122099820_0 .net "C3", 0 0, L_0x1220af9d0;  1 drivers
v0x1220998d0_0 .net "TempOut", 0 0, L_0x1220af740;  1 drivers
v0x122099980_0 .net "data", 0 0, L_0x1220afb30;  1 drivers
v0x122099a50_0 .net "out", 0 0, L_0x1220afa40;  1 drivers
v0x122099ae0_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x122099b70_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x1220991d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122098f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220af740 .functor NAND 1, L_0x1220af6d0, L_0x1220af7f0, C4<1>, C4<1>;
L_0x1220af7f0 .functor NAND 1, L_0x1220af8e0, L_0x1220af740, C4<1>, C4<1>;
v0x122099410_0 .net "C2", 0 0, L_0x1220af7f0;  1 drivers
v0x1220994c0_0 .net "In1", 0 0, L_0x1220af6d0;  alias, 1 drivers
v0x122099560_0 .net "In2", 0 0, L_0x1220af8e0;  alias, 1 drivers
v0x1220995f0_0 .net "OutSR", 0 0, L_0x1220af740;  alias, 1 drivers
S_0x122099c50 .scope module, "bit1" "bitcell" 2 20, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220afc10 .functor NAND 1, L_0x1220b00b0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220afe60 .functor NAND 1, L_0x1220afc10, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220aff50 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220affc0 .functor AND 1, L_0x1220afcc0, v0x12209fd10_0, L_0x1220aff50, C4<1>;
v0x12209a3a0_0 .net "C1", 0 0, L_0x1220afc10;  1 drivers
v0x12209a440_0 .net "C2", 0 0, L_0x1220afe60;  1 drivers
v0x12209a4f0_0 .net "C3", 0 0, L_0x1220aff50;  1 drivers
v0x12209a5a0_0 .net "TempOut", 0 0, L_0x1220afcc0;  1 drivers
v0x12209a650_0 .net "data", 0 0, L_0x1220b00b0;  1 drivers
v0x12209a720_0 .net "out", 0 0, L_0x1220affc0;  1 drivers
v0x12209a7b0_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209a840_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x122099e80 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x122099c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220afcc0 .functor NAND 1, L_0x1220afc10, L_0x1220afd70, C4<1>, C4<1>;
L_0x1220afd70 .functor NAND 1, L_0x1220afe60, L_0x1220afcc0, C4<1>, C4<1>;
v0x12209a0b0_0 .net "C2", 0 0, L_0x1220afd70;  1 drivers
v0x12209a160_0 .net "In1", 0 0, L_0x1220afc10;  alias, 1 drivers
v0x12209a200_0 .net "In2", 0 0, L_0x1220afe60;  alias, 1 drivers
v0x12209a2b0_0 .net "OutSR", 0 0, L_0x1220afcc0;  alias, 1 drivers
S_0x12209a920 .scope module, "bit2" "bitcell" 2 27, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b0150 .functor NAND 1, L_0x1220b0850, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b0600 .functor NAND 1, L_0x1220b0150, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b06f0 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b0760 .functor AND 1, L_0x12209f840, v0x12209fd10_0, L_0x1220b06f0, C4<1>;
v0x12209b080_0 .net "C1", 0 0, L_0x1220b0150;  1 drivers
v0x12209b120_0 .net "C2", 0 0, L_0x1220b0600;  1 drivers
v0x12209b1d0_0 .net "C3", 0 0, L_0x1220b06f0;  1 drivers
v0x12209b280_0 .net "TempOut", 0 0, L_0x12209f840;  1 drivers
v0x12209b330_0 .net "data", 0 0, L_0x1220b0850;  1 drivers
v0x12209b400_0 .net "out", 0 0, L_0x1220b0760;  1 drivers
v0x12209b490_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209b560_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209ab60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209a920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x12209f840 .functor NAND 1, L_0x1220b0150, L_0x12209f9d0, C4<1>, C4<1>;
L_0x12209f9d0 .functor NAND 1, L_0x1220b0600, L_0x12209f840, C4<1>, C4<1>;
v0x12209ad90_0 .net "C2", 0 0, L_0x12209f9d0;  1 drivers
v0x12209ae40_0 .net "In1", 0 0, L_0x1220b0150;  alias, 1 drivers
v0x12209aee0_0 .net "In2", 0 0, L_0x1220b0600;  alias, 1 drivers
v0x12209af90_0 .net "OutSR", 0 0, L_0x12209f840;  alias, 1 drivers
S_0x12209b630 .scope module, "bit3" "bitcell" 2 34, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b0970 .functor NAND 1, L_0x1220b0e30, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b0bc0 .functor NAND 1, L_0x1220b0970, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b0cb0 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b0d20 .functor AND 1, L_0x1220b09e0, v0x12209fd10_0, L_0x1220b0cb0, C4<1>;
v0x12209bd70_0 .net "C1", 0 0, L_0x1220b0970;  1 drivers
v0x12209be10_0 .net "C2", 0 0, L_0x1220b0bc0;  1 drivers
v0x12209bec0_0 .net "C3", 0 0, L_0x1220b0cb0;  1 drivers
v0x12209bf70_0 .net "TempOut", 0 0, L_0x1220b09e0;  1 drivers
v0x12209c020_0 .net "data", 0 0, L_0x1220b0e30;  1 drivers
v0x12209c0f0_0 .net "out", 0 0, L_0x1220b0d20;  1 drivers
v0x12209c180_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209c210_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209b850 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220b09e0 .functor NAND 1, L_0x1220b0970, L_0x1220b0ab0, C4<1>, C4<1>;
L_0x1220b0ab0 .functor NAND 1, L_0x1220b0bc0, L_0x1220b09e0, C4<1>, C4<1>;
v0x12209ba80_0 .net "C2", 0 0, L_0x1220b0ab0;  1 drivers
v0x12209bb30_0 .net "In1", 0 0, L_0x1220b0970;  alias, 1 drivers
v0x12209bbd0_0 .net "In2", 0 0, L_0x1220b0bc0;  alias, 1 drivers
v0x12209bc80_0 .net "OutSR", 0 0, L_0x1220b09e0;  alias, 1 drivers
S_0x12209c2d0 .scope module, "bit4" "bitcell" 2 41, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b0f10 .functor NAND 1, L_0x1220b13f0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1180 .functor NAND 1, L_0x1220b0f10, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1270 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b12e0 .functor AND 1, L_0x1220b0fc0, v0x12209fd10_0, L_0x1220b1270, C4<1>;
v0x12209ca40_0 .net "C1", 0 0, L_0x1220b0f10;  1 drivers
v0x12209cae0_0 .net "C2", 0 0, L_0x1220b1180;  1 drivers
v0x12209cb90_0 .net "C3", 0 0, L_0x1220b1270;  1 drivers
v0x12209cc40_0 .net "TempOut", 0 0, L_0x1220b0fc0;  1 drivers
v0x12209ccf0_0 .net "data", 0 0, L_0x1220b13f0;  1 drivers
v0x12209cdc0_0 .net "out", 0 0, L_0x1220b12e0;  1 drivers
v0x12209ce50_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209cf60_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209c530 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209c2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220b0fc0 .functor NAND 1, L_0x1220b0f10, L_0x1220b1070, C4<1>, C4<1>;
L_0x1220b1070 .functor NAND 1, L_0x1220b1180, L_0x1220b0fc0, C4<1>, C4<1>;
v0x12209c760_0 .net "C2", 0 0, L_0x1220b1070;  1 drivers
v0x12209c800_0 .net "In1", 0 0, L_0x1220b0f10;  alias, 1 drivers
v0x12209c8a0_0 .net "In2", 0 0, L_0x1220b1180;  alias, 1 drivers
v0x12209c950_0 .net "OutSR", 0 0, L_0x1220b0fc0;  alias, 1 drivers
S_0x12209d070 .scope module, "bit5" "bitcell" 2 48, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b1500 .functor NAND 1, L_0x1220b19c0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1750 .functor NAND 1, L_0x1220b1500, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1840 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b18b0 .functor AND 1, L_0x1220b15b0, v0x12209fd10_0, L_0x1220b1840, C4<1>;
v0x12209d770_0 .net "C1", 0 0, L_0x1220b1500;  1 drivers
v0x12209d810_0 .net "C2", 0 0, L_0x1220b1750;  1 drivers
v0x12209d8c0_0 .net "C3", 0 0, L_0x1220b1840;  1 drivers
v0x12209d970_0 .net "TempOut", 0 0, L_0x1220b15b0;  1 drivers
v0x12209da20_0 .net "data", 0 0, L_0x1220b19c0;  1 drivers
v0x12209daf0_0 .net "out", 0 0, L_0x1220b18b0;  1 drivers
v0x12209db80_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209dc10_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209d290 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209d070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220b15b0 .functor NAND 1, L_0x1220b1500, L_0x1220b1660, C4<1>, C4<1>;
L_0x1220b1660 .functor NAND 1, L_0x1220b1750, L_0x1220b15b0, C4<1>, C4<1>;
v0x12209d4a0_0 .net "C2", 0 0, L_0x1220b1660;  1 drivers
v0x12209d530_0 .net "In1", 0 0, L_0x1220b1500;  alias, 1 drivers
v0x12209d5d0_0 .net "In2", 0 0, L_0x1220b1750;  alias, 1 drivers
v0x12209d680_0 .net "OutSR", 0 0, L_0x1220b15b0;  alias, 1 drivers
S_0x12209dcd0 .scope module, "bit6" "bitcell" 2 55, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b1aa0 .functor NAND 1, L_0x1220b1f80, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1d10 .functor NAND 1, L_0x1220b1aa0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b1e00 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b1e70 .functor AND 1, L_0x1220b1b50, v0x12209fd10_0, L_0x1220b1e00, C4<1>;
v0x12209e420_0 .net "C1", 0 0, L_0x1220b1aa0;  1 drivers
v0x12209e4c0_0 .net "C2", 0 0, L_0x1220b1d10;  1 drivers
v0x12209e570_0 .net "C3", 0 0, L_0x1220b1e00;  1 drivers
v0x12209e620_0 .net "TempOut", 0 0, L_0x1220b1b50;  1 drivers
v0x12209e6d0_0 .net "data", 0 0, L_0x1220b1f80;  1 drivers
v0x12209e7a0_0 .net "out", 0 0, L_0x1220b1e70;  1 drivers
v0x12209e830_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209e8c0_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209def0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220b1b50 .functor NAND 1, L_0x1220b1aa0, L_0x1220b1c00, C4<1>, C4<1>;
L_0x1220b1c00 .functor NAND 1, L_0x1220b1d10, L_0x1220b1b50, C4<1>, C4<1>;
v0x12209e130_0 .net "C2", 0 0, L_0x1220b1c00;  1 drivers
v0x12209e1e0_0 .net "In1", 0 0, L_0x1220b1aa0;  alias, 1 drivers
v0x12209e280_0 .net "In2", 0 0, L_0x1220b1d10;  alias, 1 drivers
v0x12209e330_0 .net "OutSR", 0 0, L_0x1220b1b50;  alias, 1 drivers
S_0x12209e980 .scope module, "bit7" "bitcell" 2 62, 3 14 0, S_0x122098da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1220b08f0 .functor NAND 1, L_0x1220b02f0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x1220b2380 .functor NAND 1, L_0x1220b08f0, v0x12209fd10_0, v0x12209fc80_0, C4<1>;
L_0x121676cf0 .functor NOT 1, v0x12209fc80_0, C4<0>, C4<0>, C4<0>;
L_0x1220b0200 .functor AND 1, L_0x1220b21e0, v0x12209fd10_0, L_0x121676cf0, C4<1>;
v0x12209f0d0_0 .net "C1", 0 0, L_0x1220b08f0;  1 drivers
v0x12209f170_0 .net "C2", 0 0, L_0x1220b2380;  1 drivers
v0x12209f220_0 .net "C3", 0 0, L_0x121676cf0;  1 drivers
v0x12209f2d0_0 .net "TempOut", 0 0, L_0x1220b21e0;  1 drivers
v0x12209f380_0 .net "data", 0 0, L_0x1220b02f0;  1 drivers
v0x12209f450_0 .net "out", 0 0, L_0x1220b0200;  1 drivers
v0x12209f4e0_0 .net "rw", 0 0, v0x12209fc80_0;  alias, 1 drivers
v0x12209f570_0 .net "sel", 0 0, v0x12209fd10_0;  alias, 1 drivers
S_0x12209eba0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x12209e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1220b21e0 .functor NAND 1, L_0x1220b08f0, L_0x1220b2290, C4<1>, C4<1>;
L_0x1220b2290 .functor NAND 1, L_0x1220b2380, L_0x1220b21e0, C4<1>, C4<1>;
v0x12209ede0_0 .net "C2", 0 0, L_0x1220b2290;  1 drivers
v0x12209ee90_0 .net "In1", 0 0, L_0x1220b08f0;  alias, 1 drivers
v0x12209ef30_0 .net "In2", 0 0, L_0x1220b2380;  alias, 1 drivers
v0x12209efe0_0 .net "OutSR", 0 0, L_0x1220b21e0;  alias, 1 drivers
    .scope S_0x122033ff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fad0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x122033ff0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x12209fad0_0;
    %inv;
    %store/vec4 v0x12209fad0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x122033ff0;
T_2 ;
    %vpi_call 4 27 "$monitor", "Tid: %0dns, sel=%b, rw=%b, data_in=%b, data_out=%b", $time, v0x12209fd10_0, v0x12209fc80_0, v0x12209fb60_0, v0x12209fbf0_0 {0 0 0};
    %vpi_call 4 29 "$display", "\012Startverditest \012Forventet verdi data_out p\303\245 siste klokkeflanke: 00000000" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 40 "$display", "\012Skrivetest 1 \012Forventet verdi data_out p\303\245 siste klokkeflanke: 01010101" {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 51 "$display", "\012Skrivetest 2 \012Forventet verdi data_out p\303\245 siste klokkeflanke: 10100000" {0 0 0};
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 62 "$display", "\012Holdetest: Forrige verdi skal holdes p\303\245 n\303\245r word ikke er aktivt \012Forventet verdi data_out p\303\245 siste klokkeflanke: 10100000" {0 0 0};
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12209fb60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12209fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12209fc80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./minne.v";
    "bitcell_v2.v";
    "word8bit_tb.v";
