// Seed: 2847958762
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output wand id_2,
    output wor id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output wor id_14
);
  wire  id_16;
  logic id_17 = id_7;
endmodule
module module_1 #(
    parameter id_15 = 32'd90
) (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    output wire id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input tri id_13,
    input wand id_14,
    input uwire _id_15,
    output wor id_16,
    output uwire id_17,
    input uwire id_18,
    output uwire id_19
    , id_30,
    output supply1 id_20,
    inout tri1 id_21,
    output supply0 id_22,
    input tri0 id_23,
    output uwire id_24,
    input wor id_25,
    input wor id_26,
    input tri1 id_27,
    output tri1 id_28
);
  wand [1  ==  1 'b0 : id_15] id_31 = -1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_20,
      id_17,
      id_23,
      id_26,
      id_6,
      id_4,
      id_16,
      id_16,
      id_14,
      id_9,
      id_25,
      id_18,
      id_24
  );
  assign modCall_1.id_5 = 0;
endmodule
