// Seed: 2474695589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  module_0 modCall_1 (
      id_1,
      id_17,
      id_9,
      id_9,
      id_3,
      id_2
  );
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire _id_14;
  output wire id_13;
  input logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output uwire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1 / 1 ? id_12[id_14] == id_17 : id_11;
endmodule
