[2025-09-18 06:24:48] START suite=qualcomm_srv trace=srv327_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2781210 heartbeat IPC: 3.596 cumulative IPC: 3.596 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5360220 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5360220 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5360221 heartbeat IPC: 3.877 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14983512 heartbeat IPC: 1.039 cumulative IPC: 1.039 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24632876 heartbeat IPC: 1.036 cumulative IPC: 1.038 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34111583 heartbeat IPC: 1.055 cumulative IPC: 1.043 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 43774995 heartbeat IPC: 1.035 cumulative IPC: 1.041 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 53365076 heartbeat IPC: 1.043 cumulative IPC: 1.042 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62827339 heartbeat IPC: 1.057 cumulative IPC: 1.044 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 72177867 heartbeat IPC: 1.069 cumulative IPC: 1.048 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 81637323 heartbeat IPC: 1.057 cumulative IPC: 1.049 (Simulation time: 00 hr 10 min 54 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 91112637 heartbeat IPC: 1.055 cumulative IPC: 1.05 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 95244609 cumulative IPC: 1.05 (Simulation time: 00 hr 13 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 95244609 cumulative IPC: 1.05 (Simulation time: 00 hr 13 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.05 instructions: 100000000 cycles: 95244609
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 13.78 Average ROB Occupancy at Mispredict: 29.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06854
BRANCH_INDIRECT: 0.3348
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4031
BRANCH_INDIRECT_CALL: 0.4795
BRANCH_RETURN: 0.3776


====Backend Stall Breakdown====
ROB_STALL: 269842
LQ_STALL: 0
SQ_STALL: 975242


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.05898
REPLAY_LOAD: 58.131626
NON_REPLAY_LOAD: 22.452934

== Total ==
ADDR_TRANS: 63203
REPLAY_LOAD: 31798
NON_REPLAY_LOAD: 174841

== Counts ==
ADDR_TRANS: 390
REPLAY_LOAD: 547
NON_REPLAY_LOAD: 7787

cpu0->cpu0_STLB TOTAL        ACCESS:    2085863 HIT:    2054797 MISS:      31066 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2085863 HIT:    2054797 MISS:      31066 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 173.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9922363 HIT:    8599097 MISS:    1323266 MSHR_MERGE:      64026
cpu0->cpu0_L2C LOAD         ACCESS:    7658914 HIT:    6627411 MISS:    1031503 MSHR_MERGE:       4730
cpu0->cpu0_L2C RFO          ACCESS:     596419 HIT:     473554 MISS:     122865 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     449992 HIT:     345736 MISS:     104256 MSHR_MERGE:      59296
cpu0->cpu0_L2C WRITE        ACCESS:    1149588 HIT:    1134099 MISS:      15489 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67450 HIT:      18297 MISS:      49153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     567452 ISSUED:     250505 USEFUL:       5460 USELESS:      12203
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15005665 HIT:    7523674 MISS:    7481991 MSHR_MERGE:    1806889
cpu0->cpu0_L1I LOAD         ACCESS:   15005665 HIT:    7523674 MISS:    7481991 MSHR_MERGE:    1806889
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30450859 HIT:   25627982 MISS:    4822877 MSHR_MERGE:    1922930
cpu0->cpu0_L1D LOAD         ACCESS:   16546158 HIT:   13981980 MISS:    2564178 MSHR_MERGE:     580360
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     620761 HIT:     231930 MISS:     388831 MSHR_MERGE:     136571
cpu0->cpu0_L1D WRITE        ACCESS:   13208401 HIT:   11406130 MISS:    1802271 MSHR_MERGE:    1205852
cpu0->cpu0_L1D TRANSLATION  ACCESS:      75539 HIT:       7942 MISS:      67597 MSHR_MERGE:        147
cpu0->cpu0_L1D PREFETCH REQUESTED:     855406 ISSUED:     620761 USEFUL:      77982 USELESS:      54856
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12339818 HIT:   10240557 MISS:    2099261 MSHR_MERGE:    1058591
cpu0->cpu0_ITLB LOAD         ACCESS:   12339818 HIT:   10240557 MISS:    2099261 MSHR_MERGE:    1058591
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.381 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28358358 HIT:   26946367 MISS:    1411991 MSHR_MERGE:     366799
cpu0->cpu0_DTLB LOAD         ACCESS:   28358358 HIT:   26946367 MISS:    1411991 MSHR_MERGE:     366799
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.722 cycles
cpu0->LLC TOTAL        ACCESS:    1453922 HIT:    1348685 MISS:     105237 MSHR_MERGE:       4228
cpu0->LLC LOAD         ACCESS:    1026773 HIT:     968811 MISS:      57962 MSHR_MERGE:        195
cpu0->LLC RFO          ACCESS:     122864 HIT:     113295 MISS:       9569 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      44960 HIT:      25915 MISS:      19045 MSHR_MERGE:       4033
cpu0->LLC WRITE        ACCESS:     210172 HIT:     209565 MISS:        607 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49153 HIT:      31099 MISS:      18054 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2516
  ROW_BUFFER_MISS:      97886
  AVG DBUS CONGESTED CYCLE: 4.084
Channel 0 WQ ROW_BUFFER_HIT:       1078
  ROW_BUFFER_MISS:       8317
  FULL:          0
Channel 0 REFRESHES ISSUED:       7937

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       492098       567446        93727         9262
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9         4756         3227         1977
  STLB miss resolved @ L2C                0         2901         7937         6140         5410
  STLB miss resolved @ LLC                0          400         7951        14820        11231
  STLB miss resolved @ MEM                0            0         2917         9012        13992

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198713        47989      1384775       146983          661
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1185          679           71
  STLB miss resolved @ L2C                0          754         2691         1108           26
  STLB miss resolved @ LLC                0          156         3117         2967          128
  STLB miss resolved @ MEM                0            0          498          850          255
[2025-09-18 06:38:05] END   suite=qualcomm_srv trace=srv327_ap (rc=0)
