$date
	Sat Sep 21 15:08:24 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module div_tb $end
$var wire 1 ! clk3 $end
$var reg 1 " clk $end
$scope module DIV $end
$var wire 1 " clk_i $end
$var wire 1 ! clk_o $end
$var reg 2 # cont [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#1
b1 #
1"
#2
0"
#3
1!
b10 #
1"
#4
0"
#5
0!
b0 #
1"
#6
0"
#7
b1 #
1"
#8
0"
#9
1!
b10 #
1"
#10
0"
#11
0!
b0 #
1"
#12
0"
#13
b1 #
1"
#14
0"
#15
1!
b10 #
1"
#16
0"
#17
0!
b0 #
1"
#18
0"
#19
b1 #
1"
#20
0"
#21
1!
b10 #
1"
#22
0"
#23
0!
b0 #
1"
#24
0"
#25
b1 #
1"
#26
0"
#27
1!
b10 #
1"
#28
0"
#29
0!
b0 #
1"
#30
0"
#31
b1 #
1"
#32
0"
#33
1!
b10 #
1"
#34
0"
#35
0!
b0 #
1"
#36
0"
#37
b1 #
1"
#38
0"
#39
1!
b10 #
1"
#40
0"
#41
0!
b0 #
1"
#42
0"
#43
b1 #
1"
#44
0"
#45
1!
b10 #
1"
#46
0"
#47
0!
b0 #
1"
#48
0"
#49
b1 #
1"
#50
0"
