// Seed: 1122028184
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri0 id_5
);
  id_7(
      .id_0(id_3), .id_1(1 - id_5), .id_2(id_3), .id_3(1), .id_4(id_1 / 1)
  );
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output uwire id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13
);
  assign id_2 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_12,
      id_9,
      id_5,
      id_9
  );
endmodule
