<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › ata_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>ata_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ata_defs_asm_h</span>
<span class="cp">#define __ata_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/ata/rtl/ata_regs.r</span>
<span class="cm"> *     id:           ata_regs.r,v 1.11 2005/02/09 08:27:36 kriskn Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:25 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/ata_defs_asm.h ../../inst/ata/rtl/ata_regs.r</span>
<span class="cm"> *      id: $Id: ata_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_ctrl0, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_hold___lsb 0</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_hold___width 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_strb___lsb 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_strb___width 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_setup___lsb 12</span>
<span class="cp">#define reg_ata_rw_ctrl0___pio_setup___width 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___dma_hold___lsb 18</span>
<span class="cp">#define reg_ata_rw_ctrl0___dma_hold___width 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___dma_strb___lsb 24</span>
<span class="cp">#define reg_ata_rw_ctrl0___dma_strb___width 6</span>
<span class="cp">#define reg_ata_rw_ctrl0___rst___lsb 30</span>
<span class="cp">#define reg_ata_rw_ctrl0___rst___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl0___rst___bit 30</span>
<span class="cp">#define reg_ata_rw_ctrl0___en___lsb 31</span>
<span class="cp">#define reg_ata_rw_ctrl0___en___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl0___en___bit 31</span>
<span class="cp">#define reg_ata_rw_ctrl0_offset 12</span>

<span class="cm">/* Register rw_ctrl1, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_ctrl1___udma_tcyc___lsb 0</span>
<span class="cp">#define reg_ata_rw_ctrl1___udma_tcyc___width 4</span>
<span class="cp">#define reg_ata_rw_ctrl1___udma_tdvs___lsb 4</span>
<span class="cp">#define reg_ata_rw_ctrl1___udma_tdvs___width 4</span>
<span class="cp">#define reg_ata_rw_ctrl1_offset 16</span>

<span class="cm">/* Register rw_ctrl2, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_ctrl2___data___lsb 0</span>
<span class="cp">#define reg_ata_rw_ctrl2___data___width 16</span>
<span class="cp">#define reg_ata_rw_ctrl2___dma_size___lsb 19</span>
<span class="cp">#define reg_ata_rw_ctrl2___dma_size___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___dma_size___bit 19</span>
<span class="cp">#define reg_ata_rw_ctrl2___multi___lsb 20</span>
<span class="cp">#define reg_ata_rw_ctrl2___multi___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___multi___bit 20</span>
<span class="cp">#define reg_ata_rw_ctrl2___hsh___lsb 21</span>
<span class="cp">#define reg_ata_rw_ctrl2___hsh___width 2</span>
<span class="cp">#define reg_ata_rw_ctrl2___trf_mode___lsb 23</span>
<span class="cp">#define reg_ata_rw_ctrl2___trf_mode___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___trf_mode___bit 23</span>
<span class="cp">#define reg_ata_rw_ctrl2___rw___lsb 24</span>
<span class="cp">#define reg_ata_rw_ctrl2___rw___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___rw___bit 24</span>
<span class="cp">#define reg_ata_rw_ctrl2___addr___lsb 25</span>
<span class="cp">#define reg_ata_rw_ctrl2___addr___width 3</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs0___lsb 28</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs0___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs0___bit 28</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs1___lsb 29</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs1___width 1</span>
<span class="cp">#define reg_ata_rw_ctrl2___cs1___bit 29</span>
<span class="cp">#define reg_ata_rw_ctrl2___sel___lsb 30</span>
<span class="cp">#define reg_ata_rw_ctrl2___sel___width 2</span>
<span class="cp">#define reg_ata_rw_ctrl2_offset 0</span>

<span class="cm">/* Register rs_stat_data, scope ata, type rs */</span>
<span class="cp">#define reg_ata_rs_stat_data___data___lsb 0</span>
<span class="cp">#define reg_ata_rs_stat_data___data___width 16</span>
<span class="cp">#define reg_ata_rs_stat_data___dav___lsb 16</span>
<span class="cp">#define reg_ata_rs_stat_data___dav___width 1</span>
<span class="cp">#define reg_ata_rs_stat_data___dav___bit 16</span>
<span class="cp">#define reg_ata_rs_stat_data___busy___lsb 17</span>
<span class="cp">#define reg_ata_rs_stat_data___busy___width 1</span>
<span class="cp">#define reg_ata_rs_stat_data___busy___bit 17</span>
<span class="cp">#define reg_ata_rs_stat_data_offset 4</span>

<span class="cm">/* Register r_stat_data, scope ata, type r */</span>
<span class="cp">#define reg_ata_r_stat_data___data___lsb 0</span>
<span class="cp">#define reg_ata_r_stat_data___data___width 16</span>
<span class="cp">#define reg_ata_r_stat_data___dav___lsb 16</span>
<span class="cp">#define reg_ata_r_stat_data___dav___width 1</span>
<span class="cp">#define reg_ata_r_stat_data___dav___bit 16</span>
<span class="cp">#define reg_ata_r_stat_data___busy___lsb 17</span>
<span class="cp">#define reg_ata_r_stat_data___busy___width 1</span>
<span class="cp">#define reg_ata_r_stat_data___busy___bit 17</span>
<span class="cp">#define reg_ata_r_stat_data_offset 8</span>

<span class="cm">/* Register rw_trf_cnt, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_trf_cnt___cnt___lsb 0</span>
<span class="cp">#define reg_ata_rw_trf_cnt___cnt___width 17</span>
<span class="cp">#define reg_ata_rw_trf_cnt_offset 20</span>

<span class="cm">/* Register r_stat_misc, scope ata, type r */</span>
<span class="cp">#define reg_ata_r_stat_misc___crc___lsb 0</span>
<span class="cp">#define reg_ata_r_stat_misc___crc___width 16</span>
<span class="cp">#define reg_ata_r_stat_misc_offset 24</span>

<span class="cm">/* Register rw_intr_mask, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus0___lsb 0</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus0___width 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus0___bit 0</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus1___lsb 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus1___width 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus1___bit 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus2___lsb 2</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus2___width 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus2___bit 2</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus3___lsb 3</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus3___width 1</span>
<span class="cp">#define reg_ata_rw_intr_mask___bus3___bit 3</span>
<span class="cp">#define reg_ata_rw_intr_mask_offset 28</span>

<span class="cm">/* Register rw_ack_intr, scope ata, type rw */</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus0___lsb 0</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus0___width 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus0___bit 0</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus1___lsb 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus1___width 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus1___bit 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus2___lsb 2</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus2___width 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus2___bit 2</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus3___lsb 3</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus3___width 1</span>
<span class="cp">#define reg_ata_rw_ack_intr___bus3___bit 3</span>
<span class="cp">#define reg_ata_rw_ack_intr_offset 32</span>

<span class="cm">/* Register r_intr, scope ata, type r */</span>
<span class="cp">#define reg_ata_r_intr___bus0___lsb 0</span>
<span class="cp">#define reg_ata_r_intr___bus0___width 1</span>
<span class="cp">#define reg_ata_r_intr___bus0___bit 0</span>
<span class="cp">#define reg_ata_r_intr___bus1___lsb 1</span>
<span class="cp">#define reg_ata_r_intr___bus1___width 1</span>
<span class="cp">#define reg_ata_r_intr___bus1___bit 1</span>
<span class="cp">#define reg_ata_r_intr___bus2___lsb 2</span>
<span class="cp">#define reg_ata_r_intr___bus2___width 1</span>
<span class="cp">#define reg_ata_r_intr___bus2___bit 2</span>
<span class="cp">#define reg_ata_r_intr___bus3___lsb 3</span>
<span class="cp">#define reg_ata_r_intr___bus3___width 1</span>
<span class="cp">#define reg_ata_r_intr___bus3___bit 3</span>
<span class="cp">#define reg_ata_r_intr_offset 36</span>

<span class="cm">/* Register r_masked_intr, scope ata, type r */</span>
<span class="cp">#define reg_ata_r_masked_intr___bus0___lsb 0</span>
<span class="cp">#define reg_ata_r_masked_intr___bus0___width 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus0___bit 0</span>
<span class="cp">#define reg_ata_r_masked_intr___bus1___lsb 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus1___width 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus1___bit 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus2___lsb 2</span>
<span class="cp">#define reg_ata_r_masked_intr___bus2___width 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus2___bit 2</span>
<span class="cp">#define reg_ata_r_masked_intr___bus3___lsb 3</span>
<span class="cp">#define reg_ata_r_masked_intr___bus3___width 1</span>
<span class="cp">#define reg_ata_r_masked_intr___bus3___bit 3</span>
<span class="cp">#define reg_ata_r_masked_intr_offset 40</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_ata_active                           0x00000001</span>
<span class="cp">#define regk_ata_byte                             0x00000001</span>
<span class="cp">#define regk_ata_data                             0x00000001</span>
<span class="cp">#define regk_ata_dma                              0x00000001</span>
<span class="cp">#define regk_ata_inactive                         0x00000000</span>
<span class="cp">#define regk_ata_no                               0x00000000</span>
<span class="cp">#define regk_ata_nodata                           0x00000000</span>
<span class="cp">#define regk_ata_pio                              0x00000000</span>
<span class="cp">#define regk_ata_rd                               0x00000001</span>
<span class="cp">#define regk_ata_reg                              0x00000000</span>
<span class="cp">#define regk_ata_rw_ctrl0_default                 0x00000000</span>
<span class="cp">#define regk_ata_rw_ctrl2_default                 0x00000000</span>
<span class="cp">#define regk_ata_rw_intr_mask_default             0x00000000</span>
<span class="cp">#define regk_ata_udma                             0x00000002</span>
<span class="cp">#define regk_ata_word                             0x00000000</span>
<span class="cp">#define regk_ata_wr                               0x00000000</span>
<span class="cp">#define regk_ata_yes                              0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __ata_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
