Signal and function can not have the same name!
VHDL allows functions overloading.
However, VHDL can not handle singal and function name overloading even if number of function parameters makes it possible.
