

================================================================
== Vitis HLS Report for 'maxpool2_layer'
================================================================
* Date:           Mon Apr  7 00:42:52 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1622|     1622| 20.437 us | 20.437 us |  1622|  1622|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |     1620|     1620|        25|          4|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 4, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:107]   --->   Operation 29 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:107]   --->   Operation 30 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%br_ln112 = br void %bb" [lenet_proj/lenet_support.cpp:112]   --->   Operation 31 'br' 'br_ln112' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9, void, i9 %add_ln112_1, void %.split3" [lenet_proj/lenet_support.cpp:112]   --->   Operation 32 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c = phi i5, void, i5 %select_ln112_7, void %.split3" [lenet_proj/lenet_support.cpp:112]   --->   Operation 33 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6, void, i6 %select_ln113_5, void %.split3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %select_ln113_4, void %.split3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i5 %c" [lenet_proj/lenet_support.cpp:116]   --->   Operation 36 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln116, i2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i6 %shl_ln" [lenet_proj/lenet_support.cpp:116]   --->   Operation 38 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln116 = add i64 %input_read, i64 %zext_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 39 'add' 'add_ln116' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.66ns)   --->   "%icmp_ln112 = icmp_eq  i9 %indvar_flatten59, i9" [lenet_proj/lenet_support.cpp:112]   --->   Operation 40 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.split3, void" [lenet_proj/lenet_support.cpp:112]   --->   Operation 41 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln112 = add i5, i5 %c" [lenet_proj/lenet_support.cpp:112]   --->   Operation 42 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln113 = icmp_eq  i6 %indvar_flatten, i6" [lenet_proj/lenet_support.cpp:113]   --->   Operation 43 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i4, i4 %i" [lenet_proj/lenet_support.cpp:112]   --->   Operation 44 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i5 %add_ln112" [lenet_proj/lenet_support.cpp:116]   --->   Operation 45 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln116_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln116_1, i2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 46 'bitconcatenate' 'shl_ln116_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%select_ln112_2 = select i1 %icmp_ln113, i6 %shl_ln116_mid1, i6 %shl_ln" [lenet_proj/lenet_support.cpp:112]   --->   Operation 47 'select' 'select_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i6 %shl_ln116_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 48 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln116_4 = add i64 %input_read, i64 %zext_ln116_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 49 'add' 'add_ln116_4' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln112_7 = select i1 %icmp_ln113, i5 %add_ln112, i5 %c" [lenet_proj/lenet_support.cpp:112]   --->   Operation 50 'select' 'select_ln112_7' <Predicate = (!icmp_ln112)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln113_1 = add i6, i6 %indvar_flatten" [lenet_proj/lenet_support.cpp:113]   --->   Operation 51 'add' 'add_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%j = phi i4, void, i4 %add_ln114, void %.split3" [lenet_proj/lenet_support.cpp:114]   --->   Operation 52 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = or i4 %i, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 53 'or' 'empty' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln116_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %i, i9" [lenet_proj/lenet_support.cpp:116]   --->   Operation 54 'bitconcatenate' 'shl_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i13 %shl_ln116_2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 55 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln116_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i, i7" [lenet_proj/lenet_support.cpp:116]   --->   Operation 56 'bitconcatenate' 'shl_ln116_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i11 %shl_ln116_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 57 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_3 = add i64 %zext_ln116_2, i64 %add_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 58 'add' 'add_ln116_3' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 59 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln116_1 = add i64 %add_ln116_3, i64 %zext_ln116_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 59 'add' 'add_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %empty, i9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 60 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i13 %shl_ln3" [lenet_proj/lenet_support.cpp:118]   --->   Operation 61 'zext' 'zext_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln118_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %empty, i7" [lenet_proj/lenet_support.cpp:118]   --->   Operation 62 'bitconcatenate' 'shl_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i11 %shl_ln118_1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 63 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118 = add i64 %zext_ln118_1, i64 %add_ln116" [lenet_proj/lenet_support.cpp:118]   --->   Operation 64 'add' 'add_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 65 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln118_1 = add i64 %add_ln118, i64 %zext_ln118" [lenet_proj/lenet_support.cpp:118]   --->   Operation 65 'add' 'add_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %i, i5" [lenet_proj/lenet_support.cpp:125]   --->   Operation 66 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i9 %shl_ln4" [lenet_proj/lenet_support.cpp:114]   --->   Operation 67 'zext' 'zext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln125 = add i11 %zext_ln114, i11 %shl_ln116_3" [lenet_proj/lenet_support.cpp:125]   --->   Operation 68 'add' 'add_ln125' <Predicate = (!icmp_ln113)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln112_1 = add i9, i9 %indvar_flatten59" [lenet_proj/lenet_support.cpp:112]   --->   Operation 69 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i4, i4 %j" [lenet_proj/lenet_support.cpp:112]   --->   Operation 70 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.48ns)   --->   "%select_ln112_3 = select i1 %icmp_ln113, i64 %add_ln116_4, i64 %add_ln116" [lenet_proj/lenet_support.cpp:112]   --->   Operation 71 'select' 'select_ln112_3' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_1)   --->   "%select_ln112_4 = select i1 %icmp_ln113, i64 %add_ln116_4, i64 %add_ln116_1" [lenet_proj/lenet_support.cpp:112]   --->   Operation 72 'select' 'select_ln112_4' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln118_3 = add i64, i64 %add_ln116_4" [lenet_proj/lenet_support.cpp:118]   --->   Operation 73 'add' 'add_ln118_3' <Predicate = (!icmp_ln112 & icmp_ln113)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_2)   --->   "%select_ln112_5 = select i1 %icmp_ln113, i64 %add_ln118_3, i64 %add_ln118_1" [lenet_proj/lenet_support.cpp:112]   --->   Operation 74 'select' 'select_ln112_5' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_3)   --->   "%select_ln112_6 = select i1 %icmp_ln113, i11, i11 %add_ln125" [lenet_proj/lenet_support.cpp:112]   --->   Operation 75 'select' 'select_ln112_6' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp_ult  i4 %j, i4" [lenet_proj/lenet_support.cpp:114]   --->   Operation 76 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln112 = or i1 %icmp_ln113, i1 %icmp_ln114" [lenet_proj/lenet_support.cpp:112]   --->   Operation 77 'or' 'or_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln113 = add i4, i4 %select_ln112" [lenet_proj/lenet_support.cpp:113]   --->   Operation 78 'add' 'add_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %or_ln112, i4 %select_ln112_1, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 79 'select' 'select_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_mid1 = or i4 %add_ln113, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 80 'or' 'p_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln116_2_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %add_ln113, i9" [lenet_proj/lenet_support.cpp:116]   --->   Operation 81 'bitconcatenate' 'shl_ln116_2_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i13 %shl_ln116_2_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 82 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln116_3_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %add_ln113, i7" [lenet_proj/lenet_support.cpp:116]   --->   Operation 83 'bitconcatenate' 'shl_ln116_3_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i11 %shl_ln116_3_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 84 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_5 = add i64 %zext_ln116_6, i64 %select_ln112_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 85 'add' 'add_ln116_5' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 86 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln116_6 = add i64 %add_ln116_5, i64 %zext_ln116_4" [lenet_proj/lenet_support.cpp:116]   --->   Operation 86 'add' 'add_ln116_6' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 87 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln113_1 = select i1 %or_ln112, i64 %select_ln112_4, i64 %add_ln116_6" [lenet_proj/lenet_support.cpp:113]   --->   Operation 87 'select' 'select_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln118_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %p_mid1, i9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 88 'bitconcatenate' 'shl_ln118_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i13 %shl_ln118_mid1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 89 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln118_1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %p_mid1, i7" [lenet_proj/lenet_support.cpp:118]   --->   Operation 90 'bitconcatenate' 'shl_ln118_1_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i11 %shl_ln118_1_mid1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 91 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_4 = add i64 %zext_ln118_3, i64 %select_ln112_3" [lenet_proj/lenet_support.cpp:118]   --->   Operation 92 'add' 'add_ln118_4' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 93 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln118_5 = add i64 %add_ln118_4, i64 %zext_ln118_2" [lenet_proj/lenet_support.cpp:118]   --->   Operation 93 'add' 'add_ln118_5' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 94 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln113_2 = select i1 %or_ln112, i64 %select_ln112_5, i64 %add_ln118_5" [lenet_proj/lenet_support.cpp:113]   --->   Operation 94 'select' 'select_ln113_2' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln125_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln113, i5" [lenet_proj/lenet_support.cpp:125]   --->   Operation 95 'bitconcatenate' 'shl_ln125_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i9 %shl_ln125_mid1" [lenet_proj/lenet_support.cpp:114]   --->   Operation 96 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln125_3 = add i11 %zext_ln114_1, i11 %shl_ln116_3_mid1" [lenet_proj/lenet_support.cpp:125]   --->   Operation 97 'add' 'add_ln125_3' <Predicate = (!icmp_ln112)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln113_3 = select i1 %or_ln112, i11 %select_ln112_6, i11 %add_ln125_3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 98 'select' 'select_ln113_3' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.02ns)   --->   "%select_ln113_4 = select i1 %or_ln112, i4 %select_ln112, i4 %add_ln113" [lenet_proj/lenet_support.cpp:113]   --->   Operation 99 'select' 'select_ln113_4' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln113, i32, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 100 'partselect' 'tmp_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln113_5 = select i1 %icmp_ln113, i6, i6 %add_ln113_1" [lenet_proj/lenet_support.cpp:113]   --->   Operation 101 'select' 'select_ln113_5' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln113, i6" [lenet_proj/lenet_support.cpp:116]   --->   Operation 102 'bitconcatenate' 'shl_ln116_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i10 %shl_ln116_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 103 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (3.52ns)   --->   "%add_ln116_2 = add i64 %zext_ln116_5, i64 %select_ln113_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 104 'add' 'add_ln116_2' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_2, i32, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 105 'partselect' 'trunc_ln' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:116]   --->   Operation 106 'sext' 'sext_ln116' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 107 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln117 = or i10 %shl_ln116_1, i10" [lenet_proj/lenet_support.cpp:117]   --->   Operation 108 'or' 'or_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i10 %or_ln117" [lenet_proj/lenet_support.cpp:117]   --->   Operation 109 'zext' 'zext_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln117 = add i64 %zext_ln117, i64 %select_ln113_1" [lenet_proj/lenet_support.cpp:117]   --->   Operation 110 'add' 'add_ln117' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln117, i32, i32" [lenet_proj/lenet_support.cpp:117]   --->   Operation 111 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln8" [lenet_proj/lenet_support.cpp:117]   --->   Operation 112 'sext' 'sext_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln117" [lenet_proj/lenet_support.cpp:117]   --->   Operation 113 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (3.52ns)   --->   "%add_ln118_2 = add i64 %zext_ln116_5, i64 %select_ln113_2" [lenet_proj/lenet_support.cpp:118]   --->   Operation 114 'add' 'add_ln118_2' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_2, i32, i32" [lenet_proj/lenet_support.cpp:118]   --->   Operation 115 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 116 'sext' 'sext_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln118" [lenet_proj/lenet_support.cpp:118]   --->   Operation 117 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.52ns)   --->   "%add_ln119 = add i64 %zext_ln117, i64 %select_ln113_2" [lenet_proj/lenet_support.cpp:119]   --->   Operation 118 'add' 'add_ln119' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119, i32, i32" [lenet_proj/lenet_support.cpp:119]   --->   Operation 119 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln1" [lenet_proj/lenet_support.cpp:119]   --->   Operation 120 'sext' 'sext_ln119' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln119" [lenet_proj/lenet_support.cpp:119]   --->   Operation 121 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 122 [7/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 123 [6/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [7/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 124 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln114 = add i4, i4 %select_ln113" [lenet_proj/lenet_support.cpp:114]   --->   Operation 125 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 126 [5/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 127 [6/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 127 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 128 [7/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 128 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 129 [4/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [5/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 130 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [6/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 131 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [7/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 132 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 133 [3/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [4/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 134 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [5/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 135 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [6/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 136 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 137 [2/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 138 [3/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 138 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [4/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 139 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [5/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 140 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 141 [1/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 142 [2/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 142 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [3/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 143 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 144 [4/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 144 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 145 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:116]   --->   Operation 145 'read' 'gmem_addr_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 146 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 147 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 148 [3/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 148 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32, i32" [lenet_proj/lenet_support.cpp:121]   --->   Operation 149 'partselect' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:121]   --->   Operation 150 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 151 [1/1] (9.19ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_5, i1 %gmem_load_4_req, i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:117]   --->   Operation 151 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%v1 = bitcast i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:117]   --->   Operation 152 'bitcast' 'v1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 153 [1/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 153 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 154 [2/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 154 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_5_read, i32, i32" [lenet_proj/lenet_support.cpp:121]   --->   Operation 155 'partselect' 'tmp_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:121]   --->   Operation 156 'trunc' 'trunc_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln121 = icmp_ne  i8 %tmp, i8" [lenet_proj/lenet_support.cpp:121]   --->   Operation 157 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (2.44ns)   --->   "%icmp_ln121_1 = icmp_eq  i23 %trunc_ln121, i23" [lenet_proj/lenet_support.cpp:121]   --->   Operation 158 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%v0 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:116]   --->   Operation 159 'bitcast' 'v0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (9.19ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_6, i1 %gmem_load_5_req, i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:118]   --->   Operation 160 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 161 [1/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 161 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 162 [1/1] (1.55ns)   --->   "%icmp_ln121_2 = icmp_ne  i8 %tmp_s, i8" [lenet_proj/lenet_support.cpp:121]   --->   Operation 162 'icmp' 'icmp_ln121_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (2.44ns)   --->   "%icmp_ln121_3 = icmp_eq  i23 %trunc_ln121_1, i23" [lenet_proj/lenet_support.cpp:121]   --->   Operation 163 'icmp' 'icmp_ln121_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 164 'fcmp' 'tmp_3' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_6_read, i32, i32" [lenet_proj/lenet_support.cpp:122]   --->   Operation 165 'partselect' 'tmp_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:122]   --->   Operation 166 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 167 [1/1] (9.19ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_7, i1 %gmem_load_6_req, i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:119]   --->   Operation 167 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%v3 = bitcast i32 %gmem_addr_7_read" [lenet_proj/lenet_support.cpp:119]   --->   Operation 168 'bitcast' 'v3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121 = or i1 %icmp_ln121_1, i1 %icmp_ln121" [lenet_proj/lenet_support.cpp:121]   --->   Operation 169 'or' 'or_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121_1 = or i1 %icmp_ln121_3, i1 %icmp_ln121_2" [lenet_proj/lenet_support.cpp:121]   --->   Operation 170 'or' 'or_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%and_ln121 = and i1 %or_ln121, i1 %or_ln121_1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 171 'and' 'and_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 172 'fcmp' 'tmp_3' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln121_1 = and i1 %and_ln121, i1 %tmp_3" [lenet_proj/lenet_support.cpp:121]   --->   Operation 173 'and' 'and_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.69ns) (out node of the LUT)   --->   "%max1 = select i1 %and_ln121_1, i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 174 'select' 'max1' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_7_read, i32, i32" [lenet_proj/lenet_support.cpp:122]   --->   Operation 175 'partselect' 'tmp_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %gmem_addr_7_read" [lenet_proj/lenet_support.cpp:122]   --->   Operation 176 'trunc' 'trunc_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln122 = icmp_ne  i8 %tmp_4, i8" [lenet_proj/lenet_support.cpp:122]   --->   Operation 177 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (2.44ns)   --->   "%icmp_ln122_1 = icmp_eq  i23 %trunc_ln122, i23" [lenet_proj/lenet_support.cpp:122]   --->   Operation 178 'icmp' 'icmp_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.43>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%v2 = bitcast i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:118]   --->   Operation 179 'bitcast' 'v2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (1.55ns)   --->   "%icmp_ln122_2 = icmp_ne  i8 %tmp_5, i8" [lenet_proj/lenet_support.cpp:122]   --->   Operation 180 'icmp' 'icmp_ln122_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (2.44ns)   --->   "%icmp_ln122_3 = icmp_eq  i23 %trunc_ln122_1, i23" [lenet_proj/lenet_support.cpp:122]   --->   Operation 181 'icmp' 'icmp_ln122_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 182 'fcmp' 'tmp_6' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.10>
ST_17 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122 = or i1 %icmp_ln122_1, i1 %icmp_ln122" [lenet_proj/lenet_support.cpp:122]   --->   Operation 183 'or' 'or_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122_1 = or i1 %icmp_ln122_3, i1 %icmp_ln122_2" [lenet_proj/lenet_support.cpp:122]   --->   Operation 184 'or' 'or_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%and_ln122 = and i1 %or_ln122, i1 %or_ln122_1" [lenet_proj/lenet_support.cpp:122]   --->   Operation 185 'and' 'and_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 186 'fcmp' 'tmp_6' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln122_1 = and i1 %and_ln122, i1 %tmp_6" [lenet_proj/lenet_support.cpp:122]   --->   Operation 187 'and' 'and_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.69ns) (out node of the LUT)   --->   "%max2 = select i1 %and_ln122_1, i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 188 'select' 'max2' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i11 %select_ln113_3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 189 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 190 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 190 'fcmp' 'tmp_9' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_1, i6 %select_ln112_2" [lenet_proj/lenet_support.cpp:125]   --->   Operation 191 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i9 %tmp4" [lenet_proj/lenet_support.cpp:125]   --->   Operation 192 'zext' 'zext_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_1 = add i64 %output_read, i64 %zext_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 193 'add' 'add_ln125_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 194 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln125_2 = add i64 %zext_ln113, i64 %add_ln125_1" [lenet_proj/lenet_support.cpp:125]   --->   Operation 194 'add' 'add_ln125_2' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_2, i32, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 195 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln2" [lenet_proj/lenet_support.cpp:125]   --->   Operation 196 'sext' 'sext_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 197 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 9.19>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %max1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 198 'bitcast' 'bitcast_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln123, i32, i32" [lenet_proj/lenet_support.cpp:123]   --->   Operation 199 'partselect' 'tmp_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %bitcast_ln123" [lenet_proj/lenet_support.cpp:123]   --->   Operation 200 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln123_1 = bitcast i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 201 'bitcast' 'bitcast_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln123_1, i32, i32" [lenet_proj/lenet_support.cpp:123]   --->   Operation 202 'partselect' 'tmp_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %bitcast_ln123_1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 203 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (1.55ns)   --->   "%icmp_ln123 = icmp_ne  i8 %tmp_7, i8" [lenet_proj/lenet_support.cpp:123]   --->   Operation 204 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (2.44ns)   --->   "%icmp_ln123_1 = icmp_eq  i23 %trunc_ln123, i23" [lenet_proj/lenet_support.cpp:123]   --->   Operation 205 'icmp' 'icmp_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123 = or i1 %icmp_ln123_1, i1 %icmp_ln123" [lenet_proj/lenet_support.cpp:123]   --->   Operation 206 'or' 'or_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln123_2 = icmp_ne  i8 %tmp_8, i8" [lenet_proj/lenet_support.cpp:123]   --->   Operation 207 'icmp' 'icmp_ln123_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (2.44ns)   --->   "%icmp_ln123_3 = icmp_eq  i23 %trunc_ln123_1, i23" [lenet_proj/lenet_support.cpp:123]   --->   Operation 208 'icmp' 'icmp_ln123_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123_1 = or i1 %icmp_ln123_3, i1 %icmp_ln123_2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 209 'or' 'or_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%and_ln123 = and i1 %or_ln123, i1 %or_ln123_1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 210 'and' 'and_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 211 'fcmp' 'tmp_9' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln123_1 = and i1 %and_ln123, i1 %tmp_9" [lenet_proj/lenet_support.cpp:123]   --->   Operation 212 'and' 'and_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_final = select i1 %and_ln123_1, i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 213 'select' 'max_final' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 214 [1/1] (9.19ns)   --->   "%gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_8, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 214 'writereq' 'gmem_addr_8_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 9.19>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %max_final" [lenet_proj/lenet_support.cpp:125]   --->   Operation 215 'bitcast' 'bitcast_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (9.19ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_8, i32 %bitcast_ln125, i4, i1 %gmem_addr_8_req, i1 %gmem_load_6_req, i1 %gmem_load_5_req, i1 %gmem_load_4_req, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:125]   --->   Operation 216 'write' 'write_ln125' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 9.19>
ST_22 : Operation 217 [5/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 217 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 9.19>
ST_23 : Operation 218 [4/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 218 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.19>
ST_24 : Operation 219 [3/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 219 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 9.19>
ST_25 : Operation 220 [2/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 220 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 9.19>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 221 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 222 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 223 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [lenet_proj/lenet_support.cpp:114]   --->   Operation 224 'specpipeline' 'specpipeline_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [lenet_proj/lenet_support.cpp:114]   --->   Operation 225 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 226 [1/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 226 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [lenet_proj/lenet_support.cpp:129]   --->   Operation 228 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000]
output_read        (read             ) [ 0011111111111111111111111110]
input_read         (read             ) [ 0011111111111111111111111110]
br_ln112           (br               ) [ 0111111111111111111111111110]
indvar_flatten59   (phi              ) [ 0011000000000000000000000000]
c                  (phi              ) [ 0010000000000000000000000000]
indvar_flatten     (phi              ) [ 0010000000000000000000000000]
i                  (phi              ) [ 0011000000000000000000000000]
trunc_ln116        (trunc            ) [ 0000000000000000000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116         (zext             ) [ 0000000000000000000000000000]
add_ln116          (add              ) [ 0001000000000000000000000000]
icmp_ln112         (icmp             ) [ 0011111111111111111111111110]
br_ln112           (br               ) [ 0000000000000000000000000000]
add_ln112          (add              ) [ 0000000000000000000000000000]
icmp_ln113         (icmp             ) [ 0001000000000000000000000000]
select_ln112       (select           ) [ 0001000000000000000000000000]
trunc_ln116_1      (trunc            ) [ 0000000000000000000000000000]
shl_ln116_mid1     (bitconcatenate   ) [ 0000000000000000000000000000]
select_ln112_2     (select           ) [ 0011111111111111111100000000]
zext_ln116_3       (zext             ) [ 0000000000000000000000000000]
add_ln116_4        (add              ) [ 0001000000000000000000000000]
select_ln112_7     (select           ) [ 0111111111111111111111111110]
add_ln113_1        (add              ) [ 0001000000000000000000000000]
j                  (phi              ) [ 0011000000000000000000000000]
empty              (or               ) [ 0000000000000000000000000000]
shl_ln116_2        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_1       (zext             ) [ 0000000000000000000000000000]
shl_ln116_3        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_2       (zext             ) [ 0000000000000000000000000000]
add_ln116_3        (add              ) [ 0000000000000000000000000000]
add_ln116_1        (add              ) [ 0000000000000000000000000000]
shl_ln3            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118         (zext             ) [ 0000000000000000000000000000]
shl_ln118_1        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_1       (zext             ) [ 0000000000000000000000000000]
add_ln118          (add              ) [ 0000000000000000000000000000]
add_ln118_1        (add              ) [ 0000000000000000000000000000]
shl_ln4            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln114         (zext             ) [ 0000000000000000000000000000]
add_ln125          (add              ) [ 0000000000000000000000000000]
add_ln112_1        (add              ) [ 0111111111111111111111111110]
select_ln112_1     (select           ) [ 0000000000000000000000000000]
select_ln112_3     (select           ) [ 0000000000000000000000000000]
select_ln112_4     (select           ) [ 0000000000000000000000000000]
add_ln118_3        (add              ) [ 0000000000000000000000000000]
select_ln112_5     (select           ) [ 0000000000000000000000000000]
select_ln112_6     (select           ) [ 0000000000000000000000000000]
icmp_ln114         (icmp             ) [ 0000000000000000000000000000]
or_ln112           (or               ) [ 0000000000000000000000000000]
add_ln113          (add              ) [ 0000000000000000000000000000]
select_ln113       (select           ) [ 0010111000000000000000000000]
p_mid1             (or               ) [ 0000000000000000000000000000]
shl_ln116_2_mid1   (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_4       (zext             ) [ 0000000000000000000000000000]
shl_ln116_3_mid1   (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_6       (zext             ) [ 0000000000000000000000000000]
add_ln116_5        (add              ) [ 0000000000000000000000000000]
add_ln116_6        (add              ) [ 0000000000000000000000000000]
select_ln113_1     (select           ) [ 0000100000000000000000000000]
shl_ln118_mid1     (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_2       (zext             ) [ 0000000000000000000000000000]
shl_ln118_1_mid1   (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_3       (zext             ) [ 0000000000000000000000000000]
add_ln118_4        (add              ) [ 0000000000000000000000000000]
add_ln118_5        (add              ) [ 0000000000000000000000000000]
select_ln113_2     (select           ) [ 0000100000000000000000000000]
shl_ln125_mid1     (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln114_1       (zext             ) [ 0000000000000000000000000000]
add_ln125_3        (add              ) [ 0000000000000000000000000000]
select_ln113_3     (select           ) [ 0011111111111111111100000000]
select_ln113_4     (select           ) [ 0111111111111111111111111110]
tmp_1              (partselect       ) [ 0011111111111111111100000000]
select_ln113_5     (select           ) [ 0111111111111111111111111110]
shl_ln116_1        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_5       (zext             ) [ 0000000000000000000000000000]
add_ln116_2        (add              ) [ 0000000000000000000000000000]
trunc_ln           (partselect       ) [ 0000000000000000000000000000]
sext_ln116         (sext             ) [ 0000000000000000000000000000]
gmem_addr          (getelementptr    ) [ 0011111111111000000000000000]
or_ln117           (or               ) [ 0000000000000000000000000000]
zext_ln117         (zext             ) [ 0000000000000000000000000000]
add_ln117          (add              ) [ 0000000000000000000000000000]
trunc_ln8          (partselect       ) [ 0000000000000000000000000000]
sext_ln117         (sext             ) [ 0000000000000000000000000000]
gmem_addr_5        (getelementptr    ) [ 0011111111111100000000000000]
add_ln118_2        (add              ) [ 0000000000000000000000000000]
trunc_ln9          (partselect       ) [ 0000000000000000000000000000]
sext_ln118         (sext             ) [ 0000000000000000000000000000]
gmem_addr_6        (getelementptr    ) [ 0011111111111110000000000000]
add_ln119          (add              ) [ 0000000000000000000000000000]
trunc_ln1          (partselect       ) [ 0000000000000000000000000000]
sext_ln119         (sext             ) [ 0000000000000000000000000000]
gmem_addr_7        (getelementptr    ) [ 0011111111111111000000000000]
add_ln114          (add              ) [ 0111110111111111111111111110]
gmem_load_req      (readreq          ) [ 0000000000000000000000000000]
gmem_addr_read     (read             ) [ 0010010000000110000000000000]
gmem_load_4_req    (readreq          ) [ 0000000000000000000000000000]
tmp                (partselect       ) [ 0000010000000100000000000000]
trunc_ln121        (trunc            ) [ 0000010000000100000000000000]
gmem_addr_5_read   (read             ) [ 0000000000000000000000000000]
v1                 (bitcast          ) [ 0011000000000011000000000000]
gmem_load_5_req    (readreq          ) [ 0000000000000000000000000000]
tmp_s              (partselect       ) [ 0010000000000010000000000000]
trunc_ln121_1      (trunc            ) [ 0010000000000010000000000000]
icmp_ln121         (icmp             ) [ 0011000000000011000000000000]
icmp_ln121_1       (icmp             ) [ 0011000000000011000000000000]
v0                 (bitcast          ) [ 0001000000000001000000000000]
gmem_addr_6_read   (read             ) [ 0001100000000001100000000000]
gmem_load_6_req    (readreq          ) [ 0000000000000000000000000000]
icmp_ln121_2       (icmp             ) [ 0001000000000001000000000000]
icmp_ln121_3       (icmp             ) [ 0001000000000001000000000000]
tmp_4              (partselect       ) [ 0001000000000001000000000000]
trunc_ln122        (trunc            ) [ 0001000000000001000000000000]
gmem_addr_7_read   (read             ) [ 0000000000000000000000000000]
v3                 (bitcast          ) [ 0000110000000000110000000000]
or_ln121           (or               ) [ 0000000000000000000000000000]
or_ln121_1         (or               ) [ 0000000000000000000000000000]
and_ln121          (and              ) [ 0000000000000000000000000000]
tmp_3              (fcmp             ) [ 0000000000000000000000000000]
and_ln121_1        (and              ) [ 0000000000000000000000000000]
max1               (select           ) [ 0011110000000000111110000000]
tmp_5              (partselect       ) [ 0000100000000000100000000000]
trunc_ln122_1      (trunc            ) [ 0000100000000000100000000000]
icmp_ln122         (icmp             ) [ 0000110000000000110000000000]
icmp_ln122_1       (icmp             ) [ 0000110000000000110000000000]
v2                 (bitcast          ) [ 0000010000000000010000000000]
icmp_ln122_2       (icmp             ) [ 0000010000000000010000000000]
icmp_ln122_3       (icmp             ) [ 0000010000000000010000000000]
or_ln122           (or               ) [ 0000000000000000000000000000]
or_ln122_1         (or               ) [ 0000000000000000000000000000]
and_ln122          (and              ) [ 0000000000000000000000000000]
tmp_6              (fcmp             ) [ 0000000000000000000000000000]
and_ln122_1        (and              ) [ 0000000000000000000000000000]
max2               (select           ) [ 0011100000000000001110000000]
zext_ln113         (zext             ) [ 0000000000000000000000000000]
tmp4               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln125         (zext             ) [ 0000000000000000000000000000]
add_ln125_1        (add              ) [ 0000000000000000000000000000]
add_ln125_2        (add              ) [ 0000000000000000000000000000]
trunc_ln2          (partselect       ) [ 0000000000000000000000000000]
sext_ln125         (sext             ) [ 0000000000000000000000000000]
gmem_addr_8        (getelementptr    ) [ 0011110000000000000011111110]
bitcast_ln123      (bitcast          ) [ 0000000000000000000000000000]
tmp_7              (partselect       ) [ 0000000000000000000000000000]
trunc_ln123        (trunc            ) [ 0000000000000000000000000000]
bitcast_ln123_1    (bitcast          ) [ 0000000000000000000000000000]
tmp_8              (partselect       ) [ 0000000000000000000000000000]
trunc_ln123_1      (trunc            ) [ 0000000000000000000000000000]
icmp_ln123         (icmp             ) [ 0000000000000000000000000000]
icmp_ln123_1       (icmp             ) [ 0000000000000000000000000000]
or_ln123           (or               ) [ 0000000000000000000000000000]
icmp_ln123_2       (icmp             ) [ 0000000000000000000000000000]
icmp_ln123_3       (icmp             ) [ 0000000000000000000000000000]
or_ln123_1         (or               ) [ 0000000000000000000000000000]
and_ln123          (and              ) [ 0000000000000000000000000000]
tmp_9              (fcmp             ) [ 0000000000000000000000000000]
and_ln123_1        (and              ) [ 0000000000000000000000000000]
max_final          (select           ) [ 0000010000000000000001000000]
gmem_addr_8_req    (writereq         ) [ 0000000000000000000000000000]
bitcast_ln125      (bitcast          ) [ 0000000000000000000000000000]
write_ln125        (write            ) [ 0000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000000000000]
empty_36           (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000000000000]
specpipeline_ln114 (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln114 (specloopname     ) [ 0000000000000000000000000000]
gmem_addr_8_resp   (writeresp        ) [ 0000000000000000000000000000]
br_ln0             (br               ) [ 0111111111111111111111111110]
ret_ln129          (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="output_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_readreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_readreq_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="3"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="4"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="8"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_5_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="9"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem_addr_6_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="10"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem_addr_7_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="11"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_8_req/20 gmem_addr_8_resp/22 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln125_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="1" slack="0"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/21 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten59_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="1"/>
<pin id="190" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten59_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="9" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="c_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="6" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="4" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="2"/>
<pin id="236" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="4" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/14 tmp_6/16 tmp_9/19 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln116_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln116_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln116_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln112_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln112_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln113_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln112_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln116_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln116_mid1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_mid1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln112_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="17"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln116_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln116_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln112_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_7/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln113_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln116_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_2/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln116_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln116_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="1"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_3/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln116_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln116_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="1"/>
<pin id="372" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln116_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln118_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shl_ln118_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln118_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln118_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="1"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln118_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln114_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln125_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="11" slack="0"/>
<pin id="430" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln112_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="1"/>
<pin id="436" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln112_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln112_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="64" slack="1"/>
<pin id="449" dir="0" index="2" bw="64" slack="1"/>
<pin id="450" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_3/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln112_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="64" slack="1"/>
<pin id="454" dir="0" index="2" bw="64" slack="0"/>
<pin id="455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_4/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln118_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="1"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_3/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln112_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_5/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln112_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="11" slack="0"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_6/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln114_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln112_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln113_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="1"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln113_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_mid1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln116_2_mid1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_2_mid1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln116_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_4/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln116_3_mid1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_3_mid1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln116_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_6/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln116_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_5/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln116_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="13" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_6/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln113_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="64" slack="0"/>
<pin id="546" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln118_mid1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="13" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln118_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln118_1_mid1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1_mid1/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln118_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln118_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_4/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln118_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="13" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_5/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln113_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="64" slack="0"/>
<pin id="590" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_2/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln125_mid1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_mid1/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln114_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln125_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="0" index="1" bw="11" slack="0"/>
<pin id="609" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_3/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln113_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="0" index="2" bw="11" slack="0"/>
<pin id="616" dir="1" index="3" bw="11" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_3/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln113_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="1"/>
<pin id="623" dir="0" index="2" bw="4" slack="0"/>
<pin id="624" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_4/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="3" slack="0"/>
<pin id="632" dir="1" index="4" bw="3" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln113_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="1"/>
<pin id="641" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_5/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="shl_ln116_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="1"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_1/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln116_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_5/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln116_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="1"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="62" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="0" index="3" bw="7" slack="0"/>
<pin id="664" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln116_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="62" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="gmem_addr_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="62" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="or_ln117_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="0"/>
<pin id="682" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln117_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln117_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="1"/>
<pin id="692" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="62" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="0"/>
<pin id="697" dir="0" index="2" bw="3" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln117_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="62" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="gmem_addr_5_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="62" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln118_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="64" slack="1"/>
<pin id="717" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_2/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln9_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="62" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="0" index="2" bw="3" slack="0"/>
<pin id="723" dir="0" index="3" bw="7" slack="0"/>
<pin id="724" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln118_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="62" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="gmem_addr_6_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="62" slack="0"/>
<pin id="736" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln119_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="0" index="1" bw="64" slack="1"/>
<pin id="742" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="62" slack="0"/>
<pin id="746" dir="0" index="1" bw="64" slack="0"/>
<pin id="747" dir="0" index="2" bw="3" slack="0"/>
<pin id="748" dir="0" index="3" bw="7" slack="0"/>
<pin id="749" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln119_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="62" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="gmem_addr_7_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="62" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln114_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="0" index="1" bw="4" slack="3"/>
<pin id="767" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln121_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="v1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v1/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_s_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln121_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_1/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln121_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln121_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="23" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="v0_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v0/14 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln121_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_2/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln121_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="23" slack="1"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_3/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_4_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="6" slack="0"/>
<pin id="830" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln122_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="v3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v3/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="or_ln121_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="2"/>
<pin id="845" dir="0" index="1" bw="1" slack="2"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="or_ln121_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="0" index="1" bw="1" slack="1"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="and_ln121_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln121_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121_1/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="max1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="1"/>
<pin id="866" dir="0" index="2" bw="32" slack="2"/>
<pin id="867" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max1/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_5_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="0" index="3" bw="6" slack="0"/>
<pin id="874" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="trunc_ln122_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_1/15 "/>
</bind>
</comp>

<comp id="883" class="1004" name="icmp_ln122_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/15 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln122_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="23" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_1/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="v2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="2"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v2/16 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln122_2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_2/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="icmp_ln122_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="23" slack="1"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_3/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="or_ln122_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="2"/>
<pin id="909" dir="0" index="1" bw="1" slack="2"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="or_ln122_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="0" index="1" bw="1" slack="1"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_1/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="and_ln122_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="and_ln122_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_1/17 "/>
</bind>
</comp>

<comp id="927" class="1004" name="max2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="1"/>
<pin id="930" dir="0" index="2" bw="32" slack="2"/>
<pin id="931" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max2/17 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln113_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="16"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/19 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="9" slack="0"/>
<pin id="938" dir="0" index="1" bw="3" slack="16"/>
<pin id="939" dir="0" index="2" bw="6" slack="17"/>
<pin id="940" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln125_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="9" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln125_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="18"/>
<pin id="948" dir="0" index="1" bw="9" slack="0"/>
<pin id="949" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/19 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln125_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="11" slack="0"/>
<pin id="953" dir="0" index="1" bw="64" slack="0"/>
<pin id="954" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/19 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="62" slack="0"/>
<pin id="959" dir="0" index="1" bw="64" slack="0"/>
<pin id="960" dir="0" index="2" bw="3" slack="0"/>
<pin id="961" dir="0" index="3" bw="7" slack="0"/>
<pin id="962" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/19 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln125_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="62" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/19 "/>
</bind>
</comp>

<comp id="971" class="1004" name="gmem_addr_8_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="62" slack="0"/>
<pin id="974" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/19 "/>
</bind>
</comp>

<comp id="977" class="1004" name="bitcast_ln123_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="5"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123/20 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_7_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="0" index="2" bw="6" slack="0"/>
<pin id="984" dir="0" index="3" bw="6" slack="0"/>
<pin id="985" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln123_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln123_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="3"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_1/20 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_8_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="0" index="2" bw="6" slack="0"/>
<pin id="1001" dir="0" index="3" bw="6" slack="0"/>
<pin id="1002" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="trunc_ln123_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123_1/20 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln123_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/20 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln123_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="23" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_1/20 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="or_ln123_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln123_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_2/20 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="icmp_ln123_3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_3/20 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="or_ln123_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_1/20 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="and_ln123_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123/20 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln123_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123_1/20 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="max_final_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="5"/>
<pin id="1062" dir="0" index="2" bw="32" slack="3"/>
<pin id="1063" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_final/20 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="bitcast_ln125_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln125/21 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="output_read_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="64" slack="18"/>
<pin id="1071" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="1074" class="1005" name="input_read_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="64" slack="1"/>
<pin id="1076" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add_ln116_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="1"/>
<pin id="1082" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="icmp_ln112_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="icmp_ln113_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="select_ln112_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="4" slack="1"/>
<pin id="1104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="select_ln112_2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="6" slack="17"/>
<pin id="1110" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opset="select_ln112_2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln116_4_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="1"/>
<pin id="1115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_4 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="select_ln112_7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="5" slack="0"/>
<pin id="1122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln112_7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln113_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="1"/>
<pin id="1127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln113_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln112_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="9" slack="1"/>
<pin id="1132" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="select_ln113_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="4" slack="1"/>
<pin id="1137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="select_ln113_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="64" slack="1"/>
<pin id="1143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="select_ln113_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_2 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="select_ln113_3_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="11" slack="16"/>
<pin id="1155" dir="1" index="1" bw="11" slack="16"/>
</pin_list>
<bind>
<opset="select_ln113_3 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="select_ln113_4_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="1"/>
<pin id="1160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_4 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="3" slack="16"/>
<pin id="1165" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln113_5_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="6" slack="1"/>
<pin id="1170" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_5 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="gmem_addr_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1179" class="1005" name="gmem_addr_5_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="2"/>
<pin id="1181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="gmem_addr_6_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="3"/>
<pin id="1187" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="gmem_addr_7_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="4"/>
<pin id="1193" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln114_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="4" slack="1"/>
<pin id="1199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="gmem_addr_read_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="2"/>
<pin id="1204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1207" class="1005" name="tmp_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="1"/>
<pin id="1209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1212" class="1005" name="trunc_ln121_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="23" slack="1"/>
<pin id="1214" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln121 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="v1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_s_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="1"/>
<pin id="1225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1228" class="1005" name="trunc_ln121_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="23" slack="1"/>
<pin id="1230" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln121_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="icmp_ln121_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="2"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="icmp_ln121_1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="2"/>
<pin id="1240" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln121_1 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="v0_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="gmem_addr_6_read_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="2"/>
<pin id="1251" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1254" class="1005" name="icmp_ln121_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="1"/>
<pin id="1256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="icmp_ln121_3_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_3 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_4_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="1"/>
<pin id="1266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="trunc_ln122_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="23" slack="1"/>
<pin id="1271" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="v3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="max1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="4"/>
<pin id="1282" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_5_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="1"/>
<pin id="1289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="trunc_ln122_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="23" slack="1"/>
<pin id="1294" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln122_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="2"/>
<pin id="1299" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="icmp_ln122_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="2"/>
<pin id="1304" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122_1 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="v2_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="icmp_ln122_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln122_3_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122_3 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="max2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="2"/>
<pin id="1325" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="gmem_addr_8_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="max_final_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_final "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="94" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="187"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="252"><net_src comp="204" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="192" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="204" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="215" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="226" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="276" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="282" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="253" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="300" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="282" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="276" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="204" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="215" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="222" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="222" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="222" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="353" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="339" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="339" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="388" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="222" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="357" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="188" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="238" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="456"><net_src comp="374" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="409" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="427" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="238" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="482" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="439" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="24" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="487" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="38" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="487" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="18" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="487" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="44" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="446" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="514" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="482" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="451" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="500" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="18" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="42" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="500" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="44" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="446" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="558" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="482" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="462" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="46" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="487" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="20" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="518" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="482" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="469" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="625"><net_src comp="482" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="487" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="492" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="36" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="64" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="653"><net_src comp="643" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="68" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="70" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="0" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="643" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="72" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="700"><net_src comp="66" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="68" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="70" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="694" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="0" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="650" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="725"><net_src comp="66" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="68" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="70" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="732"><net_src comp="719" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="0" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="685" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="750"><net_src comp="66" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="739" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="68" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="70" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="744" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="0" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="56" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="78" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="152" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="80" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="82" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="152" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="157" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="78" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="157" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="80" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="82" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="157" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="84" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="86" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="819"><net_src comp="84" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="86" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="78" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="162" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="80" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="162" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="167" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="855"><net_src comp="843" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="245" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="875"><net_src comp="78" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="167" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="80" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="82" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="882"><net_src comp="167" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="84" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="86" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="893" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="901"><net_src comp="84" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="86" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="919"><net_src comp="907" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="245" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="941"><net_src comp="88" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="936" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="933" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="963"><net_src comp="66" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="68" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="966"><net_src comp="70" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="970"><net_src comp="957" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="0" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="986"><net_src comp="78" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="977" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="80" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="82" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="993"><net_src comp="977" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1003"><net_src comp="78" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="994" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="80" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="82" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1010"><net_src comp="994" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="980" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="84" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="990" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="86" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1011" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="997" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="84" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1007" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="86" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1029" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1023" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="245" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1068"><net_src comp="1065" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1072"><net_src comp="112" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1077"><net_src comp="118" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1083"><net_src comp="265" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1090"><net_src comp="270" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="282" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1100"><net_src comp="1091" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1101"><net_src comp="1091" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1105"><net_src comp="288" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1111"><net_src comp="308" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="1116"><net_src comp="320" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1123"><net_src comp="325" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1128"><net_src comp="333" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="1133"><net_src comp="433" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1138"><net_src comp="492" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1144"><net_src comp="542" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1150"><net_src comp="586" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1156"><net_src comp="612" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1161"><net_src comp="620" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1166"><net_src comp="627" pin="4"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1171"><net_src comp="637" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1176"><net_src comp="673" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1182"><net_src comp="708" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1188"><net_src comp="733" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1194"><net_src comp="758" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="1200"><net_src comp="764" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1205"><net_src comp="152" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1210"><net_src comp="769" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1215"><net_src comp="779" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1220"><net_src comp="783" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1226"><net_src comp="787" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1231"><net_src comp="797" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1236"><net_src comp="801" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1241"><net_src comp="806" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1246"><net_src comp="811" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1252"><net_src comp="162" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1257"><net_src comp="815" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1262"><net_src comp="820" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1267"><net_src comp="825" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1272"><net_src comp="835" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1277"><net_src comp="839" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="927" pin=2"/></net>

<net id="1283"><net_src comp="863" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1286"><net_src comp="1280" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1290"><net_src comp="869" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1295"><net_src comp="879" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1300"><net_src comp="883" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1305"><net_src comp="888" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1310"><net_src comp="893" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1316"><net_src comp="897" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1321"><net_src comp="902" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1326"><net_src comp="927" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1329"><net_src comp="1323" pin="1"/><net_sink comp="1059" pin=2"/></net>

<net id="1333"><net_src comp="971" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1339"><net_src comp="1059" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1065" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {20 21 22 23 24 25 26 }
 - Input state : 
	Port: maxpool2_layer : gmem | {5 6 7 8 9 10 11 12 13 14 15 }
	Port: maxpool2_layer : input_r | {1 }
	Port: maxpool2_layer : output_r | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln116 : 1
		shl_ln : 2
		zext_ln116 : 3
		add_ln116 : 4
		icmp_ln112 : 1
		br_ln112 : 2
		add_ln112 : 1
		icmp_ln113 : 1
		select_ln112 : 2
		trunc_ln116_1 : 2
		shl_ln116_mid1 : 3
		select_ln112_2 : 4
		zext_ln116_3 : 4
		add_ln116_4 : 5
		select_ln112_7 : 2
		add_ln113_1 : 1
	State 3
		zext_ln116_1 : 1
		zext_ln116_2 : 1
		add_ln116_3 : 2
		add_ln116_1 : 3
		zext_ln118 : 1
		zext_ln118_1 : 1
		add_ln118 : 2
		add_ln118_1 : 3
		zext_ln114 : 1
		add_ln125 : 2
		select_ln112_1 : 1
		select_ln112_4 : 4
		select_ln112_5 : 4
		select_ln112_6 : 3
		icmp_ln114 : 1
		or_ln112 : 2
		select_ln113 : 2
		p_mid1 : 1
		shl_ln116_2_mid1 : 1
		zext_ln116_4 : 2
		shl_ln116_3_mid1 : 1
		zext_ln116_6 : 2
		add_ln116_5 : 3
		add_ln116_6 : 4
		select_ln113_1 : 5
		shl_ln118_mid1 : 1
		zext_ln118_2 : 2
		shl_ln118_1_mid1 : 1
		zext_ln118_3 : 2
		add_ln118_4 : 3
		add_ln118_5 : 4
		select_ln113_2 : 5
		shl_ln125_mid1 : 1
		zext_ln114_1 : 2
		add_ln125_3 : 3
		select_ln113_3 : 4
		select_ln113_4 : 2
		tmp_1 : 3
	State 4
		zext_ln116_5 : 1
		add_ln116_2 : 2
		trunc_ln : 3
		sext_ln116 : 4
		gmem_addr : 5
		or_ln117 : 1
		zext_ln117 : 1
		add_ln117 : 2
		trunc_ln8 : 3
		sext_ln117 : 4
		gmem_addr_5 : 5
		add_ln118_2 : 2
		trunc_ln9 : 3
		sext_ln118 : 4
		gmem_addr_6 : 5
		add_ln119 : 2
		trunc_ln1 : 3
		sext_ln119 : 4
		gmem_addr_7 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_3 : 1
	State 15
	State 16
		tmp_6 : 1
	State 17
	State 18
	State 19
		zext_ln125 : 1
		add_ln125_1 : 2
		add_ln125_2 : 3
		trunc_ln2 : 4
		sext_ln125 : 5
		gmem_addr_8 : 6
	State 20
		tmp_7 : 1
		trunc_ln123 : 1
		tmp_8 : 1
		trunc_ln123_1 : 1
		icmp_ln123 : 2
		icmp_ln123_1 : 2
		or_ln123 : 3
		icmp_ln123_2 : 2
		icmp_ln123_3 : 2
		or_ln123_1 : 3
		and_ln123 : 3
		and_ln123_1 : 3
		max_final : 3
	State 21
		write_ln125 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln116_fu_265       |    0    |    71   |
|          |       add_ln112_fu_276       |    0    |    15   |
|          |      add_ln116_4_fu_320      |    0    |    71   |
|          |      add_ln113_1_fu_333      |    0    |    15   |
|          |      add_ln116_3_fu_369      |    0    |    64   |
|          |      add_ln116_1_fu_374      |    0    |    64   |
|          |       add_ln118_fu_404       |    0    |    64   |
|          |      add_ln118_1_fu_409      |    0    |    64   |
|          |       add_ln125_fu_427       |    0    |    13   |
|          |      add_ln112_1_fu_433      |    0    |    15   |
|          |      add_ln118_3_fu_457      |    0    |    71   |
|    add   |       add_ln113_fu_487       |    0    |    13   |
|          |      add_ln116_5_fu_530      |    0    |    64   |
|          |      add_ln116_6_fu_536      |    0    |    64   |
|          |      add_ln118_4_fu_574      |    0    |    64   |
|          |      add_ln118_5_fu_580      |    0    |    64   |
|          |      add_ln125_3_fu_606      |    0    |    13   |
|          |      add_ln116_2_fu_654      |    0    |    71   |
|          |       add_ln117_fu_689       |    0    |    71   |
|          |      add_ln118_2_fu_714      |    0    |    71   |
|          |       add_ln119_fu_739       |    0    |    71   |
|          |       add_ln114_fu_764       |    0    |    13   |
|          |      add_ln125_1_fu_946      |    0    |    64   |
|          |      add_ln125_2_fu_951      |    0    |    64   |
|----------|------------------------------|---------|---------|
|          |      select_ln112_fu_288     |    0    |    4    |
|          |     select_ln112_2_fu_308    |    0    |    6    |
|          |     select_ln112_7_fu_325    |    0    |    5    |
|          |     select_ln112_1_fu_439    |    0    |    4    |
|          |     select_ln112_3_fu_446    |    0    |    64   |
|          |     select_ln112_4_fu_451    |    0    |    64   |
|          |     select_ln112_5_fu_462    |    0    |    64   |
|          |     select_ln112_6_fu_469    |    0    |    11   |
|  select  |      select_ln113_fu_492     |    0    |    4    |
|          |     select_ln113_1_fu_542    |    0    |    64   |
|          |     select_ln113_2_fu_586    |    0    |    64   |
|          |     select_ln113_3_fu_612    |    0    |    11   |
|          |     select_ln113_4_fu_620    |    0    |    4    |
|          |     select_ln113_5_fu_637    |    0    |    6    |
|          |          max1_fu_863         |    0    |    32   |
|          |          max2_fu_927         |    0    |    32   |
|          |       max_final_fu_1059      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln112_fu_270      |    0    |    13   |
|          |       icmp_ln113_fu_282      |    0    |    11   |
|          |       icmp_ln114_fu_476      |    0    |    9    |
|          |       icmp_ln121_fu_801      |    0    |    11   |
|          |      icmp_ln121_1_fu_806     |    0    |    18   |
|          |      icmp_ln121_2_fu_815     |    0    |    11   |
|          |      icmp_ln121_3_fu_820     |    0    |    18   |
|   icmp   |       icmp_ln122_fu_883      |    0    |    11   |
|          |      icmp_ln122_1_fu_888     |    0    |    18   |
|          |      icmp_ln122_2_fu_897     |    0    |    11   |
|          |      icmp_ln122_3_fu_902     |    0    |    18   |
|          |      icmp_ln123_fu_1011      |    0    |    11   |
|          |     icmp_ln123_1_fu_1017     |    0    |    18   |
|          |     icmp_ln123_2_fu_1029     |    0    |    11   |
|          |     icmp_ln123_3_fu_1035     |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |         empty_fu_339         |    0    |    0    |
|          |        or_ln112_fu_482       |    0    |    2    |
|          |         p_mid1_fu_500        |    0    |    0    |
|          |        or_ln117_fu_679       |    0    |    0    |
|    or    |        or_ln121_fu_843       |    0    |    2    |
|          |       or_ln121_1_fu_847      |    0    |    2    |
|          |        or_ln122_fu_907       |    0    |    2    |
|          |       or_ln122_1_fu_911      |    0    |    2    |
|          |       or_ln123_fu_1023       |    0    |    2    |
|          |      or_ln123_1_fu_1041      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |       and_ln121_fu_851       |    0    |    2    |
|          |      and_ln121_1_fu_857      |    0    |    2    |
|    and   |       and_ln122_fu_915       |    0    |    2    |
|          |      and_ln122_1_fu_921      |    0    |    2    |
|          |       and_ln123_fu_1047      |    0    |    2    |
|          |      and_ln123_1_fu_1053     |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |    output_read_read_fu_112   |    0    |    0    |
|          |    input_read_read_fu_118    |    0    |    0    |
|   read   |  gmem_addr_read_read_fu_152  |    0    |    0    |
|          | gmem_addr_5_read_read_fu_157 |    0    |    0    |
|          | gmem_addr_6_read_read_fu_162 |    0    |    0    |
|          | gmem_addr_7_read_read_fu_167 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      grp_readreq_fu_124      |    0    |    0    |
|  readreq |      grp_readreq_fu_131      |    0    |    0    |
|          |      grp_readreq_fu_138      |    0    |    0    |
|          |      grp_readreq_fu_145      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_172     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln125_write_fu_179   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   fcmp   |          grp_fu_245          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln116_fu_249      |    0    |    0    |
|          |     trunc_ln116_1_fu_296     |    0    |    0    |
|          |      trunc_ln121_fu_779      |    0    |    0    |
|   trunc  |     trunc_ln121_1_fu_797     |    0    |    0    |
|          |      trunc_ln122_fu_835      |    0    |    0    |
|          |     trunc_ln122_1_fu_879     |    0    |    0    |
|          |      trunc_ln123_fu_990      |    0    |    0    |
|          |     trunc_ln123_1_fu_1007    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         shl_ln_fu_253        |    0    |    0    |
|          |     shl_ln116_mid1_fu_300    |    0    |    0    |
|          |      shl_ln116_2_fu_345      |    0    |    0    |
|          |      shl_ln116_3_fu_357      |    0    |    0    |
|          |        shl_ln3_fu_380        |    0    |    0    |
|          |      shl_ln118_1_fu_392      |    0    |    0    |
|bitconcatenate|        shl_ln4_fu_415        |    0    |    0    |
|          |    shl_ln116_2_mid1_fu_506   |    0    |    0    |
|          |    shl_ln116_3_mid1_fu_518   |    0    |    0    |
|          |     shl_ln118_mid1_fu_550    |    0    |    0    |
|          |    shl_ln118_1_mid1_fu_562   |    0    |    0    |
|          |     shl_ln125_mid1_fu_594    |    0    |    0    |
|          |      shl_ln116_1_fu_643      |    0    |    0    |
|          |          tmp4_fu_936         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln116_fu_261      |    0    |    0    |
|          |      zext_ln116_3_fu_316     |    0    |    0    |
|          |      zext_ln116_1_fu_353     |    0    |    0    |
|          |      zext_ln116_2_fu_365     |    0    |    0    |
|          |       zext_ln118_fu_388      |    0    |    0    |
|          |      zext_ln118_1_fu_400     |    0    |    0    |
|          |       zext_ln114_fu_423      |    0    |    0    |
|   zext   |      zext_ln116_4_fu_514     |    0    |    0    |
|          |      zext_ln116_6_fu_526     |    0    |    0    |
|          |      zext_ln118_2_fu_558     |    0    |    0    |
|          |      zext_ln118_3_fu_570     |    0    |    0    |
|          |      zext_ln114_1_fu_602     |    0    |    0    |
|          |      zext_ln116_5_fu_650     |    0    |    0    |
|          |       zext_ln117_fu_685      |    0    |    0    |
|          |       zext_ln113_fu_933      |    0    |    0    |
|          |       zext_ln125_fu_942      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_1_fu_627         |    0    |    0    |
|          |        trunc_ln_fu_659       |    0    |    0    |
|          |       trunc_ln8_fu_694       |    0    |    0    |
|          |       trunc_ln9_fu_719       |    0    |    0    |
|          |       trunc_ln1_fu_744       |    0    |    0    |
|partselect|          tmp_fu_769          |    0    |    0    |
|          |         tmp_s_fu_787         |    0    |    0    |
|          |         tmp_4_fu_825         |    0    |    0    |
|          |         tmp_5_fu_869         |    0    |    0    |
|          |       trunc_ln2_fu_957       |    0    |    0    |
|          |         tmp_7_fu_980         |    0    |    0    |
|          |         tmp_8_fu_997         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln116_fu_669      |    0    |    0    |
|          |       sext_ln117_fu_704      |    0    |    0    |
|   sext   |       sext_ln118_fu_729      |    0    |    0    |
|          |       sext_ln119_fu_754      |    0    |    0    |
|          |       sext_ln125_fu_967      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1938  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln112_1_reg_1130  |    9   |
|   add_ln113_1_reg_1125  |    6   |
|    add_ln114_reg_1197   |    4   |
|   add_ln116_4_reg_1113  |   64   |
|    add_ln116_reg_1080   |   64   |
|        c_reg_200        |    5   |
|   gmem_addr_5_reg_1179  |   32   |
|gmem_addr_6_read_reg_1249|   32   |
|   gmem_addr_6_reg_1185  |   32   |
|   gmem_addr_7_reg_1191  |   32   |
|   gmem_addr_8_reg_1330  |   32   |
| gmem_addr_read_reg_1202 |   32   |
|    gmem_addr_reg_1173   |   32   |
|        i_reg_222        |    4   |
|   icmp_ln112_reg_1087   |    1   |
|   icmp_ln113_reg_1091   |    1   |
|  icmp_ln121_1_reg_1238  |    1   |
|  icmp_ln121_2_reg_1254  |    1   |
|  icmp_ln121_3_reg_1259  |    1   |
|   icmp_ln121_reg_1233   |    1   |
|  icmp_ln122_1_reg_1302  |    1   |
|  icmp_ln122_2_reg_1313  |    1   |
|  icmp_ln122_3_reg_1318  |    1   |
|   icmp_ln122_reg_1297   |    1   |
| indvar_flatten59_reg_188|    9   |
|  indvar_flatten_reg_211 |    6   |
|   input_read_reg_1074   |   64   |
|        j_reg_234        |    4   |
|      max1_reg_1280      |   32   |
|      max2_reg_1323      |   32   |
|    max_final_reg_1336   |   32   |
|   output_read_reg_1069  |   64   |
| select_ln112_2_reg_1108 |    6   |
| select_ln112_7_reg_1120 |    5   |
|  select_ln112_reg_1102  |    4   |
| select_ln113_1_reg_1141 |   64   |
| select_ln113_2_reg_1147 |   64   |
| select_ln113_3_reg_1153 |   11   |
| select_ln113_4_reg_1158 |    4   |
| select_ln113_5_reg_1168 |    6   |
|  select_ln113_reg_1135  |    4   |
|      tmp_1_reg_1163     |    3   |
|      tmp_4_reg_1264     |    8   |
|      tmp_5_reg_1287     |    8   |
|       tmp_reg_1207      |    8   |
|      tmp_s_reg_1223     |    8   |
|  trunc_ln121_1_reg_1228 |   23   |
|   trunc_ln121_reg_1212  |   23   |
|  trunc_ln122_1_reg_1292 |   23   |
|   trunc_ln122_reg_1269  |   23   |
|       v0_reg_1243       |   32   |
|       v1_reg_1217       |   32   |
|       v2_reg_1307       |   32   |
|       v3_reg_1274       |   32   |
+-------------------------+--------+
|          Total          |  1056  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_172   |  p0  |   2  |   1  |    2   |
| indvar_flatten59_reg_188 |  p0  |   2  |   9  |   18   ||    9    |
|         i_reg_222        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_245        |  p0  |   5  |  32  |   160  ||    27   |
|        grp_fu_245        |  p1  |   3  |  32  |   96   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   284  ||  9.028  ||    60   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1938  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   60   |
|  Register |    -   |  1056  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |  1056  |  1998  |
+-----------+--------+--------+--------+
