//-------------------------------------------------design-----------------------------------------------------------
module mux_4_1(input [1:0]sel,input i0,i1,i2,i3, output reg y );

  always @(*)begin
    casez (sel)
      2'h0:y=i0;
      2'h1:y=i1;
      2'h2:y=i2;
      2'h3:y=i3;
      default :$display("Invaild sel input ");
    endcase 
  end
endmodule 

//--------------------------------------------------tb-----------------------------------------------------------------------
module tb;
reg [1:0] sel;
reg i0,i1,i2,i3;
wire y;
  mux_4_1   mux(i0,i1,i2,i3,sel,y);
initial begin
  $monitor ("sel=%b,i0=%b,i1=%b,i2=%b,i3=%b--->y=%b",sel,i0,i1,i2,i3,y);
  {i0,i1,i2,i3}=4'h5;
  repeat (5) begin
 sel = $random;
 #5;
end
end
endmodule 


