// Seed: 960585499
module module_0;
  always #(id_1) begin
    #1 begin
      $display(id_1, 1'h0);
    end
    $display(id_1 < 1, 1, 1, 1'b0, id_1, id_1);
  end
  always @(negedge 1'h0 or posedge 1 * id_1) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
endmodule
