

================================================================
== Vitis HLS Report for 'fir_base_Pipeline_CO_EFFICIENTS'
================================================================
* Date:           Sat Dec 28 14:56:30 2024

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir_filter_vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      102|      102|  2.040 us|  2.040 us|  100|  100|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CO_EFFICIENTS  |      100|      100|         3|          1|          1|    99|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_96_p2          |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_90_p2         |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          16|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_50                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem_addr_read_reg_138                     |  32|   0|   32|          0|
    |i_1_reg_129                                |   7|   0|    7|          0|
    |i_1_reg_129_pp0_iter1_reg                  |   7|   0|    7|          0|
    |i_fu_50                                    |   7|   0|    7|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  59|   0|   59|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_CO_EFFICIENTS|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|sext_ln15              |   in|   62|     ap_none|                        sext_ln15|        scalar|
|co_address0            |  out|    7|   ap_memory|                               co|         array|
|co_ce0                 |  out|    1|   ap_memory|                               co|         array|
|co_we0                 |  out|    1|   ap_memory|                               co|         array|
|co_d0                  |  out|   32|   ap_memory|                               co|         array|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

