From 61097ed1df238124dc08044ec591aaece6db566d Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Fri, 15 Mar 2019 15:21:55 +0100
Subject: [PATCH 5/6] enable ADC clock

---
 fdts/stm32mp157a-ugeast-mx.dts | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/fdts/stm32mp157a-ugeast-mx.dts b/fdts/stm32mp157a-ugeast-mx.dts
index 7771edb..2772b66 100644
--- a/fdts/stm32mp157a-ugeast-mx.dts
+++ b/fdts/stm32mp157a-ugeast-mx.dts
@@ -175,7 +175,7 @@ clocks {
         0         /*MCO2*/
     >;
     st,pkcs = <
-        CLK_CKPER_DISABLED
+        CLK_CKPER_HSI
         CLK_FMC_ACLK
         CLK_ETH_PLL4P
         CLK_SDMMC12_HSI
@@ -188,7 +188,7 @@ clocks {
         CLK_I2C46_CSI
         CLK_SDMMC3_DISABLED
         CLK_USBO_USBPHY
-        CLK_ADC_DISABLED
+        CLK_ADC_PLL3Q
         CLK_CEC_DISABLED
         CLK_I2C12_PCLK1
         CLK_I2C35_DISABLED
@@ -231,6 +231,7 @@ clocks {
 		DECPROT(STM32MP1_ETZPC_RNG1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)
 		DECPROT(STM32MP1_ETZPC_HASH1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)
 		DECPROT(STM32MP1_ETZPC_CRYP1_ID, DECPROT_NS_RW, DECPROT_UNLOCK)
+		DECPROT(STM32MP1_ETZPC_VREFBUF_ID, DECPROT_NS_RW, DECPROT_UNLOCK)
 	>;
 };
 
-- 
2.17.1

