{"vcs1":{"timestamp_begin":1681615862.798619399, "rt":0.77, "ut":0.19, "st":0.12}}
{"vcselab":{"timestamp_begin":1681615863.601897628, "rt":0.91, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681615864.535481499, "rt":0.73, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615862.502523406}
{"VCS_COMP_START_TIME": 1681615862.502523406}
{"VCS_COMP_END_TIME": 1681615865.998688694}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
