// Seed: 521542252
module module_0 (
    input wire void id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9
);
  tri0 id_11 = 1;
  wire id_12;
  assign id_11 = 1;
  wor id_13 = -1, id_14;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output wire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input tri1 id_16,
    output tri id_17,
    input wor id_18,
    input tri1 id_19,
    output tri0 id_20,
    output uwire id_21,
    input tri1 id_22
);
  wand id_24, id_25;
  assign id_10 = -1;
  wire id_26, id_27;
  always begin : LABEL_0
    return id_8;
    id_10 = id_18;
  end
  always id_25 = id_14;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_14,
      id_11,
      id_12,
      id_19,
      id_25,
      id_14,
      id_15,
      id_7
  );
  assign modCall_1.type_0 = 0;
  assign id_0 = id_24;
  logic [7:0][{  1  {  -1  }  }] id_28, id_29, id_30;
endmodule
