
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.5.2
// timestamp : Tue Sep  7 16:07:58 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf $cgf \
//                  -- xlen $xlen \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V F extension for the fmadd_b7 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b7)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f28, rs2==f0, rs3==f28, rd==f22, fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f31b9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x186e02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e6c50 and rm_val == 3  
// opcode: fmadd.s ; op1:f28; op2:f0; op3:f28; dest:f22; op1val:0x7eef31b9; op2val:0xbf986e02; op3val:0x7eef31b9; valaddr_reg:x16; val_offset:0; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f22, f28, f0, f28, 0x3, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f30, rs2==f31, rs3==f20, rd==f31, fs1 == 0 and fe1 == 0xfe and fm1 == 0x2390a7 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x6c2877 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16e335 and rm_val == 3  
// opcode: fmadd.s ; op1:f30; op2:f31; op3:f20; dest:f31; op1val:0x7f2390a7; op2val:0xbe6c2877; op3val:0x7e16e335; valaddr_reg:x16; val_offset:12; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f31, f30, f31, f20, 0x3, 0, x16, 12, x17, x15, 8, x18)

inst_2:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f10, rs2==f3, rs3==f7, rd==f7, fs1 == 0 and fe1 == 0xfd and fm1 == 0x14058d and fs2 == 1 and fe2 == 0x7f and fm2 == 0x021f69 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1679f6 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f3; op3:f7; dest:f7; op1val:0x7e94058d; op2val:0xbf821f69; op3val:0x7e9679f6; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f7, f10, f3, f7, 0x3, 0, x16, 24, x17, x15, 16, x18)

inst_3:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f9, rs2==f9, rs3==f4, rd==f27, fs1 == 0 and fe1 == 0xfd and fm1 == 0x390aa3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x722d10 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2f0ca1 and rm_val == 3  
// opcode: fmadd.s ; op1:f9; op2:f9; op3:f4; dest:f27; op1val:0x7eb90aa3; op2val:0x7eb90aa3; op3val:0x7f2f0ca1; valaddr_reg:x16; val_offset:36; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f27, f9, f9, f4, 0x3, 0, x16, 36, x17, x15, 24, x18)

inst_4:
// rs1 == rs2 == rd != rs3, rs1==f15, rs2==f15, rs3==f9, rd==f15, fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f885 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x648bdf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x72c742 and rm_val == 3  
// opcode: fmadd.s ; op1:f15; op2:f15; op3:f9; dest:f15; op1val:0x7f07f885; op2val:0x7f07f885; op3val:0x7ef2c742; valaddr_reg:x16; val_offset:48; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f15, f15, f15, f9, 0x3, 0, x16, 48, x17, x15, 32, x18)

inst_5:
// rs1 == rs2 == rs3 != rd, rs1==f14, rs2==f14, rs3==f14, rd==f6, fs1 == 0 and fe1 == 0xfd and fm1 == 0x243fb8 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2c433a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d0be3 and rm_val == 3  
// opcode: fmadd.s ; op1:f14; op2:f14; op3:f14; dest:f6; op1val:0x7ea43fb8; op2val:0x7ea43fb8; op3val:0x7ea43fb8; valaddr_reg:x16; val_offset:60; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f6, f14, f14, f14, 0x3, 0, x16, 60, x17, x15, 40, x18)

inst_6:
// rs1 == rs2 == rs3 == rd, rs1==f24, rs2==f24, rs3==f24, rd==f24, fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32eb6c and fs2 == 1 and fe2 == 0x84 and fm2 == 0x55d574 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x157310 and rm_val == 3  
// opcode: fmadd.s ; op1:f24; op2:f24; op3:f24; dest:f24; op1val:0x7c32eb6c; op2val:0x7c32eb6c; op3val:0x7c32eb6c; valaddr_reg:x16; val_offset:72; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f24, f24, f24, f24, 0x3, 0, x16, 72, x17, x15, 48, x18)

inst_7:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f21, rs2==f19, rs3==f26, rd==f21, fs1 == 0 and fe1 == 0xfe and fm1 == 0x2a7c0d and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1d4c63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5181e6 and rm_val == 3  
// opcode: fmadd.s ; op1:f21; op2:f19; op3:f26; dest:f21; op1val:0x7f2a7c0d; op2val:0xbf1d4c63; op3val:0x7ed181e6; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f21, f21, f19, f26, 0x3, 0, x16, 84, x17, x15, 56, x18)

inst_8:
// rd == rs2 == rs3 != rs1, rs1==f31, rs2==f25, rs3==f25, rd==f25, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ef4a6 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x00c03c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ffb67 and rm_val == 3  
// opcode: fmadd.s ; op1:f31; op2:f25; op3:f25; dest:f25; op1val:0x7eaef4a6; op2val:0xc000c03c; op3val:0xc000c03c; valaddr_reg:x16; val_offset:96; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f25, f31, f25, f25, 0x3, 0, x16, 96, x17, x15, 64, x18)

inst_9:
// rs1 == rd == rs3 != rs2, rs1==f19, rs2==f2, rs3==f19, rd==f19, fs1 == 0 and fe1 == 0xf9 and fm1 == 0x5fd1b9 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5dbbf1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x41dc5e and rm_val == 3  
// opcode: fmadd.s ; op1:f19; op2:f2; op3:f19; dest:f19; op1val:0x7cdfd1b9; op2val:0xc0ddbbf1; op3val:0x7cdfd1b9; valaddr_reg:x16; val_offset:108; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f19, f19, f2, f19, 0x3, 0, x16, 108, x17, x15, 72, x18)

inst_10:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f29, rs2==f30, rs3==f5, rd==f18, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f0b15 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x4b0294 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x62de76 and rm_val == 3  
// opcode: fmadd.s ; op1:f29; op2:f30; op3:f5; dest:f18; op1val:0x7f0f0b15; op2val:0xbf4b0294; op3val:0x7ee2de76; valaddr_reg:x16; val_offset:120; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f18, f29, f30, f5, 0x3, 0, x16, 120, x17, x15, 80, x18)

inst_11:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f13, rs2==f6, rs3==f6, rd==f16, fs1 == 0 and fe1 == 0xfd and fm1 == 0x324e28 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x470cb8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aa39d and rm_val == 3  
// opcode: fmadd.s ; op1:f13; op2:f6; op3:f6; dest:f16; op1val:0x7eb24e28; op2val:0xbf470cb8; op3val:0xbf470cb8; valaddr_reg:x16; val_offset:132; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f16, f13, f6, f6, 0x3, 0, x16, 132, x17, x15, 88, x18)

inst_12:
// rs1==f11, rs2==f21, rs3==f0, rd==f2, fs1 == 0 and fe1 == 0xfc and fm1 == 0x63f59c and fs2 == 1 and fe2 == 0x7f and fm2 == 0x647f4a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b7817 and rm_val == 3  
// opcode: fmadd.s ; op1:f11; op2:f21; op3:f0; dest:f2; op1val:0x7e63f59c; op2val:0xbfe47f4a; op3val:0x7ecb7817; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f2, f11, f21, f0, 0x3, 0, x16, 144, x17, x15, 96, x18)

inst_13:
// rs1==f27, rs2==f10, rs3==f15, rd==f29, fs1 == 0 and fe1 == 0xfd and fm1 == 0x4cdcfa and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2149e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x011219 and rm_val == 3  
// opcode: fmadd.s ; op1:f27; op2:f10; op3:f15; dest:f29; op1val:0x7eccdcfa; op2val:0xbf2149e2; op3val:0x7e811219; valaddr_reg:x16; val_offset:156; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f29, f27, f10, f15, 0x3, 0, x16, 156, x17, x15, 104, x18)

inst_14:
// rs1==f2, rs2==f28, rs3==f31, rd==f3, fs1 == 0 and fe1 == 0xfe and fm1 == 0x11ff1d and fs2 == 1 and fe2 == 0x7d and fm2 == 0x4a76b7 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x66ee02 and rm_val == 3  
// opcode: fmadd.s ; op1:f2; op2:f28; op3:f31; dest:f3; op1val:0x7f11ff1d; op2val:0xbeca76b7; op3val:0x7e66ee02; valaddr_reg:x16; val_offset:168; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f3, f2, f28, f31, 0x3, 0, x16, 168, x17, x15, 112, x18)

inst_15:
// rs1==f1, rs2==f5, rs3==f17, rd==f23, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ebf31 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x22c52b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3585de and rm_val == 3  
// opcode: fmadd.s ; op1:f1; op2:f5; op3:f17; dest:f23; op1val:0x7f0ebf31; op2val:0xbe22c52b; op3val:0x7db585de; valaddr_reg:x16; val_offset:180; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f23, f1, f5, f17, 0x3, 0, x16, 180, x17, x15, 120, x18)

inst_16:
// rs1==f26, rs2==f27, rs3==f23, rd==f28, fs1 == 0 and fe1 == 0xfd and fm1 == 0x77a1f3 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6fb705 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x67e13b and rm_val == 3  
// opcode: fmadd.s ; op1:f26; op2:f27; op3:f23; dest:f28; op1val:0x7ef7a1f3; op2val:0xbf6fb705; op3val:0x7ee7e13b; valaddr_reg:x16; val_offset:192; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f28, f26, f27, f23, 0x3, 0, x16, 192, x17, x15, 128, x18)

inst_17:
// rs1==f7, rs2==f13, rs3==f3, rd==f5, fs1 == 0 and fe1 == 0xfd and fm1 == 0x697c86 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x47d51b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x36422a and rm_val == 3  
// opcode: fmadd.s ; op1:f7; op2:f13; op3:f3; dest:f5; op1val:0x7ee97c86; op2val:0xbf47d51b; op3val:0x7eb6422a; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f5, f7, f13, f3, 0x3, 0, x16, 204, x17, x15, 136, x18)

inst_18:
// rs1==f20, rs2==f12, rs3==f16, rd==f17, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ddabc and fs2 == 1 and fe2 == 0x7d and fm2 == 0x17cf0e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x612b27 and rm_val == 3  
// opcode: fmadd.s ; op1:f20; op2:f12; op3:f16; dest:f17; op1val:0x7f3ddabc; op2val:0xbe97cf0e; op3val:0x7e612b27; valaddr_reg:x16; val_offset:216; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f17, f20, f12, f16, 0x3, 0, x16, 216, x17, x15, 144, x18)

inst_19:
// rs1==f18, rs2==f23, rs3==f12, rd==f1, fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d95b3 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x140204 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6db854 and rm_val == 3  
// opcode: fmadd.s ; op1:f18; op2:f23; op3:f12; dest:f1; op1val:0x7e4d95b3; op2val:0xbf140204; op3val:0x7dedb854; valaddr_reg:x16; val_offset:228; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f1, f18, f23, f12, 0x3, 0, x16, 228, x17, x15, 152, x18)

inst_20:
// rs1==f5, rs2==f7, rs3==f29, rd==f30, fs1 == 0 and fe1 == 0xfe and fm1 == 0x16204d and fs2 == 1 and fe2 == 0x7d and fm2 == 0x20dc4b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3caac1 and rm_val == 3  
// opcode: fmadd.s ; op1:f5; op2:f7; op3:f29; dest:f30; op1val:0x7f16204d; op2val:0xbea0dc4b; op3val:0x7e3caac1; valaddr_reg:x16; val_offset:240; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f30, f5, f7, f29, 0x3, 0, x16, 240, x17, x15, 160, x18)

inst_21:
// rs1==f23, rs2==f8, rs3==f1, rd==f9, fs1 == 0 and fe1 == 0xfc and fm1 == 0x5244d5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x5a9f6c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33918f and rm_val == 3  
// opcode: fmadd.s ; op1:f23; op2:f8; op3:f1; dest:f9; op1val:0x7e5244d5; op2val:0xc05a9f6c; op3val:0x7f33918f; valaddr_reg:x16; val_offset:252; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f9, f23, f8, f1, 0x3, 0, x16, 252, x17, x15, 168, x18)

inst_22:
// rs1==f0, rs2==f22, rs3==f21, rd==f12, fs1 == 0 and fe1 == 0xf8 and fm1 == 0x223dfa and fs2 == 1 and fe2 == 0x84 and fm2 == 0x2157ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c813b and rm_val == 3  
// opcode: fmadd.s ; op1:f0; op2:f22; op3:f21; dest:f12; op1val:0x7c223dfa; op2val:0xc22157ca; op3val:0x7ecc813b; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f12, f0, f22, f21, 0x3, 0, x16, 264, x17, x15, 176, x18)

inst_23:
// rs1==f3, rs2==f26, rs3==f30, rd==f0, fs1 == 0 and fe1 == 0xfe and fm1 == 0x16166d and fs2 == 1 and fe2 == 0x7f and fm2 == 0x07627c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ebf21 and rm_val == 3  
// opcode: fmadd.s ; op1:f3; op2:f26; op3:f30; dest:f0; op1val:0x7f16166d; op2val:0xbf87627c; op3val:0x7f1ebf21; valaddr_reg:x16; val_offset:276; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f0, f3, f26, f30, 0x3, 0, x16, 276, x17, x15, 184, x18)

inst_24:
// rs1==f8, rs2==f1, rs3==f10, rd==f11, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4aa3 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x293302 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x611a69 and rm_val == 3  
// opcode: fmadd.s ; op1:f8; op2:f1; op3:f10; dest:f11; op1val:0x7eaa4aa3; op2val:0xbf293302; op3val:0x7e611a69; valaddr_reg:x16; val_offset:288; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f11, f8, f1, f10, 0x3, 0, x16, 288, x17, x15, 192, x18)

inst_25:
// rs1==f22, rs2==f16, rs3==f2, rd==f4, fs1 == 0 and fe1 == 0xfb and fm1 == 0x3b3787 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2337c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6eba47 and rm_val == 3  
// opcode: fmadd.s ; op1:f22; op2:f16; op3:f2; dest:f4; op1val:0x7dbb3787; op2val:0xc0a337c4; op3val:0x7eeeba47; valaddr_reg:x16; val_offset:300; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f4, f22, f16, f2, 0x3, 0, x16, 300, x17, x15, 200, x18)

inst_26:
// rs1==f16, rs2==f4, rs3==f18, rd==f13, fs1 == 0 and fe1 == 0xfc and fm1 == 0x5bf434 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x552827 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3724af and rm_val == 3  
// opcode: fmadd.s ; op1:f16; op2:f4; op3:f18; dest:f13; op1val:0x7e5bf434; op2val:0xbfd52827; op3val:0x7eb724af; valaddr_reg:x16; val_offset:312; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f16, f4, f18, 0x3, 0, x16, 312, x17, x15, 208, x18)

inst_27:
// rs1==f12, rs2==f29, rs3==f8, rd==f10, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cfb28 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x7fccec and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3cd574 and rm_val == 3  
// opcode: fmadd.s ; op1:f12; op2:f29; op3:f8; dest:f10; op1val:0x7f3cfb28; op2val:0xbeffccec; op3val:0x7ebcd574; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f10, f12, f29, f8, 0x3, 0, x16, 324, x17, x15, 216, x18)

inst_28:
// rs1==f6, rs2==f20, rs3==f22, rd==f26, fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f8c7e and fs2 == 1 and fe2 == 0x7e and fm2 == 0x44a44f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x751bf1 and rm_val == 3  
// opcode: fmadd.s ; op1:f6; op2:f20; op3:f22; dest:f26; op1val:0x7e9f8c7e; op2val:0xbf44a44f; op3val:0x7e751bf1; valaddr_reg:x16; val_offset:336; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f26, f6, f20, f22, 0x3, 0, x16, 336, x17, x15, 224, x18)

inst_29:
// rs1==f25, rs2==f18, rs3==f13, rd==f8, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c5927 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x01847e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3e94d0 and rm_val == 3  
// opcode: fmadd.s ; op1:f25; op2:f18; op3:f13; dest:f8; op1val:0x7f3c5927; op2val:0xbf01847e; op3val:0x7ebe94d0; valaddr_reg:x16; val_offset:348; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f8, f25, f18, f13, 0x3, 0, x16, 348, x17, x15, 232, x18)

inst_30:
// rs1==f17, rs2==f11, rs3==f27, rd==f14, fs1 == 0 and fe1 == 0xfd and fm1 == 0x64ca80 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x5f46b8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x478b9a and rm_val == 3  
// opcode: fmadd.s ; op1:f17; op2:f11; op3:f27; dest:f14; op1val:0x7ee4ca80; op2val:0xbedf46b8; op3val:0x7e478b9a; valaddr_reg:x16; val_offset:360; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f14, f17, f11, f27, 0x3, 0, x16, 360, x17, x15, 240, x18)

inst_31:
// rs1==f4, rs2==f17, rs3==f11, rd==f20, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3889e8 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x73608d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2f7080 and rm_val == 3  
// opcode: fmadd.s ; op1:f4; op2:f17; op3:f11; dest:f20; op1val:0x7f3889e8; op2val:0xbf73608d; op3val:0x7f2f7080; valaddr_reg:x16; val_offset:372; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f20, f4, f17, f11, 0x3, 0, x16, 372, x17, x15, 248, x18)

inst_32:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ab616 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x47f49a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x11d5f1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ab616; op2val:0xbec7f49a; op3val:0x7e91d5f1; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 256, x18)

inst_33:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2dd370 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x24d96b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fde2a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2dd370; op2val:0xbfa4d96b; op3val:0x7e5fde2a; valaddr_reg:x16; val_offset:396; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 396, x17, x15, 264, x18)

inst_34:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x105363 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1303f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25c43d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e905363; op2val:0xbf9303f7; op3val:0x7ea5c43d; valaddr_reg:x16; val_offset:408; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 408, x17, x15, 272, x18)

inst_35:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71b611 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x353e03 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b2047 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef1b611; op2val:0xbfb53e03; op3val:0x7f2b2047; valaddr_reg:x16; val_offset:420; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 420, x17, x15, 280, x18)

inst_36:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c3979 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x6a3541 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x581dad and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eec3979; op2val:0xbe6a3541; op3val:0x7dd81dad; valaddr_reg:x16; val_offset:432; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 432, x17, x15, 288, x18)

inst_37:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25c337 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x27c65d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x594594 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da5c337; op2val:0xc0a7c65d; op3val:0x7ed94594; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 296, x18)

inst_38:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8bb0 and fs2 == 1 and fe2 == 0x75 and fm2 == 0x0afed7 and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x3a4824 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8bb0; op2val:0xba8afed7; op3val:0x7a3a4824; valaddr_reg:x16; val_offset:456; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 456, x17, x15, 304, x18)

inst_39:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69b4c8 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x13b0b0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x06d41d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee9b4c8; op2val:0xbf13b0b0; op3val:0x7e86d41d; valaddr_reg:x16; val_offset:468; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 468, x17, x15, 312, x18)

inst_40:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37c8e9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x01712d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39dafb and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37c8e9; op2val:0xbf81712d; op3val:0x7f39dafb; valaddr_reg:x16; val_offset:480; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 480, x17, x15, 320, x18)

inst_41:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64d70d and fs2 == 1 and fe2 == 0x7e and fm2 == 0x723849 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x58859b and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee4d70d; op2val:0xbf723849; op3val:0x7ed8859b; valaddr_reg:x16; val_offset:492; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 492, x17, x15, 328, x18)

inst_42:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dddb2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x44f318 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a48e6 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dddb2; op2val:0xbec4f318; op3val:0x7dda48e6; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 336, x18)

inst_43:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c1813 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x4a4039 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76a451 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1c1813; op2val:0xbf4a4039; op3val:0x7ef6a451; valaddr_reg:x16; val_offset:516; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 516, x17, x15, 344, x18)

inst_44:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d27fd and fs2 == 1 and fe2 == 0x7e and fm2 == 0x0313ed and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20ef64 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d27fd; op2val:0xbf0313ed; op3val:0x7ea0ef64; valaddr_reg:x16; val_offset:528; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 528, x17, x15, 352, x18)

inst_45:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f106b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x532924 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x37fe62 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edf106b; op2val:0xbfd32924; op3val:0x7f37fe62; valaddr_reg:x16; val_offset:540; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 540, x17, x15, 360, x18)

inst_46:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x515d63 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1f58f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0251c0 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed15d63; op2val:0xbf1f58f4; op3val:0x7e8251c0; valaddr_reg:x16; val_offset:552; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 552, x17, x15, 368, x18)

inst_47:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9bcd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x1e405c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x11a564 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb9bcd; op2val:0xbe1e405c; op3val:0x7d91a564; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 376, x18)

inst_48:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f91dd and fs2 == 1 and fe2 == 0x7b and fm2 == 0x458990 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x5d90cb and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f91dd; op2val:0xbdc58990; op3val:0x7cdd90cb; valaddr_reg:x16; val_offset:576; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 576, x17, x15, 384, x18)

inst_49:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x30c11b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x673027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9f7f and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db0c11b; op2val:0xc0e73027; op3val:0x7f1f9f7f; valaddr_reg:x16; val_offset:588; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 588, x17, x15, 392, x18)

inst_50:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55e8d8 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3c7042 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1d74cc and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55e8d8; op2val:0xbfbc7042; op3val:0x7e9d74cc; valaddr_reg:x16; val_offset:600; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 600, x17, x15, 400, x18)

inst_51:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x01e1e1 and fs2 == 1 and fe2 == 0x88 and fm2 == 0x196885 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1baa0e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a01e1e1; op2val:0xc4196885; op3val:0x7e9baa0e; valaddr_reg:x16; val_offset:612; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 612, x17, x15, 408, x18)

inst_52:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x36aa81 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x730786 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d6937 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e36aa81; op2val:0xc0730786; op3val:0x7f2d6937; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 416, x18)

inst_53:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6aedca and fs2 == 1 and fe2 == 0x7e and fm2 == 0x76f305 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x629f84 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeaedca; op2val:0xbf76f305; op3val:0x7ee29f84; valaddr_reg:x16; val_offset:636; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 636, x17, x15, 424, x18)

inst_54:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32afd0 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x513864 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1208e5 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2afd0; op2val:0xbf513864; op3val:0x7e9208e5; valaddr_reg:x16; val_offset:648; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 648, x17, x15, 432, x18)

inst_55:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x148024 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x3cd5fe and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x5b1479 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e148024; op2val:0xbe3cd5fe; op3val:0x7cdb1479; valaddr_reg:x16; val_offset:660; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 660, x17, x15, 440, x18)

inst_56:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73b9b6 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12733e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0b6da2 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e73b9b6; op2val:0xbf12733e; op3val:0x7e0b6da2; valaddr_reg:x16; val_offset:672; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 672, x17, x15, 448, x18)

inst_57:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2653cb and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1dd609 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4d18e7 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2653cb; op2val:0xc01dd609; op3val:0x7dcd18e7; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 456, x18)

inst_58:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3516bd and fs2 == 1 and fe2 == 0x7d and fm2 == 0x75a1a3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2dc11a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb516bd; op2val:0xbef5a1a3; op3val:0x7e2dc11a; valaddr_reg:x16; val_offset:696; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 696, x17, x15, 464, x18)

inst_59:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x724091 and fs2 == 1 and fe2 == 0x7b and fm2 == 0x07e5ab and fs3 == 0 and fe3 == 0xfa and fm3 == 0x009962 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef24091; op2val:0xbd87e5ab; op3val:0x7d009962; valaddr_reg:x16; val_offset:708; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 708, x17, x15, 472, x18)

inst_60:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2838a7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x486d6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03b42b and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2838a7; op2val:0xc0486d6d; op3val:0x7f03b42b; valaddr_reg:x16; val_offset:720; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 720, x17, x15, 480, x18)

inst_61:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x295ec9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3caab6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79a51a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea95ec9; op2val:0xbfbcaab6; op3val:0x7ef9a51a; valaddr_reg:x16; val_offset:732; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 732, x17, x15, 488, x18)

inst_62:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x29b5ac and fs2 == 1 and fe2 == 0x81 and fm2 == 0x3962d8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x75cba0 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ca9b5ac; op2val:0xc0b962d8; op3val:0x7df5cba0; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 496, x18)

inst_63:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x748e89 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x10cab1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a51cf and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef48e89; op2val:0xbf90cab1; op3val:0x7f0a51cf; valaddr_reg:x16; val_offset:756; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 756, x17, x15, 504, x18)

inst_64:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f83d9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1efb14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14be49 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef83d9; op2val:0xbf9efb14; op3val:0x7f14be49; valaddr_reg:x16; val_offset:768; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 768, x17, x15, 512, x18)

inst_65:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f92d6 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x21da8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x219589 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff92d6; op2val:0xbf21da8e; op3val:0x7ea19589; valaddr_reg:x16; val_offset:780; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 780, x17, x15, 520, x18)

inst_66:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x15d4d3 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x3e8bad and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f0b6a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f15d4d3; op2val:0xbf3e8bad; op3val:0x7edf0b6a; valaddr_reg:x16; val_offset:792; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 792, x17, x15, 528, x18)

inst_67:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c3a54 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x70e95d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x03f683 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c3a54; op2val:0xbe70e95d; op3val:0x7e03f683; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 536, x18)

inst_68:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x04c0f2 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x053b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a2e07 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f04c0f2; op2val:0xbf853b56; op3val:0x7f0a2e07; valaddr_reg:x16; val_offset:816; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 816, x17, x15, 544, x18)

inst_69:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33fa2e and fs2 == 1 and fe2 == 0x7e and fm2 == 0x0255a1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x37427e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33fa2e; op2val:0xbf0255a1; op3val:0x7eb7427e; valaddr_reg:x16; val_offset:828; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 828, x17, x15, 552, x18)

inst_70:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7f3dba and fs2 == 1 and fe2 == 0x81 and fm2 == 0x211bd1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20a18e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dff3dba; op2val:0xc0a11bd1; op3val:0x7f20a18e; valaddr_reg:x16; val_offset:840; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 840, x17, x15, 560, x18)

inst_71:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x46f72d and fs2 == 1 and fe2 == 0x7f and fm2 == 0x02c459 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b443e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec6f72d; op2val:0xbf82c459; op3val:0x7ecb443e; valaddr_reg:x16; val_offset:852; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 852, x17, x15, 568, x18)

inst_72:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b6a5b and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7adbb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x37a6b2 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b6a5b; op2val:0xbf7adbb0; op3val:0x7f37a6b2; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 576, x18)

inst_73:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2705e0 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x4a90d7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x042923 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2705e0; op2val:0xbf4a90d7; op3val:0x7f042923; valaddr_reg:x16; val_offset:876; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 876, x17, x15, 584, x18)

inst_74:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x066ad6 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1a1b4e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21d537 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e866ad6; op2val:0xc01a1b4e; op3val:0x7f21d537; valaddr_reg:x16; val_offset:888; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 888, x17, x15, 592, x18)

inst_75:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0da9b0 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0fad14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f0320 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0da9b0; op2val:0xbf8fad14; op3val:0x7f1f0320; valaddr_reg:x16; val_offset:900; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 900, x17, x15, 600, x18)

inst_76:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x05966f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6cf9b4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7751f9 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e85966f; op2val:0xbfecf9b4; op3val:0x7ef751f9; valaddr_reg:x16; val_offset:912; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 912, x17, x15, 608, x18)

inst_77:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x789da3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1db158 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1924e8 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef89da3; op2val:0xbf9db158; op3val:0x7f1924e8; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 616, x18)

inst_78:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31c4c0 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x61ceaa and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ccd6f and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1c4c0; op2val:0xbfe1ceaa; op3val:0x7f1ccd6f; valaddr_reg:x16; val_offset:936; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 936, x17, x15, 624, x18)

inst_79:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40881b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x2b773c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00f497 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40881b; op2val:0xc02b773c; op3val:0x7f00f497; valaddr_reg:x16; val_offset:948; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 948, x17, x15, 632, x18)

inst_80:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x0e4d98 and fs2 == 1 and fe2 == 0x84 and fm2 == 0x3ceebe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x520b63 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c0e4d98; op2val:0xc23ceebe; op3val:0x7ed20b63; valaddr_reg:x16; val_offset:960; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 960, x17, x15, 640, x18)

inst_81:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x797b55 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x64cca5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5ef947 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef97b55; op2val:0xbf64cca5; op3val:0x7edef947; valaddr_reg:x16; val_offset:972; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 972, x17, x15, 648, x18)

inst_82:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61ada9 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x4defe6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x358b8d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e61ada9; op2val:0xc04defe6; op3val:0x7f358b8d; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 656, x18)

inst_83:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13caa0 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x65c581 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04a647 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f13caa0; op2val:0xbf65c581; op3val:0x7f04a647; valaddr_reg:x16; val_offset:996; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 996, x17, x15, 664, x18)

inst_84:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b1c2 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5d5a9b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a80cc and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e57b1c2; op2val:0xbfdd5a9b; op3val:0x7eba80cc; valaddr_reg:x16; val_offset:1008; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1008, x17, x15, 672, x18)

inst_85:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b8ecb and fs2 == 1 and fe2 == 0x7f and fm2 == 0x781ce6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x074216 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b8ecb; op2val:0xbff81ce6; op3val:0x7f074216; valaddr_reg:x16; val_offset:1020; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1020, x17, x15, 680, x18)

inst_86:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7efbaa and fs2 == 1 and fe2 == 0x7f and fm2 == 0x126eac and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11d9c2 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efefbaa; op2val:0xbf926eac; op3val:0x7f11d9c2; valaddr_reg:x16; val_offset:1032; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1032, x17, x15, 688, x18)

inst_87:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14c7ca and fs2 == 1 and fe2 == 0x7e and fm2 == 0x65789e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x055cd1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14c7ca; op2val:0xbf65789e; op3val:0x7f055cd1; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 696, x18)

inst_88:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0abfd0 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0b3975 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16ea94 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8abfd0; op2val:0xc00b3975; op3val:0x7f16ea94; valaddr_reg:x16; val_offset:1056; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1056, x17, x15, 704, x18)

inst_89:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1625cb and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0df910 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2689cb and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1625cb; op2val:0xbf8df910; op3val:0x7f2689cb; valaddr_reg:x16; val_offset:1068; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1068, x17, x15, 712, x18)

inst_90:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x08ea41 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x438442 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x512259 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d88ea41; op2val:0xc0438442; op3val:0x7e512259; valaddr_reg:x16; val_offset:1080; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1080, x17, x15, 720, x18)

inst_91:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3fbd64 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2d8949 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01f9d0 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebfbd64; op2val:0xbf2d8949; op3val:0x7e81f9d0; valaddr_reg:x16; val_offset:1092; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1092, x17, x15, 728, x18)

inst_92:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3848de and fs2 == 1 and fe2 == 0x7e and fm2 == 0x273904 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70c129 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3848de; op2val:0xbf273904; op3val:0x7ef0c129; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 736, x18)

inst_93:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10c4ae and fs2 == 1 and fe2 == 0x80 and fm2 == 0x27ca24 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3dc53a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90c4ae; op2val:0xc027ca24; op3val:0x7f3dc53a; valaddr_reg:x16; val_offset:1116; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1116, x17, x15, 744, x18)

inst_94:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b0e1c and fs2 == 1 and fe2 == 0x7d and fm2 == 0x39c4ac and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6108a4 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b0e1c; op2val:0xbeb9c4ac; op3val:0x7de108a4; valaddr_reg:x16; val_offset:1128; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1128, x17, x15, 752, x18)

inst_95:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37f3c9 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1b85b6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5f815f and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7f3c9; op2val:0xbf1b85b6; op3val:0x7e5f815f; valaddr_reg:x16; val_offset:1140; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1140, x17, x15, 760, x18)

inst_96:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b73fa and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3f4883 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c10a1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb73fa; op2val:0xbfbf4883; op3val:0x7f0c10a1; valaddr_reg:x16; val_offset:1152; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1152, x17, x15, 768, x18)

inst_97:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b64b8 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6debb7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2e28cb and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b64b8; op2val:0xbeedebb7; op3val:0x7eae28cb; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 776, x18)

inst_98:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3fdd96 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x5a545b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x23a1eb and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3fdd96; op2val:0xbf5a545b; op3val:0x7f23a1eb; valaddr_reg:x16; val_offset:1176; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1176, x17, x15, 784, x18)

inst_99:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x626a93 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x44bf77 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2e02f0 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e626a93; op2val:0xbfc4bf77; op3val:0x7eae02f0; valaddr_reg:x16; val_offset:1188; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1188, x17, x15, 792, x18)

inst_100:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x653da7 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x351f02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x22305b and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de53da7; op2val:0xc0b51f02; op3val:0x7f22305b; valaddr_reg:x16; val_offset:1200; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1200, x17, x15, 800, x18)

inst_101:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x23c8dc and fs2 == 1 and fe2 == 0x81 and fm2 == 0x02691f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26de83 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da3c8dc; op2val:0xc082691f; op3val:0x7ea6de83; valaddr_reg:x16; val_offset:1212; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1212, x17, x15, 808, x18)

inst_102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7212c5 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x20008a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x174c3e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef212c5; op2val:0xbfa0008a; op3val:0x7f174c3e; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 816, x18)

inst_103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c7ac4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x262942 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x365c7f and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c7ac4; op2val:0xbfa62942; op3val:0x7f365c7f; valaddr_reg:x16; val_offset:1236; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1236, x17, x15, 824, x18)

inst_104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fa79 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x1f78b2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x488eed and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20fa79; op2val:0xbe1f78b2; op3val:0x7dc88eed; valaddr_reg:x16; val_offset:1248; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1248, x17, x15, 832, x18)

inst_105:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x490a06 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x7157ba and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3d8755 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc90a06; op2val:0xc17157ba; op3val:0x7ebd8755; valaddr_reg:x16; val_offset:1260; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1260, x17, x15, 840, x18)

inst_106:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2b21f2 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x038e08 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2fe2a3 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2b21f2; op2val:0xc1838e08; op3val:0x7f2fe2a3; valaddr_reg:x16; val_offset:1272; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1272, x17, x15, 848, x18)

inst_107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ef9b3 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6cf335 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x21f46d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaef9b3; op2val:0xbf6cf335; op3val:0x7ea1f46d; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 856, x18)

inst_108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6414a9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3211a1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ea613 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee414a9; op2val:0xbfb211a1; op3val:0x7f1ea613; valaddr_reg:x16; val_offset:1296; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1296, x17, x15, 864, x18)

inst_109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1bdc6a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x15b123 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x364645 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9bdc6a; op2val:0xbf15b123; op3val:0x7e364645; valaddr_reg:x16; val_offset:1308; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1308, x17, x15, 872, x18)

inst_110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d723b and fs2 == 1 and fe2 == 0x7e and fm2 == 0x0a6ccf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4ce034 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3d723b; op2val:0xbf0a6ccf; op3val:0x7ecce034; valaddr_reg:x16; val_offset:1320; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1320, x17, x15, 880, x18)

inst_111:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x781bf7 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x19e553 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1526f9 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df81bf7; op2val:0xbe99e553; op3val:0x7d1526f9; valaddr_reg:x16; val_offset:1332; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1332, x17, x15, 888, x18)

inst_112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x04524e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x391f1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f5f1d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f04524e; op2val:0xbfb91f1a; op3val:0x7f3f5f1d; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 896, x18)

inst_113:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x703804 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x73aee7 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x64a94b and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d703804; op2val:0xbff3aee7; op3val:0x7de4a94b; valaddr_reg:x16; val_offset:1356; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1356, x17, x15, 904, x18)

inst_114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x734d68 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x0f6a98 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x084d8c and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e734d68; op2val:0xbf0f6a98; op3val:0x7e084d8c; valaddr_reg:x16; val_offset:1368; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1368, x17, x15, 912, x18)

inst_115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5155d6 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12ba16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ff63d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed155d6; op2val:0xbf12ba16; op3val:0x7e6ff63d; valaddr_reg:x16; val_offset:1380; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1380, x17, x15, 920, x18)

inst_116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x028b61 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x2dfcc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x317228 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e828b61; op2val:0xc02dfcc1; op3val:0x7f317228; valaddr_reg:x16; val_offset:1392; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1392, x17, x15, 928, x18)

inst_117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6a8ec9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x406305 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3045d1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eea8ec9; op2val:0xbfc06305; op3val:0x7f3045d1; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 936, x18)

inst_118:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0c0d61 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x6f2b41 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x02d828 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8c0d61; op2val:0xc06f2b41; op3val:0x7e82d828; valaddr_reg:x16; val_offset:1416; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1416, x17, x15, 944, x18)

inst_119:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x61107d and fs2 == 1 and fe2 == 0x83 and fm2 == 0x4e8dd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3597f8 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce1107d; op2val:0xc1ce8dd6; op3val:0x7f3597f8; valaddr_reg:x16; val_offset:1428; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1428, x17, x15, 952, x18)

inst_120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191148 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0a0793 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250fb1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f191148; op2val:0xbf8a0793; op3val:0x7f250fb1; valaddr_reg:x16; val_offset:1440; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1440, x17, x15, 960, x18)

inst_121:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x25f81d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5da39a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0fb142 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da5f81d; op2val:0xc0dda39a; op3val:0x7f0fb142; valaddr_reg:x16; val_offset:1452; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1452, x17, x15, 968, x18)

inst_122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x497c49 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3d34f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14ea70 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec97c49; op2val:0xbfbd34f5; op3val:0x7f14ea70; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 976, x18)

inst_123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x043e1b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x03dea5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x083d97 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e843e1b; op2val:0xbf83dea5; op3val:0x7e883d97; valaddr_reg:x16; val_offset:1476; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1476, x17, x15, 984, x18)

inst_124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x327e6a and fs2 == 1 and fe2 == 0x7f and fm2 == 0x01b4a9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34df56 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f327e6a; op2val:0xbf81b4a9; op3val:0x7f34df56; valaddr_reg:x16; val_offset:1488; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1488, x17, x15, 992, x18)

inst_125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x16edbb and fs2 == 1 and fe2 == 0x80 and fm2 == 0x761db3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1119f4 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e16edbb; op2val:0xc0761db3; op3val:0x7f1119f4; valaddr_reg:x16; val_offset:1500; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1500, x17, x15, 1000, x18)

inst_126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0af237 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28f25d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x376500 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0af237; op2val:0xc0a8f25d; op3val:0x7f376500; valaddr_reg:x16; val_offset:1512; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1512, x17, x15, 1008, x18)

inst_127:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x5f1c44 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x24b4d2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f8bb3 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7bdf1c44; op2val:0xc0a4b4d2; op3val:0x7d0f8bb3; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1016, x18)

inst_128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c9d65 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4a38ba and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5e26b6 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8c9d65; op2val:0xbfca38ba; op3val:0x7ede26b6; valaddr_reg:x16; val_offset:1536; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1536, x17, x15, 1024, x18)

inst_129:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e038c and fs2 == 1 and fe2 == 0x84 and fm2 == 0x2e660b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x173ee9 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e038c; op2val:0xc22e660b; op3val:0x7f173ee9; valaddr_reg:x16; val_offset:1548; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1548, x17, x15, 1032, x18)

inst_130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ff5ec and fs2 == 1 and fe2 == 0x7f and fm2 == 0x103b80 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x223795 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0ff5ec; op2val:0xbf903b80; op3val:0x7f223795; valaddr_reg:x16; val_offset:1560; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1560, x17, x15, 1040, x18)

inst_131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b3817 and fs2 == 1 and fe2 == 0x79 and fm2 == 0x401917 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0c7c6b and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b3817; op2val:0xbcc01917; op3val:0x7c8c7c6b; valaddr_reg:x16; val_offset:1572; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1572, x17, x15, 1048, x18)

inst_132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x074be5 and fs2 == 1 and fe2 == 0x7b and fm2 == 0x25a9d6 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f1b5a and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f074be5; op2val:0xbda5a9d6; op3val:0x7d2f1b5a; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1056, x18)

inst_133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x728772 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x430d36 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x38c9b0 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e728772; op2val:0xbfc30d36; op3val:0x7eb8c9b0; valaddr_reg:x16; val_offset:1596; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1596, x17, x15, 1064, x18)

inst_134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d27cc and fs2 == 1 and fe2 == 0x7e and fm2 == 0x165ba8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x389b2c and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d27cc; op2val:0xbf165ba8; op3val:0x7eb89b2c; valaddr_reg:x16; val_offset:1608; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1608, x17, x15, 1072, x18)

inst_135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01c09c and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6ad52b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6e0c34 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e81c09c; op2val:0xbf6ad52b; op3val:0x7e6e0c34; valaddr_reg:x16; val_offset:1620; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1620, x17, x15, 1080, x18)

inst_136:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x26497d and fs2 == 1 and fe2 == 0x86 and fm2 == 0x486327 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0229d2 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b26497d; op2val:0xc3486327; op3val:0x7f0229d2; valaddr_reg:x16; val_offset:1632; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1632, x17, x15, 1088, x18)

inst_137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x67719b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x00154c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x67981f and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e67719b; op2val:0xc000154c; op3val:0x7ee7981f; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1096, x18)

inst_138:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5fcc51 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x64e70b and fs3 == 0 and fe3 == 0xfa and fm3 == 0x481bf3 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddfcc51; op2val:0xbee4e70b; op3val:0x7d481bf3; valaddr_reg:x16; val_offset:1656; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1656, x17, x15, 1104, x18)

inst_139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0ab269 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b3fb1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7ee893 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8ab269; op2val:0xbeeb3fb1; op3val:0x7dfee893; valaddr_reg:x16; val_offset:1668; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1668, x17, x15, 1112, x18)

inst_140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9930 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x2b2afd and fs3 == 0 and fe3 == 0xfc and fm3 == 0x657849 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b9930; op2val:0xbeab2afd; op3val:0x7e657849; valaddr_reg:x16; val_offset:1680; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1680, x17, x15, 1120, x18)

inst_141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x049a6e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x332355 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x399491 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f049a6e; op2val:0xbfb32355; op3val:0x7f399491; valaddr_reg:x16; val_offset:1692; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1692, x17, x15, 1128, x18)

inst_142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d454a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x130ace and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34aad9 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1d454a; op2val:0xc0930ace; op3val:0x7f34aad9; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1136, x18)

inst_143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f0fd2 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x20e6fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0224b8 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecf0fd2; op2val:0xbfa0e6fd; op3val:0x7f0224b8; valaddr_reg:x16; val_offset:1716; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1716, x17, x15, 1144, x18)

inst_144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e2fb5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54b2a7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x389a90 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5e2fb5; op2val:0xc054b2a7; op3val:0x7f389a90; valaddr_reg:x16; val_offset:1728; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1728, x17, x15, 1152, x18)

inst_145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c9ff5 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x635528 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x278095 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c9ff5; op2val:0xbf635528; op3val:0x7f278095; valaddr_reg:x16; val_offset:1740; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1740, x17, x15, 1160, x18)

inst_146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20dccc and fs2 == 1 and fe2 == 0x7f and fm2 == 0x03ae89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x257d51 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e20dccc; op2val:0xbf83ae89; op3val:0x7e257d51; valaddr_reg:x16; val_offset:1752; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1752, x17, x15, 1168, x18)

inst_147:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x2e79de and fs2 == 1 and fe2 == 0x87 and fm2 == 0x757c34 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x274f48 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7aae79de; op2val:0xc3f57c34; op3val:0x7f274f48; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1176, x18)

inst_148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d1a0c and fs2 == 1 and fe2 == 0x7c and fm2 == 0x521f16 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x429c29 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eed1a0c; op2val:0xbe521f16; op3val:0x7dc29c29; valaddr_reg:x16; val_offset:1776; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1776, x17, x15, 1184, x18)

inst_149:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x190d5e and fs2 == 1 and fe2 == 0x7c and fm2 == 0x32420c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x552591 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f190d5e; op2val:0xbe32420c; op3val:0x7dd52591; valaddr_reg:x16; val_offset:1788; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1788, x17, x15, 1192, x18)

inst_150:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1304ef and fs2 == 1 and fe2 == 0x7c and fm2 == 0x557010 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7526ed and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1304ef; op2val:0xbe557010; op3val:0x7df526ed; valaddr_reg:x16; val_offset:1800; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1800, x17, x15, 1200, x18)

inst_151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x56a477 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x51d69a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ff034 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e56a477; op2val:0xc051d69a; op3val:0x7f2ff034; valaddr_reg:x16; val_offset:1812; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1812, x17, x15, 1208, x18)

inst_152:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x2125ab and fs2 == 1 and fe2 == 0x83 and fm2 == 0x0435fb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2672cf and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c2125ab; op2val:0xc18435fb; op3val:0x7e2672cf; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1216, x18)

inst_153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x50cddd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x071ab8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c64b6 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed0cddd; op2val:0xbf871ab8; op3val:0x7edc64b6; valaddr_reg:x16; val_offset:1836; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1836, x17, x15, 1224, x18)

inst_154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x341f5c and fs2 == 1 and fe2 == 0x7e and fm2 == 0x0691ee and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3d5e30 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb41f5c; op2val:0xbf0691ee; op3val:0x7e3d5e30; valaddr_reg:x16; val_offset:1848; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1848, x17, x15, 1232, x18)

inst_155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cf90f and fs2 == 1 and fe2 == 0x7c and fm2 == 0x00acab and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2de265 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cf90f; op2val:0xbe00acab; op3val:0x7dade265; valaddr_reg:x16; val_offset:1860; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1860, x17, x15, 1240, x18)

inst_156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x351fde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x301cf4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7934ca and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f351fde; op2val:0xbf301cf4; op3val:0x7ef934ca; valaddr_reg:x16; val_offset:1872; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1872, x17, x15, 1248, x18)

inst_157:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x323547 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x006caa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x32cc91 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb23547; op2val:0xc1806caa; op3val:0x7eb2cc91; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1256, x18)

inst_158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0e0f7e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1f8f25 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31161d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0e0f7e; op2val:0xbf9f8f25; op3val:0x7f31161d; valaddr_reg:x16; val_offset:1896; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1896, x17, x15, 1264, x18)

inst_159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ad5a and fs2 == 1 and fe2 == 0x7f and fm2 == 0x17b417 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34f350 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18ad5a; op2val:0xbf97b417; op3val:0x7f34f350; valaddr_reg:x16; val_offset:1908; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1908, x17, x15, 1272, x18)

inst_160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f31b9 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x186e02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e6c50 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef31b9; op2val:0xbf986e02; op3val:0x7f0e6c50; valaddr_reg:x16; val_offset:1920; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1920, x17, x15, 1280, x18)

inst_161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x390aa3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x722d10 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2f0ca1 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb90aa3; op2val:0xbff22d10; op3val:0x7f2f0ca1; valaddr_reg:x16; val_offset:1932; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1932, x17, x15, 1288, x18)

inst_162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f885 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x648bdf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x72c742 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07f885; op2val:0xbf648bdf; op3val:0x7ef2c742; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1296, x18)

inst_163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x243fb8 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2c433a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d0be3 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea43fb8; op2val:0xbfac433a; op3val:0x7edd0be3; valaddr_reg:x16; val_offset:1956; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1956, x17, x15, 1304, x18)

inst_164:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32eb6c and fs2 == 1 and fe2 == 0x84 and fm2 == 0x55d574 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x157310 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c32eb6c; op2val:0xc255d574; op3val:0x7f157310; valaddr_reg:x16; val_offset:1968; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1968, x17, x15, 1312, x18)

inst_165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ef4a6 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x00c03c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ffb67 and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaef4a6; op2val:0xc000c03c; op3val:0x7f2ffb67; valaddr_reg:x16; val_offset:1980; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1980, x17, x15, 1320, x18)

inst_166:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x5fd1b9 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5dbbf1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x41dc5e and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cdfd1b9; op2val:0xc0ddbbf1; op3val:0x7e41dc5e; valaddr_reg:x16; val_offset:1992; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1992, x17, x15, 1328, x18)

inst_167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x324e28 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x470cb8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aa39d and rm_val == 3  
// opcode: fmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb24e28; op2val:0xbf470cb8; op3val:0x7e8aa39d; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 1336, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
test_fp:
.word 0x7eef31b9
.word 0xbf986e02
.word 0x7eef31b9
.word 0x7f2390a7
.word 0xbe6c2877
.word 0x7e16e335
.word 0x7e94058d
.word 0xbf821f69
.word 0x7e9679f6
.word 0x7eb90aa3
.word 0x7eb90aa3
.word 0x7f2f0ca1
.word 0x7f07f885
.word 0x7f07f885
.word 0x7ef2c742
.word 0x7ea43fb8
.word 0x7ea43fb8
.word 0x7ea43fb8
.word 0x7c32eb6c
.word 0x7c32eb6c
.word 0x7c32eb6c
.word 0x7f2a7c0d
.word 0xbf1d4c63
.word 0x7ed181e6
.word 0x7eaef4a6
.word 0xc000c03c
.word 0xc000c03c
.word 0x7cdfd1b9
.word 0xc0ddbbf1
.word 0x7cdfd1b9
.word 0x7f0f0b15
.word 0xbf4b0294
.word 0x7ee2de76
.word 0x7eb24e28
.word 0xbf470cb8
.word 0xbf470cb8
.word 0x7e63f59c
.word 0xbfe47f4a
.word 0x7ecb7817
.word 0x7eccdcfa
.word 0xbf2149e2
.word 0x7e811219
.word 0x7f11ff1d
.word 0xbeca76b7
.word 0x7e66ee02
.word 0x7f0ebf31
.word 0xbe22c52b
.word 0x7db585de
.word 0x7ef7a1f3
.word 0xbf6fb705
.word 0x7ee7e13b
.word 0x7ee97c86
.word 0xbf47d51b
.word 0x7eb6422a
.word 0x7f3ddabc
.word 0xbe97cf0e
.word 0x7e612b27
.word 0x7e4d95b3
.word 0xbf140204
.word 0x7dedb854
.word 0x7f16204d
.word 0xbea0dc4b
.word 0x7e3caac1
.word 0x7e5244d5
.word 0xc05a9f6c
.word 0x7f33918f
.word 0x7c223dfa
.word 0xc22157ca
.word 0x7ecc813b
.word 0x7f16166d
.word 0xbf87627c
.word 0x7f1ebf21
.word 0x7eaa4aa3
.word 0xbf293302
.word 0x7e611a69
.word 0x7dbb3787
.word 0xc0a337c4
.word 0x7eeeba47
.word 0x7e5bf434
.word 0xbfd52827
.word 0x7eb724af
.word 0x7f3cfb28
.word 0xbeffccec
.word 0x7ebcd574
.word 0x7e9f8c7e
.word 0xbf44a44f
.word 0x7e751bf1
.word 0x7f3c5927
.word 0xbf01847e
.word 0x7ebe94d0
.word 0x7ee4ca80
.word 0xbedf46b8
.word 0x7e478b9a
.word 0x7f3889e8
.word 0xbf73608d
.word 0x7f2f7080
.word 0x7f3ab616
.word 0xbec7f49a
.word 0x7e91d5f1
.word 0x7e2dd370
.word 0xbfa4d96b
.word 0x7e5fde2a
.word 0x7e905363
.word 0xbf9303f7
.word 0x7ea5c43d
.word 0x7ef1b611
.word 0xbfb53e03
.word 0x7f2b2047
.word 0x7eec3979
.word 0xbe6a3541
.word 0x7dd81dad
.word 0x7da5c337
.word 0xc0a7c65d
.word 0x7ed94594
.word 0x7f2b8bb0
.word 0xba8afed7
.word 0x7a3a4824
.word 0x7ee9b4c8
.word 0xbf13b0b0
.word 0x7e86d41d
.word 0x7f37c8e9
.word 0xbf81712d
.word 0x7f39dafb
.word 0x7ee4d70d
.word 0xbf723849
.word 0x7ed8859b
.word 0x7e8dddb2
.word 0xbec4f318
.word 0x7dda48e6
.word 0x7f1c1813
.word 0xbf4a4039
.word 0x7ef6a451
.word 0x7f1d27fd
.word 0xbf0313ed
.word 0x7ea0ef64
.word 0x7edf106b
.word 0xbfd32924
.word 0x7f37fe62
.word 0x7ed15d63
.word 0xbf1f58f4
.word 0x7e8251c0
.word 0x7eeb9bcd
.word 0xbe1e405c
.word 0x7d91a564
.word 0x7e8f91dd
.word 0xbdc58990
.word 0x7cdd90cb
.word 0x7db0c11b
.word 0xc0e73027
.word 0x7f1f9f7f
.word 0x7e55e8d8
.word 0xbfbc7042
.word 0x7e9d74cc
.word 0x7a01e1e1
.word 0xc4196885
.word 0x7e9baa0e
.word 0x7e36aa81
.word 0xc0730786
.word 0x7f2d6937
.word 0x7eeaedca
.word 0xbf76f305
.word 0x7ee29f84
.word 0x7eb2afd0
.word 0xbf513864
.word 0x7e9208e5
.word 0x7e148024
.word 0xbe3cd5fe
.word 0x7cdb1479
.word 0x7e73b9b6
.word 0xbf12733e
.word 0x7e0b6da2
.word 0x7d2653cb
.word 0xc01dd609
.word 0x7dcd18e7
.word 0x7eb516bd
.word 0xbef5a1a3
.word 0x7e2dc11a
.word 0x7ef24091
.word 0xbd87e5ab
.word 0x7d009962
.word 0x7e2838a7
.word 0xc0486d6d
.word 0x7f03b42b
.word 0x7ea95ec9
.word 0xbfbcaab6
.word 0x7ef9a51a
.word 0x7ca9b5ac
.word 0xc0b962d8
.word 0x7df5cba0
.word 0x7ef48e89
.word 0xbf90cab1
.word 0x7f0a51cf
.word 0x7eef83d9
.word 0xbf9efb14
.word 0x7f14be49
.word 0x7eff92d6
.word 0xbf21da8e
.word 0x7ea19589
.word 0x7f15d4d3
.word 0xbf3e8bad
.word 0x7edf0b6a
.word 0x7f0c3a54
.word 0xbe70e95d
.word 0x7e03f683
.word 0x7f04c0f2
.word 0xbf853b56
.word 0x7f0a2e07
.word 0x7f33fa2e
.word 0xbf0255a1
.word 0x7eb7427e
.word 0x7dff3dba
.word 0xc0a11bd1
.word 0x7f20a18e
.word 0x7ec6f72d
.word 0xbf82c459
.word 0x7ecb443e
.word 0x7f3b6a5b
.word 0xbf7adbb0
.word 0x7f37a6b2
.word 0x7f2705e0
.word 0xbf4a90d7
.word 0x7f042923
.word 0x7e866ad6
.word 0xc01a1b4e
.word 0x7f21d537
.word 0x7f0da9b0
.word 0xbf8fad14
.word 0x7f1f0320
.word 0x7e85966f
.word 0xbfecf9b4
.word 0x7ef751f9
.word 0x7ef89da3
.word 0xbf9db158
.word 0x7f1924e8
.word 0x7eb1c4c0
.word 0xbfe1ceaa
.word 0x7f1ccd6f
.word 0x7e40881b
.word 0xc02b773c
.word 0x7f00f497
.word 0x7c0e4d98
.word 0xc23ceebe
.word 0x7ed20b63
.word 0x7ef97b55
.word 0xbf64cca5
.word 0x7edef947
.word 0x7e61ada9
.word 0xc04defe6
.word 0x7f358b8d
.word 0x7f13caa0
.word 0xbf65c581
.word 0x7f04a647
.word 0x7e57b1c2
.word 0xbfdd5a9b
.word 0x7eba80cc
.word 0x7e8b8ecb
.word 0xbff81ce6
.word 0x7f074216
.word 0x7efefbaa
.word 0xbf926eac
.word 0x7f11d9c2
.word 0x7f14c7ca
.word 0xbf65789e
.word 0x7f055cd1
.word 0x7e8abfd0
.word 0xc00b3975
.word 0x7f16ea94
.word 0x7f1625cb
.word 0xbf8df910
.word 0x7f2689cb
.word 0x7d88ea41
.word 0xc0438442
.word 0x7e512259
.word 0x7ebfbd64
.word 0xbf2d8949
.word 0x7e81f9d0
.word 0x7f3848de
.word 0xbf273904
.word 0x7ef0c129
.word 0x7e90c4ae
.word 0xc027ca24
.word 0x7f3dc53a
.word 0x7e9b0e1c
.word 0xbeb9c4ac
.word 0x7de108a4
.word 0x7eb7f3c9
.word 0xbf1b85b6
.word 0x7e5f815f
.word 0x7ebb73fa
.word 0xbfbf4883
.word 0x7f0c10a1
.word 0x7f3b64b8
.word 0xbeedebb7
.word 0x7eae28cb
.word 0x7f3fdd96
.word 0xbf5a545b
.word 0x7f23a1eb
.word 0x7e626a93
.word 0xbfc4bf77
.word 0x7eae02f0
.word 0x7de53da7
.word 0xc0b51f02
.word 0x7f22305b
.word 0x7da3c8dc
.word 0xc082691f
.word 0x7ea6de83
.word 0x7ef212c5
.word 0xbfa0008a
.word 0x7f174c3e
.word 0x7f0c7ac4
.word 0xbfa62942
.word 0x7f365c7f
.word 0x7f20fa79
.word 0xbe1f78b2
.word 0x7dc88eed
.word 0x7cc90a06
.word 0xc17157ba
.word 0x7ebd8755
.word 0x7d2b21f2
.word 0xc1838e08
.word 0x7f2fe2a3
.word 0x7eaef9b3
.word 0xbf6cf335
.word 0x7ea1f46d
.word 0x7ee414a9
.word 0xbfb211a1
.word 0x7f1ea613
.word 0x7e9bdc6a
.word 0xbf15b123
.word 0x7e364645
.word 0x7f3d723b
.word 0xbf0a6ccf
.word 0x7ecce034
.word 0x7df81bf7
.word 0xbe99e553
.word 0x7d1526f9
.word 0x7f04524e
.word 0xbfb91f1a
.word 0x7f3f5f1d
.word 0x7d703804
.word 0xbff3aee7
.word 0x7de4a94b
.word 0x7e734d68
.word 0xbf0f6a98
.word 0x7e084d8c
.word 0x7ed155d6
.word 0xbf12ba16
.word 0x7e6ff63d
.word 0x7e828b61
.word 0xc02dfcc1
.word 0x7f317228
.word 0x7eea8ec9
.word 0xbfc06305
.word 0x7f3045d1
.word 0x7d8c0d61
.word 0xc06f2b41
.word 0x7e82d828
.word 0x7ce1107d
.word 0xc1ce8dd6
.word 0x7f3597f8
.word 0x7f191148
.word 0xbf8a0793
.word 0x7f250fb1
.word 0x7da5f81d
.word 0xc0dda39a
.word 0x7f0fb142
.word 0x7ec97c49
.word 0xbfbd34f5
.word 0x7f14ea70
.word 0x7e843e1b
.word 0xbf83dea5
.word 0x7e883d97
.word 0x7f327e6a
.word 0xbf81b4a9
.word 0x7f34df56
.word 0x7e16edbb
.word 0xc0761db3
.word 0x7f1119f4
.word 0x7e0af237
.word 0xc0a8f25d
.word 0x7f376500
.word 0x7bdf1c44
.word 0xc0a4b4d2
.word 0x7d0f8bb3
.word 0x7e8c9d65
.word 0xbfca38ba
.word 0x7ede26b6
.word 0x7c5e038c
.word 0xc22e660b
.word 0x7f173ee9
.word 0x7f0ff5ec
.word 0xbf903b80
.word 0x7f223795
.word 0x7f3b3817
.word 0xbcc01917
.word 0x7c8c7c6b
.word 0x7f074be5
.word 0xbda5a9d6
.word 0x7d2f1b5a
.word 0x7e728772
.word 0xbfc30d36
.word 0x7eb8c9b0
.word 0x7f1d27cc
.word 0xbf165ba8
.word 0x7eb89b2c
.word 0x7e81c09c
.word 0xbf6ad52b
.word 0x7e6e0c34
.word 0x7b26497d
.word 0xc3486327
.word 0x7f0229d2
.word 0x7e67719b
.word 0xc000154c
.word 0x7ee7981f
.word 0x7ddfcc51
.word 0xbee4e70b
.word 0x7d481bf3
.word 0x7e8ab269
.word 0xbeeb3fb1
.word 0x7dfee893
.word 0x7f2b9930
.word 0xbeab2afd
.word 0x7e657849
.word 0x7f049a6e
.word 0xbfb32355
.word 0x7f399491
.word 0x7e1d454a
.word 0xc0930ace
.word 0x7f34aad9
.word 0x7ecf0fd2
.word 0xbfa0e6fd
.word 0x7f0224b8
.word 0x7e5e2fb5
.word 0xc054b2a7
.word 0x7f389a90
.word 0x7f3c9ff5
.word 0xbf635528
.word 0x7f278095
.word 0x7e20dccc
.word 0xbf83ae89
.word 0x7e257d51
.word 0x7aae79de
.word 0xc3f57c34
.word 0x7f274f48
.word 0x7eed1a0c
.word 0xbe521f16
.word 0x7dc29c29
.word 0x7f190d5e
.word 0xbe32420c
.word 0x7dd52591
.word 0x7f1304ef
.word 0xbe557010
.word 0x7df526ed
.word 0x7e56a477
.word 0xc051d69a
.word 0x7f2ff034
.word 0x7c2125ab
.word 0xc18435fb
.word 0x7e2672cf
.word 0x7ed0cddd
.word 0xbf871ab8
.word 0x7edc64b6
.word 0x7eb41f5c
.word 0xbf0691ee
.word 0x7e3d5e30
.word 0x7f2cf90f
.word 0xbe00acab
.word 0x7dade265
.word 0x7f351fde
.word 0xbf301cf4
.word 0x7ef934ca
.word 0x7cb23547
.word 0xc1806caa
.word 0x7eb2cc91
.word 0x7f0e0f7e
.word 0xbf9f8f25
.word 0x7f31161d
.word 0x7f18ad5a
.word 0xbf97b417
.word 0x7f34f350
.word 0x7eef31b9
.word 0xbf986e02
.word 0x7f0e6c50
.word 0x7eb90aa3
.word 0xbff22d10
.word 0x7f2f0ca1
.word 0x7f07f885
.word 0xbf648bdf
.word 0x7ef2c742
.word 0x7ea43fb8
.word 0xbfac433a
.word 0x7edd0be3
.word 0x7c32eb6c
.word 0xc255d574
.word 0x7f157310
.word 0x7eaef4a6
.word 0xc000c03c
.word 0x7f2ffb67
.word 0x7cdfd1b9
.word 0xc0ddbbf1
.word 0x7e41dc5e
.word 0x7eb24e28
.word 0xbf470cb8
.word 0x7e8aa39d
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 336*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
