ARM GAS  /tmp/ccuJWsZP.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccuJWsZP.s 			page 2


  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c ****  
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c ****                         
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 67 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LBB2:
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 0
  36 0002 0E4B     		ldr	r3, .L3
  37 0004 9A69     		ldr	r2, [r3, #24]
  38 0006 42F00102 		orr	r2, r2, #1
  39 000a 9A61     		str	r2, [r3, #24]
  40 000c 9A69     		ldr	r2, [r3, #24]
  41 000e 02F00102 		and	r2, r2, #1
  42 0012 0092     		str	r2, [sp]
  43 0014 009A     		ldr	r2, [sp]
ARM GAS  /tmp/ccuJWsZP.s 			page 3


  44              	.LBE2:
  45              	.LBB3:
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  46              		.loc 1 73 0
  47 0016 DA69     		ldr	r2, [r3, #28]
  48 0018 42F08052 		orr	r2, r2, #268435456
  49 001c DA61     		str	r2, [r3, #28]
  50 001e DB69     		ldr	r3, [r3, #28]
  51 0020 03F08053 		and	r3, r3, #268435456
  52 0024 0193     		str	r3, [sp, #4]
  53 0026 019B     		ldr	r3, [sp, #4]
  54              	.LBE3:
  55              	.LBB4:
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  56              		.loc 1 79 0
  57 0028 054A     		ldr	r2, .L3+4
  58 002a 5368     		ldr	r3, [r2, #4]
  59              	.LVL0:
  60 002c 23F0E063 		bic	r3, r3, #117440512
  61              	.LVL1:
  62 0030 43F00073 		orr	r3, r3, #33554432
  63              	.LVL2:
  64 0034 5360     		str	r3, [r2, #4]
  65              	.LBE4:
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 84 0
  67 0036 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0038 7047     		bx	lr
  72              	.L4:
  73 003a 00BF     		.align	2
  74              	.L3:
  75 003c 00100240 		.word	1073876992
  76 0040 00000140 		.word	1073807360
  77              		.cfi_endproc
  78              	.LFE65:
  80              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Encoder_MspInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Encoder_MspInit:
  89              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccuJWsZP.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 93 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              	.LVL3:
  95 0000 00B5     		push	{lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 87B0     		sub	sp, sp, #28
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 94 0
 103 0004 0023     		movs	r3, #0
 104 0006 0293     		str	r3, [sp, #8]
 105 0008 0393     		str	r3, [sp, #12]
 106 000a 0493     		str	r3, [sp, #16]
 107 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 108              		.loc 1 95 0
 109 000e 0368     		ldr	r3, [r0]
 110 0010 B3F1804F 		cmp	r3, #1073741824
 111 0014 02D0     		beq	.L8
 112              	.LVL4:
 113              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****   
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2 
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = A_CHANNEL_ENCODER_Pin|A_CHANNEL_ENCODER2_Pin;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c ****   }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccuJWsZP.s 			page 5


 114              		.loc 1 118 0
 115 0016 07B0     		add	sp, sp, #28
 116              	.LCFI4:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 0018 5DF804FB 		ldr	pc, [sp], #4
 121              	.LVL5:
 122              	.L8:
 123              	.LCFI5:
 124              		.cfi_restore_state
 125              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c ****   
 126              		.loc 1 101 0
 127 001c 03F50433 		add	r3, r3, #135168
 128 0020 DA69     		ldr	r2, [r3, #28]
 129 0022 42F00102 		orr	r2, r2, #1
 130 0026 DA61     		str	r2, [r3, #28]
 131 0028 DA69     		ldr	r2, [r3, #28]
 132 002a 02F00102 		and	r2, r2, #1
 133 002e 0092     		str	r2, [sp]
 134 0030 009A     		ldr	r2, [sp]
 135              	.LBE5:
 136              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 137              		.loc 1 103 0
 138 0032 9A69     		ldr	r2, [r3, #24]
 139 0034 42F00402 		orr	r2, r2, #4
 140 0038 9A61     		str	r2, [r3, #24]
 141 003a 9B69     		ldr	r3, [r3, #24]
 142 003c 03F00403 		and	r3, r3, #4
 143 0040 0193     		str	r3, [sp, #4]
 144 0042 019B     		ldr	r3, [sp, #4]
 145              	.LBE6:
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 146              		.loc 1 108 0
 147 0044 06A9     		add	r1, sp, #24
 148 0046 0323     		movs	r3, #3
 149 0048 41F8103D 		str	r3, [r1, #-16]!
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 111 0
 151 004c 0148     		ldr	r0, .L9
 152              	.LVL6:
 153 004e FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL7:
 155              		.loc 1 118 0
 156 0052 E0E7     		b	.L5
 157              	.L10:
 158              		.align	2
 159              	.L9:
 160 0054 00080140 		.word	1073809408
 161              		.cfi_endproc
 162              	.LFE66:
 164              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 165              		.align	1
 166              		.global	HAL_TIM_Base_MspInit
 167              		.syntax unified
ARM GAS  /tmp/ccuJWsZP.s 			page 6


 168              		.thumb
 169              		.thumb_func
 170              		.fpu softvfp
 172              	HAL_TIM_Base_MspInit:
 173              	.LFB67:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** /**
 121:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 122:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 123:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 124:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f1xx_hal_msp.c **** */
 126:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 127:Core/Src/stm32f1xx_hal_msp.c **** {
 174              		.loc 1 127 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 8
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 179              	.LVL8:
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 180              		.loc 1 128 0
 181 0000 0268     		ldr	r2, [r0]
 182 0002 094B     		ldr	r3, .L18
 183 0004 9A42     		cmp	r2, r3
 184 0006 00D0     		beq	.L17
 185 0008 7047     		bx	lr
 186              	.L17:
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 187              		.loc 1 127 0
 188 000a 82B0     		sub	sp, sp, #8
 189              	.LCFI6:
 190              		.cfi_def_cfa_offset 8
 191              	.LBB7:
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 192              		.loc 1 134 0
 193 000c 03F50333 		add	r3, r3, #134144
 194 0010 DA69     		ldr	r2, [r3, #28]
 195 0012 42F00202 		orr	r2, r2, #2
 196 0016 DA61     		str	r2, [r3, #28]
 197 0018 DB69     		ldr	r3, [r3, #28]
 198 001a 03F00203 		and	r3, r3, #2
 199 001e 0193     		str	r3, [sp, #4]
 200 0020 019B     		ldr	r3, [sp, #4]
 201              	.LBE7:
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c ****   }
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c **** }
 202              		.loc 1 140 0
ARM GAS  /tmp/ccuJWsZP.s 			page 7


 203 0022 02B0     		add	sp, sp, #8
 204              	.LCFI7:
 205              		.cfi_def_cfa_offset 0
 206              		@ sp needed
 207 0024 7047     		bx	lr
 208              	.L19:
 209 0026 00BF     		.align	2
 210              	.L18:
 211 0028 00040040 		.word	1073742848
 212              		.cfi_endproc
 213              	.LFE67:
 215              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 216              		.align	1
 217              		.global	HAL_TIM_MspPostInit
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu softvfp
 223              	HAL_TIM_MspPostInit:
 224              	.LFB68:
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 143:Core/Src/stm32f1xx_hal_msp.c **** {
 225              		.loc 1 143 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 24
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              	.LVL9:
 230 0000 10B5     		push	{r4, lr}
 231              	.LCFI8:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 4, -8
 234              		.cfi_offset 14, -4
 235 0002 86B0     		sub	sp, sp, #24
 236              	.LCFI9:
 237              		.cfi_def_cfa_offset 32
 144:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 238              		.loc 1 144 0
 239 0004 0023     		movs	r3, #0
 240 0006 0293     		str	r3, [sp, #8]
 241 0008 0393     		str	r3, [sp, #12]
 242 000a 0493     		str	r3, [sp, #16]
 243 000c 0593     		str	r3, [sp, #20]
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 244              		.loc 1 145 0
 245 000e 0268     		ldr	r2, [r0]
 246 0010 154B     		ldr	r3, .L24
 247 0012 9A42     		cmp	r2, r3
 248 0014 01D0     		beq	.L23
 249              	.LVL10:
 250              	.L20:
 146:Core/Src/stm32f1xx_hal_msp.c ****   {
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c ****   
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccuJWsZP.s 			page 8


 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 156:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 157:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4 
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 172:Core/Src/stm32f1xx_hal_msp.c ****   }
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c **** }
 251              		.loc 1 174 0
 252 0016 06B0     		add	sp, sp, #24
 253              	.LCFI10:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 8
 256              		@ sp needed
 257 0018 10BD     		pop	{r4, pc}
 258              	.LVL11:
 259              	.L23:
 260              	.LCFI11:
 261              		.cfi_restore_state
 262              	.LBB8:
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 263              		.loc 1 151 0
 264 001a 03F50333 		add	r3, r3, #134144
 265 001e 9A69     		ldr	r2, [r3, #24]
 266 0020 42F00402 		orr	r2, r2, #4
 267 0024 9A61     		str	r2, [r3, #24]
 268 0026 9A69     		ldr	r2, [r3, #24]
 269 0028 02F00402 		and	r2, r2, #4
 270 002c 0092     		str	r2, [sp]
 271 002e 009A     		ldr	r2, [sp]
 272              	.LBE8:
 273              	.LBB9:
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 274              		.loc 1 152 0
 275 0030 9A69     		ldr	r2, [r3, #24]
 276 0032 42F00802 		orr	r2, r2, #8
 277 0036 9A61     		str	r2, [r3, #24]
 278 0038 9B69     		ldr	r3, [r3, #24]
 279 003a 03F00803 		and	r3, r3, #8
 280 003e 0193     		str	r3, [sp, #4]
 281 0040 019B     		ldr	r3, [sp, #4]
 282              	.LBE9:
ARM GAS  /tmp/ccuJWsZP.s 			page 9


 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283              		.loc 1 159 0
 284 0042 C023     		movs	r3, #192
 285 0044 0293     		str	r3, [sp, #8]
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286              		.loc 1 160 0
 287 0046 0224     		movs	r4, #2
 288 0048 0394     		str	r4, [sp, #12]
 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 289              		.loc 1 161 0
 290 004a 0594     		str	r4, [sp, #20]
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 291              		.loc 1 162 0
 292 004c 02A9     		add	r1, sp, #8
 293 004e 0748     		ldr	r0, .L24+4
 294              	.LVL12:
 295 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL13:
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 164 0
 298 0054 0323     		movs	r3, #3
 299 0056 0293     		str	r3, [sp, #8]
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300              		.loc 1 165 0
 301 0058 0394     		str	r4, [sp, #12]
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 302              		.loc 1 166 0
 303 005a 0594     		str	r4, [sp, #20]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 304              		.loc 1 167 0
 305 005c 02A9     		add	r1, sp, #8
 306 005e 0448     		ldr	r0, .L24+8
 307 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL14:
 309              		.loc 1 174 0
 310 0064 D7E7     		b	.L20
 311              	.L25:
 312 0066 00BF     		.align	2
 313              	.L24:
 314 0068 00040040 		.word	1073742848
 315 006c 00080140 		.word	1073809408
 316 0070 000C0140 		.word	1073810432
 317              		.cfi_endproc
 318              	.LFE68:
 320              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 321              		.align	1
 322              		.global	HAL_TIM_Encoder_MspDeInit
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu softvfp
 328              	HAL_TIM_Encoder_MspDeInit:
 329              	.LFB69:
 175:Core/Src/stm32f1xx_hal_msp.c **** /**
 176:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 177:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 178:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
ARM GAS  /tmp/ccuJWsZP.s 			page 10


 179:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 180:Core/Src/stm32f1xx_hal_msp.c **** */
 181:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 182:Core/Src/stm32f1xx_hal_msp.c **** {
 330              		.loc 1 182 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              	.LVL15:
 335 0000 08B5     		push	{r3, lr}
 336              	.LCFI12:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
 183:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 340              		.loc 1 183 0
 341 0002 0368     		ldr	r3, [r0]
 342 0004 B3F1804F 		cmp	r3, #1073741824
 343 0008 00D0     		beq	.L29
 344              	.LVL16:
 345              	.L26:
 184:Core/Src/stm32f1xx_hal_msp.c ****   {
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 188:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 189:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 190:Core/Src/stm32f1xx_hal_msp.c ****   
 191:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 192:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 193:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2 
 194:Core/Src/stm32f1xx_hal_msp.c ****     */
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, A_CHANNEL_ENCODER_Pin|A_CHANNEL_ENCODER2_Pin);
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 200:Core/Src/stm32f1xx_hal_msp.c ****   }
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c **** }
 346              		.loc 1 202 0
 347 000a 08BD     		pop	{r3, pc}
 348              	.LVL17:
 349              	.L29:
 189:Core/Src/stm32f1xx_hal_msp.c ****   
 350              		.loc 1 189 0
 351 000c 044A     		ldr	r2, .L30
 352 000e D369     		ldr	r3, [r2, #28]
 353 0010 23F00103 		bic	r3, r3, #1
 354 0014 D361     		str	r3, [r2, #28]
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 355              		.loc 1 195 0
 356 0016 0321     		movs	r1, #3
 357 0018 0248     		ldr	r0, .L30+4
 358              	.LVL18:
 359 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 360              	.LVL19:
ARM GAS  /tmp/ccuJWsZP.s 			page 11


 361              		.loc 1 202 0
 362 001e F4E7     		b	.L26
 363              	.L31:
 364              		.align	2
 365              	.L30:
 366 0020 00100240 		.word	1073876992
 367 0024 00080140 		.word	1073809408
 368              		.cfi_endproc
 369              	.LFE69:
 371              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 372              		.align	1
 373              		.global	HAL_TIM_Base_MspDeInit
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu softvfp
 379              	HAL_TIM_Base_MspDeInit:
 380              	.LFB70:
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c **** /**
 205:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 206:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 207:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 208:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 209:Core/Src/stm32f1xx_hal_msp.c **** */
 210:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 211:Core/Src/stm32f1xx_hal_msp.c **** {
 381              		.loc 1 211 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		@ link register save eliminated.
 386              	.LVL20:
 212:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 387              		.loc 1 212 0
 388 0000 0268     		ldr	r2, [r0]
 389 0002 054B     		ldr	r3, .L35
 390 0004 9A42     		cmp	r2, r3
 391 0006 00D0     		beq	.L34
 392              	.L32:
 213:Core/Src/stm32f1xx_hal_msp.c ****   {
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 218:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 219:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 222:Core/Src/stm32f1xx_hal_msp.c ****   }
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c **** }
 393              		.loc 1 224 0
 394 0008 7047     		bx	lr
 395              	.L34:
 218:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 396              		.loc 1 218 0
ARM GAS  /tmp/ccuJWsZP.s 			page 12


 397 000a 044A     		ldr	r2, .L35+4
 398 000c D369     		ldr	r3, [r2, #28]
 399 000e 23F00203 		bic	r3, r3, #2
 400 0012 D361     		str	r3, [r2, #28]
 401              		.loc 1 224 0
 402 0014 F8E7     		b	.L32
 403              	.L36:
 404 0016 00BF     		.align	2
 405              	.L35:
 406 0018 00040040 		.word	1073742848
 407 001c 00100240 		.word	1073876992
 408              		.cfi_endproc
 409              	.LFE70:
 411              		.text
 412              	.Letext0:
 413              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 414              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 415              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 416              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 417              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 418              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 419              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 420              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 421              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 422              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccuJWsZP.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccuJWsZP.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccuJWsZP.s:75     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccuJWsZP.s:81     .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:88     .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccuJWsZP.s:160    .text.HAL_TIM_Encoder_MspInit:0000000000000054 $d
     /tmp/ccuJWsZP.s:165    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:172    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccuJWsZP.s:211    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccuJWsZP.s:216    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:223    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccuJWsZP.s:314    .text.HAL_TIM_MspPostInit:0000000000000068 $d
     /tmp/ccuJWsZP.s:321    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:328    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccuJWsZP.s:366    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/ccuJWsZP.s:372    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccuJWsZP.s:379    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccuJWsZP.s:406    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
