void timed_ctrl_snd_commnd(\r\nconst timed_ctrl_ID_t ID,\r\nhrt_data mask,\r\nhrt_data condition,\r\nhrt_data counter,\r\nhrt_address addr,\r\nhrt_data value)\r\n{\r\nOP___assert(ID == TIMED_CTRL0_ID);\r\nOP___assert(TIMED_CTRL_BASE[ID] != (hrt_address)-1);\r\ntimed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, mask);\r\ntimed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, condition);\r\ntimed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, counter);\r\ntimed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, (hrt_data)addr);\r\ntimed_ctrl_reg_store(ID, _HRT_TIMED_CONTROLLER_CMD_REG_IDX, value);\r\n}\r\nvoid timed_ctrl_snd_sp_commnd(\r\nconst timed_ctrl_ID_t ID,\r\nhrt_data mask,\r\nhrt_data condition,\r\nhrt_data counter,\r\nconst sp_ID_t SP_ID,\r\nhrt_address offset,\r\nhrt_data value)\r\n{\r\nOP___assert(SP_ID < N_SP_ID);\r\nOP___assert(SP_DMEM_BASE[SP_ID] != (hrt_address)-1);\r\ntimed_ctrl_snd_commnd(ID, mask, condition, counter,\r\nSP_DMEM_BASE[SP_ID]+offset, value);\r\n}\r\nvoid timed_ctrl_snd_gpio_commnd(\r\nconst timed_ctrl_ID_t ID,\r\nhrt_data mask,\r\nhrt_data condition,\r\nhrt_data counter,\r\nconst gpio_ID_t GPIO_ID,\r\nhrt_address offset,\r\nhrt_data value)\r\n{\r\nOP___assert(GPIO_ID < N_GPIO_ID);\r\nOP___assert(GPIO_BASE[GPIO_ID] != (hrt_address)-1);\r\ntimed_ctrl_snd_commnd(ID, mask, condition, counter,\r\nGPIO_BASE[GPIO_ID]+offset, value);\r\n}
