// Seed: 1662003109
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  id_6(
      .id_0(id_0),
      .id_1(1),
      .id_2(1),
      .id_3(1'h0),
      .id_4(id_3 >> 1),
      .id_5(1'b0),
      .id_6(1'b0),
      .id_7(id_1),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_4),
      .id_11(1)
  );
  assign id_6 = (id_6);
  genvar id_7, id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wire id_2,
    output wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8
);
  always $display(1);
  module_0(
      id_4, id_1, id_4, id_4, id_5
  );
  assign id_2 = 1'b0;
  wire id_10;
  wire id_11;
  genvar id_12;
endmodule
