[INFO :CM0023] Creating log file ../../build/tests/OneDivider/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] dut.v:1: No timescale set for "dut".

[WARNI:PA0205] tb.v:1: No timescale set for "tb".

[INFO :CP0300] Compilation...

[INFO :CP0303] dut.v:1: Compile module "work@dut".

[INFO :CP0303] tb.v:1: Compile module "work@tb".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] tb.v:1: Top level module "work@tb".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 2.

[NOTE :EL0510] Nb instances: 2.

[NOTE :EL0511] Nb leaf instances: 1.

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module: work@dut, file:dut.v, line:1, parent:work@tb
  |vpiDefName:work@dut
  |vpiParent:
  \_design: (work@tb)
  |vpiProcess:
  \_always: 
    |vpiAlwaysType:1
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_event_control: 
        |vpiCondition:
        \_operation: 
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk)
            |vpiName:clk
            |vpiParent:
            \_operation: 
  |vpiPort:
  \_port: (rstn), line:1
    |vpiName:rstn
    |vpiDirection:1
    |vpiParent:
    \_module: work@dut, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (rstn), line:1
        |vpiName:rstn
        |vpiParent:
        \_module: work@dut, file:dut.v, line:1, parent:work@tb
  |vpiPort:
  \_port: (clk), line:2
    |vpiName:clk
    |vpiDirection:1
    |vpiParent:
    \_module: work@dut, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:2
        |vpiName:clk
        |vpiParent:
        \_module: work@dut, file:dut.v, line:1, parent:work@tb
  |vpiPort:
  \_port: (div), line:3
    |vpiName:div
    |vpiDirection:2
    |vpiParent:
    \_module: work@dut, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (div), line:3
        |vpiName:div
        |vpiNetType:48
        |vpiParent:
        \_module: work@dut, file:dut.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (rstn), line:1
  |vpiNet:
  \_logic_net: (clk), line:2
  |vpiNet:
  \_logic_net: (div), line:3
|uhdmallModules:
\_module: work@tb, file:tb.v, line:1, parent:work@tb
  |vpiDefName:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_sys_func_call: ($dumpfile)
        |vpiName:$dumpfile
        |vpiArgument:
        \_constant: 
          |vpiConstType:8
          |STRING:"test.vcd"
      |vpiStmt:
      \_sys_func_call: ($dumpvars)
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor)
        |vpiName:$monitor
        |vpiArgument:
        \_constant: 
          |vpiConstType:8
          |STRING:"@%0dns clk = %0d, %0d"
        |vpiArgument:
        \_sys_func_call: ($time)
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (clk)
          |vpiName:clk
        |vpiArgument:
        \_ref_obj: (div)
          |vpiName:div
      |vpiStmt:
      \_delay_control: 
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish)
          |vpiName:$finish
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_assignment: 
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rstn)
          |vpiName:rstn
        |vpiRhs:
        \_constant: 
          |vpiConstType:6
          |INT:0
      |vpiStmt:
      \_assignment: 
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk)
          |vpiName:clk
        |vpiRhs:
        \_constant: 
          |vpiConstType:6
          |INT:0
      |vpiStmt:
      \_delay_control: 
        |#2
        |vpiStmt:
        \_assignment: 
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (rstn)
            |vpiName:rstn
          |vpiRhs:
          \_constant: 
            |vpiConstType:6
            |INT:1
  |vpiProcess:
  \_always: 
    |vpiAlwaysType:1
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_delay_control: 
        |#5
        |vpiStmt:
        \_assignment: 
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (clk)
            |vpiName:clk
          |vpiRhs:
          \_operation: 
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (clk)
              |vpiName:clk
              |vpiParent:
              \_operation: 
  |vpiNet:
  \_logic_net: (clk), line:2
    |vpiName:clk
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb, file:tb.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (div), line:3
    |vpiName:div
    |vpiParent:
    \_module: work@tb, file:tb.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (rstn), line:4
    |vpiName:rstn
    |vpiParent:
    \_module: work@tb, file:tb.v, line:1, parent:work@tb
|uhdmtopModules:
\_module: work@tb (work@tb), file:tb.v, line:1
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiFullName:work@tb
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_delay_control: 
        |#100
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (rstn), line:4
          |vpiName:rstn
        |vpiRhs:
        \_constant: 
          |vpiConstType:6
          |INT:0
      |vpiStmt:
      \_assignment: 
        |vpiLhs:
        \_logic_net: (clk), line:2
          |vpiName:clk
          |vpiNetType:48
        |vpiRhs:
        \_constant: 
          |vpiConstType:6
          |INT:0
      |vpiStmt:
      \_delay_control: 
        |#2
        |vpiStmt:
        \_assignment: 
          |vpiLhs:
          \_logic_net: (rstn), line:4
          |vpiRhs:
          \_constant: 
            |vpiConstType:6
            |INT:1
  |vpiModule:
  \_module: work@dut (dut1), file:tb.v, line:22
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiPort:
    \_port: (rstn), line:1
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rstn)
        |vpiName:rstn
        |vpiActual:
        \_logic_net: (rstn), line:4
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (rstn), line:1
          |vpiName:rstn
    |vpiPort:
    \_port: (clk), line:2
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk)
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), line:2
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (clk), line:2
          |vpiName:clk
    |vpiPort:
    \_port: (div), line:3
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (div)
        |vpiName:div
        |vpiActual:
        \_logic_net: (div), line:3
          |vpiName:div
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (div), line:3
          |vpiName:div
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (rstn), line:1
    |vpiNet:
    \_logic_net: (clk), line:2
    |vpiNet:
    \_logic_net: (div), line:3
    |vpiInstance:
    \_module: work@tb (work@tb), file:tb.v, line:1
    |vpiModule:
    \_module: work@tb (work@tb), file:tb.v, line:1
  |vpiNet:
  \_logic_net: (clk), line:2
  |vpiNet:
  \_logic_net: (div), line:3
  |vpiNet:
  \_logic_net: (rstn), line:4
|uhdmallPackages:
\_package: builtin, parent:work@tb
  |vpiDefName:builtin
  |vpiParent:
  \_design: (work@tb)
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiParent:
  \_package: builtin, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiParent:
  \_package: builtin, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiParent:
  \_package: builtin, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiParent:
  \_package: builtin, parent:work@tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

