#define STATION_BYP_BASE_ADDR 0x01000000
#define STATION_BYP_S2B_SDIO_CCLK_TX_HALF_DIV_LESS_1_OFFSET 0x00000000
#define STATION_BYP_S2B_SDIO_CCLK_TX_HALF_DIV_LESS_1_ADDR 0x01000000
#define STATION_BYP_S2B_SDIO_TMCLK_HALF_DIV_LESS_1_OFFSET 0x00000008
#define STATION_BYP_S2B_SDIO_TMCLK_HALF_DIV_LESS_1_ADDR 0x01000008
#define STATION_BYP_S2B_SDIO_CLK_HALF_DIV_LESS_1_OFFSET 0x00000010
#define STATION_BYP_S2B_SDIO_CLK_HALF_DIV_LESS_1_ADDR 0x01000010
#define STATION_BYP_S2B_SLOW_IO_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00000018
#define STATION_BYP_S2B_SLOW_IO_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01000018
#define STATION_BYP_S2B_DDRLS_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00000020
#define STATION_BYP_S2B_DDRLS_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01000020
#define STATION_BYP_S2B_SLOW_IO_CLKDIV_DIVCLK_SEL_OFFSET 0x00000028
#define STATION_BYP_S2B_SLOW_IO_CLKDIV_DIVCLK_SEL_ADDR 0x01000028
#define STATION_BYP_S2B_DDRLS_CLKDIV_DIVCLK_SEL_OFFSET 0x00000030
#define STATION_BYP_S2B_DDRLS_CLKDIV_DIVCLK_SEL_ADDR 0x01000030
#define STATION_BYP_S2B_DDR_BYPASS_EN_OFFSET 0x00000038
#define STATION_BYP_S2B_DDR_BYPASS_EN_ADDR 0x01000038
#define STATION_BYP_S2B_DDR_TOP_ICG_EN_OFFSET 0x00000040
#define STATION_BYP_S2B_DDR_TOP_ICG_EN_ADDR 0x01000040
