// Seed: 1394677681
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
  type_7(
      1, 1, ""
  ); type_8(
      id_1, 1
  );
endmodule
