sv xil_defaultlib --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/AXI_DMA_Data_Gen_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/AXI_DMA_Data_Gen_v1_0_bfm_1/ipshared/02c8/hdl/verilog" \
"../../../bd/AXI_DMA_Data_Gen_v1_0_bfm_1/ip/AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0/sim/AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../bd/AXI_DMA_Data_Gen_v1_0_bfm_1/ip/AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0/sim/AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0.sv" \

verilog xil_defaultlib "glbl.v"

nosort
