

library ieee;
use ieee.std_logic_1164.all;

entity fifo is
  
port(clock_fifo, wr_fifo, rd_fifo, reset_fifo,  : in std_logic;
		w_data_fifo, rd_data_fifo: in std_logic_vector(12 downto 0));
	  
end;

architecture ckt of fifo is

component mde_b is
port ( clk , r , wr, rd, reset, eq: in std_logic ;
rear_clr, rear_inc, front_clr, front_in, rf_wr, rf_rd, full, empty : out std_logic );
end component;

component mainram IS
	PORT
	(
		address		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (12 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (12 DOWNTO 0)
	);
END component;

component demux12x24 is

port (E_demux12x24: in std_logic_vector(12 downto 0);
      A_demux12x24: in std_logic;
		S0_demux12X24, S1_demux12X24: out std_logic_vector(12 downto 0));
end component;

begin



end ckt;