// Mem file initialization records.
//
// SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Saturday July 13, 2019 - 04:22:46 pm, from:
//
//     Map file     - F:\Xilinx_Lab\Final_Project\spartan_cam\spartan_cam.srcs\sources_1\bd\system\system.bmm
//     Data file(s) - f:/Xilinx_Lab/Final_Project/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'system_i_microblaze_0.system_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
