
*** Running vivado
    with args -log zynqmp_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynqmp_top_wrapper.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zynqmp_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.262 ; gain = 70.578 ; free physical = 16366 ; free virtual = 125048
Command: link_design -top zynqmp_top_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0.dcp' for cell 'zynqmpsoc_i/ahblite_axi_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0.dcp' for cell 'zynqmpsoc_i/axi_ahblite_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.dcp' for cell 'zynqmpsoc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.dcp' for cell 'zynqmpsoc_i/rst_ps8_0_75M'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0.dcp' for cell 'zynqmpsoc_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.dcp' for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0.dcp' for cell 'zynqmpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2554.117 ; gain = 7.000 ; free physical = 15388 ; free virtual = 124071
INFO: [Netlist 29-17] Analyzing 6114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zynqmpsoc_i/system_ila_0/inst/ila_lib UUID: 0c93d9f5-98f0-5bc3-8558-2a9cb9042132 
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.699 ; gain = 24.750 ; free physical = 15177 ; free virtual = 123860
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_board.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_board.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_board.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_board.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc:18]
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3468.051 ; gain = 614.352 ; free physical = 14692 ; free virtual = 123375
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4001.770 ; gain = 0.000 ; free physical = 14493 ; free virtual = 123177
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 389 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 128 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 224 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:39 . Memory (MB): peak = 4001.770 ; gain = 2416.508 ; free physical = 14494 ; free virtual = 123177
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4001.770 ; gain = 0.000 ; free physical = 14479 ; free virtual = 123164

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2165994b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4001.770 ; gain = 0.000 ; free physical = 14277 ; free virtual = 122961

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4165.594 ; gain = 103.000 ; free physical = 13935 ; free virtual = 122676
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4165.594 ; gain = 0.000 ; free physical = 13938 ; free virtual = 122678
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1721e61a4

Time (s): cpu = 00:07:01 ; elapsed = 00:06:52 . Memory (MB): peak = 4165.594 ; gain = 134.867 ; free physical = 13938 ; free virtual = 122678

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 160 inverter(s) to 63878 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zynqmpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23eb7dbc5

Time (s): cpu = 00:07:44 ; elapsed = 00:07:25 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14132 ; free virtual = 122872
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 30043 cells
INFO: [Opt 31-1021] In phase Retarget, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 12 load pin(s).
Phase 3 Constant propagation | Checksum: 1e2100549

Time (s): cpu = 00:07:58 ; elapsed = 00:07:39 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14132 ; free virtual = 122873
INFO: [Opt 31-389] Phase Constant propagation created 11340 cells and removed 12307 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 239594470

Time (s): cpu = 00:08:19 ; elapsed = 00:08:00 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14135 ; free virtual = 122875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17030 cells
INFO: [Opt 31-1021] In phase Sweep, 1806 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: esptop_i/rst0/rstoutl_BUFG_inst, Net: esptop_i/rst0/rstoutl
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]_BUFG_inst, Net: esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/FSM_sequential_cpu_rstn_state_reg[0]
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 287686c8c

Time (s): cpu = 00:08:24 ; elapsed = 00:08:05 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14133 ; free virtual = 122873
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 287686c8c

Time (s): cpu = 00:08:26 ; elapsed = 00:08:07 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14133 ; free virtual = 122874
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 28a852f7c

Time (s): cpu = 00:08:28 ; elapsed = 00:08:09 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14132 ; free virtual = 122873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |           30043  |                                             94  |
|  Constant propagation         |           11340  |           12307  |                                             54  |
|  Sweep                        |               0  |           17030  |                                           1806  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4195.555 ; gain = 0.000 ; free physical = 14136 ; free virtual = 122877
Ending Logic Optimization Task | Checksum: 1b571294c

Time (s): cpu = 00:08:41 ; elapsed = 00:08:21 . Memory (MB): peak = 4195.555 ; gain = 164.828 ; free physical = 14136 ; free virtual = 122877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.973 | TNS=-11.587 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 64 BRAM(s) out of a total of 109 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 218
Ending PowerOpt Patch Enables Task | Checksum: 212928221

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13324 ; free virtual = 122065
Ending Power Optimization Task | Checksum: 212928221

Time (s): cpu = 00:02:45 ; elapsed = 00:01:03 . Memory (MB): peak = 5887.594 ; gain = 1692.039 ; free physical = 13490 ; free virtual = 122231

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 212928221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13491 ; free virtual = 122231

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13491 ; free virtual = 122231
Ending Netlist Obfuscation Task | Checksum: 24b17a8e2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13491 ; free virtual = 122232
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:55 ; elapsed = 00:09:40 . Memory (MB): peak = 5887.594 ; gain = 1885.824 ; free physical = 13493 ; free virtual = 122234
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13306 ; free virtual = 122047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13292 ; free virtual = 122038
INFO: [Common 17-1381] The checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 5887.594 ; gain = 0.000 ; free physical = 13249 ; free virtual = 122031
INFO: [runtcl-4] Executing : report_drc -file zynqmp_top_wrapper_drc_opted.rpt -pb zynqmp_top_wrapper_drc_opted.pb -rpx zynqmp_top_wrapper_drc_opted.rpx
Command: report_drc -file zynqmp_top_wrapper_drc_opted.rpt -pb zynqmp_top_wrapper_drc_opted.pb -rpx zynqmp_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5895.680 ; gain = 8.086 ; free physical = 13215 ; free virtual = 121996
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 13215 ; free virtual = 121997
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f537462

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 13215 ; free virtual = 121997
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 13215 ; free virtual = 121997

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5e4f49d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 13205 ; free virtual = 121987

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 174760a0c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12873 ; free virtual = 121655

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 174760a0c

Time (s): cpu = 00:01:46 ; elapsed = 00:00:45 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12872 ; free virtual = 121654
Phase 1 Placer Initialization | Checksum: 174760a0c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:46 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12858 ; free virtual = 121639

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fd40a0b1

Time (s): cpu = 00:04:58 ; elapsed = 00:02:07 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12664 ; free virtual = 121447

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 7398 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 3125 nets or cells. Created 0 new cell, deleted 3125 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12620 ; free virtual = 121402

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           3125  |                  3125  |           0  |           1  |  00:00:09  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           3125  |                  3125  |           0  |           3  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f3895907

Time (s): cpu = 00:10:03 ; elapsed = 00:04:47 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12614 ; free virtual = 121396
Phase 2.2 Global Placement Core | Checksum: 18d5e0d4c

Time (s): cpu = 00:10:19 ; elapsed = 00:04:53 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12597 ; free virtual = 121380
Phase 2 Global Placement | Checksum: 18d5e0d4c

Time (s): cpu = 00:10:19 ; elapsed = 00:04:53 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12688 ; free virtual = 121470

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163430d5f

Time (s): cpu = 00:10:42 ; elapsed = 00:05:01 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12567 ; free virtual = 121349

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d51feac

Time (s): cpu = 00:11:29 ; elapsed = 00:05:14 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12515 ; free virtual = 121297

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1789ed892

Time (s): cpu = 00:11:33 ; elapsed = 00:05:16 . Memory (MB): peak = 5895.680 ; gain = 0.000 ; free physical = 12509 ; free virtual = 121291

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 2196b5a50

Time (s): cpu = 00:12:29 ; elapsed = 00:05:37 . Memory (MB): peak = 5967.668 ; gain = 71.988 ; free physical = 12199 ; free virtual = 120981

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 17d445ea0

Time (s): cpu = 00:12:32 ; elapsed = 00:05:38 . Memory (MB): peak = 5967.668 ; gain = 71.988 ; free physical = 12208 ; free virtual = 120991

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 17c8046da

Time (s): cpu = 00:13:42 ; elapsed = 00:06:09 . Memory (MB): peak = 6042.168 ; gain = 146.488 ; free physical = 12061 ; free virtual = 120843

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 185519f54

Time (s): cpu = 00:15:08 ; elapsed = 00:06:29 . Memory (MB): peak = 6124.684 ; gain = 229.004 ; free physical = 11987 ; free virtual = 120770
Phase 3.4 Small Shape DP | Checksum: 185519f54

Time (s): cpu = 00:15:11 ; elapsed = 00:06:30 . Memory (MB): peak = 6148.695 ; gain = 253.016 ; free physical = 12041 ; free virtual = 120823

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: b19edca4

Time (s): cpu = 00:15:27 ; elapsed = 00:06:44 . Memory (MB): peak = 6148.695 ; gain = 253.016 ; free physical = 12241 ; free virtual = 121023

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 123221385

Time (s): cpu = 00:15:28 ; elapsed = 00:06:46 . Memory (MB): peak = 6148.695 ; gain = 253.016 ; free physical = 12243 ; free virtual = 121025
Phase 3 Detail Placement | Checksum: 123221385

Time (s): cpu = 00:15:30 ; elapsed = 00:06:47 . Memory (MB): peak = 6148.695 ; gain = 253.016 ; free physical = 12244 ; free virtual = 121027

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 145a6b481

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/empty_tile_csr/updated1, inserted BUFG to drive 2304 loads.
INFO: [Place 46-35] Processed net esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/io_tile_csr/updated1, inserted BUFG to drive 2272 loads.
INFO: [Place 46-35] Processed net esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/cpu_tile_csr/updated1, inserted BUFG to drive 2272 loads.
INFO: [Place 46-35] Processed net esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/mem_tile_csr/updated1, inserted BUFG to drive 2048 loads.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 4, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: eba1ecc2

Time (s): cpu = 00:18:03 ; elapsed = 00:07:36 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12373 ; free virtual = 121155
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.026. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10d1222f4

Time (s): cpu = 00:18:05 ; elapsed = 00:07:37 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12373 ; free virtual = 121155
Phase 4.1 Post Commit Optimization | Checksum: 10d1222f4

Time (s): cpu = 00:18:06 ; elapsed = 00:07:39 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12373 ; free virtual = 121155

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10d1222f4

Time (s): cpu = 00:18:09 ; elapsed = 00:07:40 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12386 ; free virtual = 121168
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 6266.676 ; gain = 0.000 ; free physical = 12361 ; free virtual = 121143

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b9818e4f

Time (s): cpu = 00:18:20 ; elapsed = 00:07:52 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12383 ; free virtual = 121166

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6266.676 ; gain = 0.000 ; free physical = 12384 ; free virtual = 121167
Phase 4.4 Final Placement Cleanup | Checksum: 18b8cf6b0

Time (s): cpu = 00:18:21 ; elapsed = 00:07:53 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12384 ; free virtual = 121166
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b8cf6b0

Time (s): cpu = 00:18:22 ; elapsed = 00:07:54 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12384 ; free virtual = 121166
Ending Placer Task | Checksum: cabf423a

Time (s): cpu = 00:18:22 ; elapsed = 00:07:54 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12384 ; free virtual = 121167
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:18:37 ; elapsed = 00:08:02 . Memory (MB): peak = 6266.676 ; gain = 370.996 ; free physical = 12654 ; free virtual = 121437
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6266.676 ; gain = 0.000 ; free physical = 12655 ; free virtual = 121438
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 6298.691 ; gain = 0.000 ; free physical = 12340 ; free virtual = 121370
INFO: [Common 17-1381] The checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 6298.691 ; gain = 32.016 ; free physical = 12573 ; free virtual = 121413
INFO: [runtcl-4] Executing : report_io -file zynqmp_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6298.691 ; gain = 0.000 ; free physical = 12547 ; free virtual = 121387
INFO: [runtcl-4] Executing : report_utilization -file zynqmp_top_wrapper_utilization_placed.rpt -pb zynqmp_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynqmp_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.91 . Memory (MB): peak = 6298.691 ; gain = 0.000 ; free physical = 12573 ; free virtual = 121416
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:00:28 . Memory (MB): peak = 6298.695 ; gain = 0.004 ; free physical = 12512 ; free virtual = 121355
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6298.695 ; gain = 0.000 ; free physical = 12512 ; free virtual = 121355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 6298.695 ; gain = 0.000 ; free physical = 12174 ; free virtual = 121266
INFO: [Common 17-1381] The checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 6298.695 ; gain = 0.000 ; free physical = 12417 ; free virtual = 121318
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 19b96954 ConstDB: 0 ShapeSum: 4966d8b RouteDB: ac6f6b5b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161bbf5fb

Time (s): cpu = 00:02:07 ; elapsed = 00:00:47 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12410 ; free virtual = 121310
Post Restoration Checksum: NetGraph: 705128ea NumContArr: 3d6d99bb Constraints: 9fff52c6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14dbe156b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12326 ; free virtual = 121226

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14dbe156b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12326 ; free virtual = 121226

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: e9a61cc8

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12301 ; free virtual = 121201

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25548e026

Time (s): cpu = 00:03:59 ; elapsed = 00:01:35 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12172 ; free virtual = 121073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.355  | TNS=0.000  | WHS=-0.079 | THS=-27.118|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2d2b1e6fe

Time (s): cpu = 00:07:19 ; elapsed = 00:02:21 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12177 ; free virtual = 121077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.355  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2cbf39dcd

Time (s): cpu = 00:07:19 ; elapsed = 00:02:22 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12175 ; free virtual = 121076
Phase 2 Router Initialization | Checksum: 28d855f3b

Time (s): cpu = 00:07:20 ; elapsed = 00:02:22 . Memory (MB): peak = 6330.707 ; gain = 0.000 ; free physical = 12176 ; free virtual = 121076

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00154261 %
  Global Horizontal Routing Utilization  = 0.000973714 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 168645
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 127337
  Number of Partially Routed Nets     = 41308
  Number of Node Overlaps             = 2


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2041bfd03

Time (s): cpu = 00:08:55 ; elapsed = 00:02:59 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12138 ; free virtual = 121038

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50299
 Number of Nodes with overlaps = 5365
 Number of Nodes with overlaps = 801
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X46Y307 CLEL_R_X46Y307 CLEM_X42Y169 CLEL_R_X42Y169 CLEL_R_X32Y105 CLEL_R_X32Y311 CLEM_X30Y308 CLEL_R_X30Y308 CLEM_X30Y309 CLEL_R_X30Y309 
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 21
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X30Y311 CLEL_R_X30Y311 CLEM_X36Y321 CLEL_R_X36Y321 CLEM_X30Y307 CLEL_R_X30Y307 CLEM_X30Y310 CLEL_R_X30Y310 CLEM_X28Y308 CLEL_R_X28Y308 
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.931  | TNS=0.000  | WHS=-0.131 | THS=-0.307 |

Phase 4.1 Global Iteration 0 | Checksum: 21b090f91

Time (s): cpu = 00:22:50 ; elapsed = 00:09:21 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12103 ; free virtual = 121004

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2156c7806

Time (s): cpu = 00:22:51 ; elapsed = 00:09:22 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12102 ; free virtual = 121003
Phase 4 Rip-up And Reroute | Checksum: 2156c7806

Time (s): cpu = 00:22:52 ; elapsed = 00:09:22 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12102 ; free virtual = 121003

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 243497cb3

Time (s): cpu = 00:24:20 ; elapsed = 00:09:54 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12089 ; free virtual = 120990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.931  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 21c5c9572

Time (s): cpu = 00:24:21 ; elapsed = 00:09:55 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12108 ; free virtual = 121009

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21c5c9572

Time (s): cpu = 00:24:21 ; elapsed = 00:09:55 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12108 ; free virtual = 121009
Phase 5 Delay and Skew Optimization | Checksum: 21c5c9572

Time (s): cpu = 00:24:21 ; elapsed = 00:09:56 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12108 ; free virtual = 121009

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b87a97ed

Time (s): cpu = 00:25:18 ; elapsed = 00:10:15 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12122 ; free virtual = 121022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.931  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 282076a45

Time (s): cpu = 00:25:19 ; elapsed = 00:10:16 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12121 ; free virtual = 121022
Phase 6 Post Hold Fix | Checksum: 282076a45

Time (s): cpu = 00:25:19 ; elapsed = 00:10:17 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12122 ; free virtual = 121022

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.95268 %
  Global Horizontal Routing Utilization  = 10.3352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29b92c4fd

Time (s): cpu = 00:25:22 ; elapsed = 00:10:18 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12118 ; free virtual = 121018

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29b92c4fd

Time (s): cpu = 00:25:22 ; elapsed = 00:10:19 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12115 ; free virtual = 121015

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29b92c4fd

Time (s): cpu = 00:25:41 ; elapsed = 00:10:38 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12122 ; free virtual = 121022

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.931  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29b92c4fd

Time (s): cpu = 00:25:42 ; elapsed = 00:10:39 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12147 ; free virtual = 121048
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:42 ; elapsed = 00:10:39 . Memory (MB): peak = 6399.691 ; gain = 68.984 ; free physical = 12304 ; free virtual = 121205

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:26:06 ; elapsed = 00:10:53 . Memory (MB): peak = 6399.691 ; gain = 100.996 ; free physical = 12304 ; free virtual = 121205
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6399.691 ; gain = 0.000 ; free physical = 12307 ; free virtual = 121207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 6399.691 ; gain = 0.000 ; free physical = 11918 ; free virtual = 121145
INFO: [Common 17-1381] The checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 6399.691 ; gain = 0.000 ; free physical = 12206 ; free virtual = 121183
INFO: [runtcl-4] Executing : report_drc -file zynqmp_top_wrapper_drc_routed.rpt -pb zynqmp_top_wrapper_drc_routed.pb -rpx zynqmp_top_wrapper_drc_routed.rpx
Command: report_drc -file zynqmp_top_wrapper_drc_routed.rpt -pb zynqmp_top_wrapper_drc_routed.pb -rpx zynqmp_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 6463.723 ; gain = 64.031 ; free physical = 12128 ; free virtual = 121105
INFO: [runtcl-4] Executing : report_methodology -file zynqmp_top_wrapper_methodology_drc_routed.rpt -pb zynqmp_top_wrapper_methodology_drc_routed.pb -rpx zynqmp_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynqmp_top_wrapper_methodology_drc_routed.rpt -pb zynqmp_top_wrapper_methodology_drc_routed.pb -rpx zynqmp_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/zynqmp_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:27 ; elapsed = 00:00:48 . Memory (MB): peak = 6648.957 ; gain = 185.234 ; free physical = 12001 ; free virtual = 120978
INFO: [runtcl-4] Executing : report_power -file zynqmp_top_wrapper_power_routed.rpt -pb zynqmp_top_wrapper_power_summary_routed.pb -rpx zynqmp_top_wrapper_power_routed.rpx
Command: report_power -file zynqmp_top_wrapper_power_routed.rpt -pb zynqmp_top_wrapper_power_summary_routed.pb -rpx zynqmp_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
145 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 6672.969 ; gain = 24.012 ; free physical = 11856 ; free virtual = 120846
INFO: [runtcl-4] Executing : report_route_status -file zynqmp_top_wrapper_route_status.rpt -pb zynqmp_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynqmp_top_wrapper_timing_summary_routed.rpt -pb zynqmp_top_wrapper_timing_summary_routed.pb -rpx zynqmp_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 6672.969 ; gain = 0.000 ; free physical = 11801 ; free virtual = 120793
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynqmp_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynqmp_top_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6672.969 ; gain = 0.000 ; free physical = 11799 ; free virtual = 120791
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynqmp_top_wrapper_bus_skew_routed.rpt -pb zynqmp_top_wrapper_bus_skew_routed.pb -rpx zynqmp_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 13:03:51 2021...

*** Running vivado
    with args -log zynqmp_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynqmp_top_wrapper.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zynqmp_top_wrapper.tcl -notrace
Command: open_checkpoint zynqmp_top_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1465.641 ; gain = 0.000 ; free physical = 16247 ; free virtual = 125203
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2505.348 ; gain = 0.000 ; free physical = 15142 ; free virtual = 124099
INFO: [Netlist 29-17] Analyzing 8241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3585.270 ; gain = 221.086 ; free physical = 14199 ; free virtual = 123156
Restored from archive | CPU: 12.530000 secs | Memory: 183.769600 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3585.270 ; gain = 221.086 ; free physical = 14199 ; free virtual = 123156
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3585.270 ; gain = 0.000 ; free physical = 14217 ; free virtual = 123175
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1921 instances were transformed.
  BUFG => BUFGCE: 2 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1716 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 150 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2.1 (64-bit) build 2729669
open_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:01:50 . Memory (MB): peak = 3585.270 ; gain = 2119.629 ; free physical = 14217 ; free virtual = 123175
Command: write_bitstream -force zynqmp_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 multiplier stage esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], mi_hresp[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zynqmpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 27 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 186 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynqmp_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:09 ; elapsed = 00:01:00 . Memory (MB): peak = 4420.996 ; gain = 835.727 ; free physical = 13986 ; free virtual = 122970
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 13:06:59 2021...
