Metric,Value
design__instance__count,919
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,9.008861212578267E-8
power__switching__total,2.018501703560105E-7
power__leakage__total,8.113065774750794E-9
power__total,3.0005185180925764E-7
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26798078403730174
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26715388990517475
timing__hold__ws__corner:nom_tt_025C_1v80,1.0937007165046537
timing__setup__ws__corner:nom_tt_025C_1v80,5717.450383409981
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.093701
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9997.927734
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27619204927081104
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.27535788317766713
timing__hold__ws__corner:nom_ss_100C_1v60,1.0861166717866453
timing__setup__ws__corner:nom_ss_100C_1v60,5716.979265141139
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.086117
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9997.931641
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26467603857758665
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26385733234049785
timing__hold__ws__corner:nom_ff_n40C_1v95,1.0963907869694007
timing__setup__ws__corner:nom_ff_n40C_1v95,5717.645470029029
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.096391
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9997.924805
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2675341968130159
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26688488285870005
timing__hold__ws__corner:min_tt_025C_1v80,1.0811161161200058
timing__setup__ws__corner:min_tt_025C_1v80,5717.47084704135
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.081116
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9997.954102
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.27589628584868614
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.27524303060252137
timing__hold__ws__corner:min_ss_100C_1v60,1.0732450787420151
timing__setup__ws__corner:min_ss_100C_1v60,5717.005185740873
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.073245
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9997.945312
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,3
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26455774431096724
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2639129822711811
timing__hold__ws__corner:min_ff_n40C_1v95,1.0836298831634563
timing__setup__ws__corner:min_ff_n40C_1v95,5717.665478913034
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.083630
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9997.954102
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,5
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26673755625916556
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2656418771251751
timing__hold__ws__corner:max_tt_025C_1v80,1.1091708976342145
timing__setup__ws__corner:max_tt_025C_1v80,5717.429465031249
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.109171
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9997.918945
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2747006311285007
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2735879100706002
timing__hold__ws__corner:max_ss_100C_1v60,1.102162170503838
timing__setup__ws__corner:max_ss_100C_1v60,5716.957437267679
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.102162
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9997.926758
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2633614512125246
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2622843128035697
timing__hold__ws__corner:max_ff_n40C_1v95,1.1115885193610133
timing__setup__ws__corner:max_ff_n40C_1v95,5717.625915892388
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.111588
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9997.916016
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,5
clock__skew__worst_hold,-0.2633614512125246
clock__skew__worst_setup,0.2622843128035697
timing__hold__ws,1.0732450787420151
timing__setup__ws,5716.957437267679
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.073245
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9997.916016
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 495.0 490.0
design__core__bbox,5.52 10.88 489.44 478.72
design__io,267
design__die__area,242550
design__core__area,226397
design__instance__area,174823
design__instance__count__stdcell,915
design__instance__area__stdcell,2622.52
design__instance__count__macros,4
design__instance__area__macros,172200
design__instance__utilization,0.772194
design__instance__utilization__stdcell,0.0483884
design__instance__count__class:macro,4
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3559
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,265
design__io__hpwl,13845120
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19347.4
design__violations,0
design__instance__count__class:timing_repair_buffer,267
design__instance__count__class:clock_buffer,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,189
antenna_diodes_count,0
route__net,666
route__net__special,2
route__drc_errors__iter:1,173
route__wirelength__iter:1,19497
route__drc_errors__iter:2,66
route__wirelength__iter:2,19519
route__drc_errors__iter:3,54
route__wirelength__iter:3,19519
route__drc_errors__iter:4,0
route__wirelength__iter:4,19568
route__drc_errors,0
route__wirelength,19568
route__vias,1633
route__vias__singlecut,1633
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1125.03
timing__unannotated_net__count__corner:nom_tt_025C_1v80,64
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,64
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,64
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,64
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,64
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,64
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,64
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,64
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,64
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,64
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,3.43125E-7
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,3.33256E-7
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,8.55976E-9
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,3.33256E-7
design_powergrid__voltage__worst,3.33256E-7
design_powergrid__voltage__worst__net:vccd1,1.8
design_powergrid__drop__worst,3.43125E-7
design_powergrid__drop__worst__net:vccd1,3.43125E-7
design_powergrid__voltage__worst__net:vssd1,3.33256E-7
design_powergrid__drop__worst__net:vssd1,3.33256E-7
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,7.2500000000000003998427497843397293575407047683256678283214569091796875E-9
ir__drop__worst,3.4299999999999998765497590848261300067179035977460443973541259765625E-7
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
