<stg><name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten167 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten167

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln90 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln91 = store i7 8, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body73.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body73.8:0 %indvar_flatten167_load = load i11 %indvar_flatten167

]]></Node>
<StgValue><ssdm name="indvar_flatten167_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body73.8:1 %icmp_ln90 = icmp_eq  i11 %indvar_flatten167_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body73.8:2 %add_ln90 = add i11 %indvar_flatten167_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body73.8:3 %br_ln90 = br i1 %icmp_ln90, void %for.inc84.8, void %for.body73.9.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc84.8:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc84.8:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="7">
<![CDATA[
for.inc84.8:2 %trunc_ln90 = trunc i7 %j_load

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc84.8:3 %add_ln90_8 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln90_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc84.8:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc84.8:7 %select_ln91 = select i1 %tmp, i6 8, i6 %trunc_ln90

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="6">
<![CDATA[
for.inc84.8:8 %zext_ln90 = zext i6 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc84.8:9 %select_ln90 = select i1 %tmp, i9 %add_ln90_8, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
for.inc84.8:10 %trunc_ln93 = trunc i9 %select_ln90

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc84.8:12 %lshr_ln91_8 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln91_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc84.8:13 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln91_8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
for.inc84.8:14 %zext_ln93 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84.8:15 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="10">
<![CDATA[
for.inc84.8:25 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.8:0 %add_ln91 = add i7 %zext_ln90, i7 16

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc81.8:1 %store_ln90 = store i11 %add_ln90, i11 %indvar_flatten167

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc81.8:2 %store_ln90 = store i9 %select_ln90, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc81.8:3 %store_ln91 = store i7 %add_ln91, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc81.8:4 %br_ln91 = br void %for.body73.8

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84.8:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84.8:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84.8:11 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:16 %col_sum_8_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_8

]]></Node>
<StgValue><ssdm name="col_sum_8_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:17 %col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16

]]></Node>
<StgValue><ssdm name="col_sum_16_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:18 %col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24

]]></Node>
<StgValue><ssdm name="col_sum_24_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:19 %col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32

]]></Node>
<StgValue><ssdm name="col_sum_32_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:20 %col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40

]]></Node>
<StgValue><ssdm name="col_sum_40_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:21 %col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48

]]></Node>
<StgValue><ssdm name="col_sum_48_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:22 %col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56

]]></Node>
<StgValue><ssdm name="col_sum_56_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="24" op_3_bw="6" op_4_bw="24" op_5_bw="6" op_6_bw="24" op_7_bw="6" op_8_bw="24" op_9_bw="6" op_10_bw="24" op_11_bw="6" op_12_bw="24" op_13_bw="6" op_14_bw="24" op_15_bw="24" op_16_bw="6">
<![CDATA[
for.inc84.8:23 %tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i6, i6 8, i24 %col_sum_8_read, i6 16, i24 %col_sum_16_read, i6 24, i24 %col_sum_24_read, i6 32, i24 %col_sum_32_read, i6 40, i24 %col_sum_40_read, i6 48, i24 %col_sum_48_read, i6 56, i24 %col_sum_56_read, i24 0, i6 %select_ln91

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.8:24 %sext_ln93 = sext i24 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="10">
<![CDATA[
for.inc84.8:25 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="24">
<![CDATA[
for.inc84.8:26 %sext_ln93_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln93_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc84.8:27 %col_sum = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load, i24 %tmp_8

]]></Node>
<StgValue><ssdm name="col_sum"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.8:28 %add_ln93_8 = add i25 %sext_ln93_8, i25 %sext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc84.8:29 %icmp_ln93_12 = icmp_eq  i25 %add_ln93_8, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.8:30 %br_ln93 = br i1 %icmp_ln93_12, void %if.end.i.i210.8, void %if.then.i.i208.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0">
<![CDATA[
if.then.i.i208.8:0 %switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565882, i6 8, void %V32.i.i27.i.i180462.8.case.85876, i6 16, void %V32.i.i27.i.i180462.8.case.165877, i6 24, void %V32.i.i27.i.i180462.8.case.245878, i6 32, void %V32.i.i27.i.i180462.8.case.325879, i6 40, void %V32.i.i27.i.i180462.8.case.405880, i6 48, void %V32.i.i27.i.i180462.8.case.485881

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485881:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485881:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405880:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405880:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325879:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325879:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245878:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245878:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165877:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165877:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85876:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85876:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565882:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
<literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565882:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.exit5875:0 %br_ln93 = br void %if.end.i.i210.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
if.end.i.i210.8:0 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_8, i32 24

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0">
<![CDATA[
if.end.i.i210.8:1 %switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.56, i6 8, void %V32.i.i27.i.i180462.8.case.8, i6 16, void %V32.i.i27.i.i180462.8.case.16, i6 24, void %V32.i.i27.i.i180462.8.case.24, i6 32, void %V32.i.i27.i.i180462.8.case.32, i6 40, void %V32.i.i27.i.i180462.8.case.40, i6 48, void %V32.i.i27.i.i180462.8.case.48

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
V32.i.i27.i.i180462.8.exit:0 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V32.i.i27.i.i180462.8.exit:1 %xor_ln93 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V32.i.i27.i.i180462.8.exit:2 %and_ln93 = and i1 %tmp_19, i1 %xor_ln93

]]></Node>
<StgValue><ssdm name="and_ln93"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V32.i.i27.i.i180462.8.exit:3 %xor_ln93_15 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93_15"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V32.i.i27.i.i180462.8.exit:4 %and_ln93_8 = and i1 %tmp_18, i1 %xor_ln93_15

]]></Node>
<StgValue><ssdm name="and_ln93_8"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V32.i.i27.i.i180462.8.exit:5 %xor_ln93_16 = xor i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln93_16"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.exit:6 %br_ln93 = br i1 %xor_ln93_16, void %for.inc81.8, void %if.end.i.i.i232.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i232.8:0 %br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241.8, void %if.then2.i.i.i240.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i241.8:0 %br_ln93 = br i1 %and_ln93_8, void %if.end15.i.i.i248.8, void %if.then9.i.i.i247.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0">
<![CDATA[
if.then9.i.i.i247.8:0 %switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565874, i6 8, void %V32.i.i27.i.i180462.8.case.85868, i6 16, void %V32.i.i27.i.i180462.8.case.165869, i6 24, void %V32.i.i27.i.i180462.8.case.245870, i6 32, void %V32.i.i27.i.i180462.8.case.325871, i6 40, void %V32.i.i27.i.i180462.8.case.405872, i6 48, void %V32.i.i27.i.i180462.8.case.485873

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.exit5867:0 %br_ln93 = br void %if.end15.i.i.i248.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i248.8:0 %br_ln93 = br void %for.inc81.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0">
<![CDATA[
if.then2.i.i.i240.8:0 %switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565866, i6 8, void %V32.i.i27.i.i180462.8.case.85860, i6 16, void %V32.i.i27.i.i180462.8.case.165861, i6 24, void %V32.i.i27.i.i180462.8.case.245862, i6 32, void %V32.i.i27.i.i180462.8.case.325863, i6 40, void %V32.i.i27.i.i180462.8.case.405864, i6 48, void %V32.i.i27.i.i180462.8.case.485865

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.exit5859:0 %br_ln93 = br void %for.inc81.8

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.48:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.48:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.40:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.40:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.32:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.32:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.24:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.24:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.16:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.16:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.8:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.8:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.56:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.56:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
for.body73.9.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485873:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485873:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405872:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405872:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325871:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325871:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245870:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245870:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165869:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165869:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85868:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85868:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565874:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="0"/>
<literal name="and_ln93_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565874:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485865:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.485865:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405864:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.405864:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325863:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="-32"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.325863:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245862:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="24"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.245862:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165861:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="16"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.165861:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85860:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="8"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.85860:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565866:0 %write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln91" val="!8"/>
<literal name="select_ln91" val="!16"/>
<literal name="select_ln91" val="!24"/>
<literal name="select_ln91" val="!32"/>
<literal name="select_ln91" val="!40"/>
<literal name="select_ln91" val="!48"/>
<literal name="xor_ln93_16" val="1"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i180462.8.case.565866:1 %br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
