LogiBLOX Version C.16
Copyright (c) 1998, Xilinx Inc.

Running LogiBLOX DRC for Module 'rom128x16'....
Creating VHDL Simulation Model 'rom128x16.vhd'....
Creating NGC Netlist 'rom128x16.ngc'....
Running LogiBLOX expansion on symbol "rom128x16"...

Creating EDIF Simulation Model 'rom128x16.edn'....
ngd2edif:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   running NGD DRC ...
   writing  EDIF file to 'rom128x16.edn' ...
Creating Module File 'rom128x16.mod'....
Done.
