
testpwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08008d78  08008d78  00018d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e24  08008e24  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  08008e24  08008e24  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008e24  08008e24  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e24  08008e24  00018e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e28  08008e28  00018e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08008e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  200000b0  08008ed8  000200b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08008ed8  00020438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001154a  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e9e  00000000  00000000  0003161f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  000334c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001098  00000000  00000000  000345e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002320  00000000  00000000  00035680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c69  00000000  00000000  000379a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eba3  00000000  00000000  0004a609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d91ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e0  00000000  00000000  000d91fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000b0 	.word	0x200000b0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008d60 	.word	0x08008d60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000b4 	.word	0x200000b4
 800014c:	08008d60 	.word	0x08008d60

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmpun>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001078:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800107c:	d102      	bne.n	8001084 <__aeabi_fcmpun+0x14>
 800107e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001082:	d108      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001084:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001088:	d102      	bne.n	8001090 <__aeabi_fcmpun+0x20>
 800108a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108e:	d102      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001090:	f04f 0000 	mov.w	r0, #0
 8001094:	4770      	bx	lr
 8001096:	f04f 0001 	mov.w	r0, #1
 800109a:	4770      	bx	lr

0800109c <__aeabi_f2iz>:
 800109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010a4:	d30f      	bcc.n	80010c6 <__aeabi_f2iz+0x2a>
 80010a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ae:	d90d      	bls.n	80010cc <__aeabi_f2iz+0x30>
 80010b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010bc:	fa23 f002 	lsr.w	r0, r3, r2
 80010c0:	bf18      	it	ne
 80010c2:	4240      	negne	r0, r0
 80010c4:	4770      	bx	lr
 80010c6:	f04f 0000 	mov.w	r0, #0
 80010ca:	4770      	bx	lr
 80010cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d0:	d101      	bne.n	80010d6 <__aeabi_f2iz+0x3a>
 80010d2:	0242      	lsls	r2, r0, #9
 80010d4:	d105      	bne.n	80010e2 <__aeabi_f2iz+0x46>
 80010d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010da:	bf08      	it	eq
 80010dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e0:	4770      	bx	lr
 80010e2:	f04f 0000 	mov.w	r0, #0
 80010e6:	4770      	bx	lr

080010e8 <setupMPU>:
float zeta = sqrt(3.0f / 4.0f) * PI * (0.0 / 180.0);
double deltaT = 0.0;
uint32_t newTime = 0;
uint32_t oldTime = 0;

uint8_t setupMPU(MPU9250_t *MPU9250, uint8_t addr) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	70fb      	strb	r3, [r7, #3]
        // addr should be valid for MPU
//	char badmpu1[] = "CHECK SETUP\n\r";
//	HAL_UART_Transmit(&huart6, badmpu1, strlen((char *)badmpu1), 0xFFFF);
        if ((addr>>1 < MPU9250_DEFAULT_ADDRESS) || (addr>>1 > MPU9250_DEFAULT_ADDRESS + 7)) {
 80010f4:	78fb      	ldrb	r3, [r7, #3]
 80010f6:	085b      	lsrs	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b67      	cmp	r3, #103	; 0x67
 80010fc:	d904      	bls.n	8001108 <setupMPU+0x20>
 80010fe:	78fb      	ldrb	r3, [r7, #3]
 8001100:	085b      	lsrs	r3, r3, #1
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b6f      	cmp	r3, #111	; 0x6f
 8001106:	d901      	bls.n	800110c <setupMPU+0x24>
//        	char badmpu[] = "Bad Address\n\r";
//        	HAL_UART_Transmit(&huart6, badmpu, strlen((char *)badmpu), 0xFFFF);
            return 0;
 8001108:	2300      	movs	r3, #0
 800110a:	e022      	b.n	8001152 <setupMPU+0x6a>
        //mpu_i2c_addr = addr;
       // MPU9250SelfTest(&hi2c1, SelfTest);
       // calibrateMPU9250(&hi2c1, gyroBias, accelBias);
   	//	HAL_Delay(1000);

        if (isConnectedMPU9250(MPU9250)==1) {
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f000 f824 	bl	800115a <isConnectedMPU9250>
 8001112:	4603      	mov	r3, r0
 8001114:	2b01      	cmp	r3, #1
 8001116:	d117      	bne.n	8001148 <setupMPU+0x60>
        	MPU9250_Init(MPU9250);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 fd0f 	bl	8001b3c <MPU9250_Init>
            if (isConnectedAK8963(MPU9250)==1)
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f000 f848 	bl	80011b4 <isConnectedAK8963>
 8001124:	4603      	mov	r3, r0
 8001126:	2b01      	cmp	r3, #1
 8001128:	d108      	bne.n	800113c <setupMPU+0x54>
                initAK8963(MPU9250);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f000 fc8a 	bl	8001a44 <initAK8963>
//        	char badmpu[] = "Check MPU ADDRESS\n\r";
//        	HAL_UART_Transmit(&huart6, badmpu, strlen((char *)badmpu), 0xFFFF);
        	MPU9250->has_connected = 0;
            return 0;
        }
        MPU9250->has_connected = 1;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2201      	movs	r2, #1
 8001134:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
        return 1;
 8001138:	2301      	movs	r3, #1
 800113a:	e00a      	b.n	8001152 <setupMPU+0x6a>
            	MPU9250->has_connected = 0;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                return 0;
 8001144:	2300      	movs	r3, #0
 8001146:	e004      	b.n	8001152 <setupMPU+0x6a>
        	MPU9250->has_connected = 0;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
            return 0;
 8001150:	2300      	movs	r3, #0
    }
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <isConnectedMPU9250>:
	            c = c & 0xBF;  // mask 1011111 keeps all the previous bits
	        }
	        writeByte(MPU9250_ADDRESS, PWR_MGMT_1, c);
}

uint8_t isConnectedMPU9250(){
 800115a:	b580      	push	{r7, lr}
 800115c:	b082      	sub	sp, #8
 800115e:	af00      	add	r7, sp, #0
	uint8_t c = readByte(MPU9250_ADDRESS, WHO_AM_I_MPU9250);
 8001160:	2175      	movs	r1, #117	; 0x75
 8001162:	20d0      	movs	r0, #208	; 0xd0
 8001164:	f000 fe00 	bl	8001d68 <readByte>
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (c == MPU9250_WHOAMI_DEFAULT_VALUE);
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b71      	cmp	r3, #113	; 0x71
 8001170:	bf0c      	ite	eq
 8001172:	2301      	moveq	r3, #1
 8001174:	2300      	movne	r3, #0
 8001176:	b2db      	uxtb	r3, r3
 8001178:	71bb      	strb	r3, [r7, #6]
	b |= (c == MPU9255_WHOAMI_DEFAULT_VALUE);
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2b73      	cmp	r3, #115	; 0x73
 800117e:	bf0c      	ite	eq
 8001180:	2301      	moveq	r3, #1
 8001182:	2300      	movne	r3, #0
 8001184:	b2db      	uxtb	r3, r3
 8001186:	b25a      	sxtb	r2, r3
 8001188:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800118c:	4313      	orrs	r3, r2
 800118e:	b25b      	sxtb	r3, r3
 8001190:	71bb      	strb	r3, [r7, #6]
	b |= (c == MPU6500_WHOAMI_DEFAULT_VALUE);
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2b70      	cmp	r3, #112	; 0x70
 8001196:	bf0c      	ite	eq
 8001198:	2301      	moveq	r3, #1
 800119a:	2300      	movne	r3, #0
 800119c:	b2db      	uxtb	r3, r3
 800119e:	b25a      	sxtb	r2, r3
 80011a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b25b      	sxtb	r3, r3
 80011a8:	71bb      	strb	r3, [r7, #6]
	return b;
 80011aa:	79bb      	ldrb	r3, [r7, #6]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <isConnectedAK8963>:
uint8_t isConnectedAK8963(){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
	uint8_t c = readByte(AK8963_ADDRESS, WHO_AM_I_AK8963);
 80011ba:	2100      	movs	r1, #0
 80011bc:	2018      	movs	r0, #24
 80011be:	f000 fdd3 	bl	8001d68 <readByte>
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	return (c == AK8963_WHOAMI_DEFAULT_VALUE);
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	2b48      	cmp	r3, #72	; 0x48
 80011ca:	bf0c      	ite	eq
 80011cc:	2301      	moveq	r3, #1
 80011ce:	2300      	movne	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <MPUavailable>:

uint8_t MPUisSleeping(){
	uint8_t c = readByte(MPU9250_ADDRESS, PWR_MGMT_1);
	return (c & 0x40) == 0x40;
}
uint8_t MPUavailable(MPU9250_t *MPU9250){
 80011da:	b580      	push	{r7, lr}
 80011dc:	b082      	sub	sp, #8
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
	return MPU9250 -> has_connected && (readByte(MPU9250_ADDRESS, INT_STATUS) & 0x01);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00a      	beq.n	8001202 <MPUavailable+0x28>
 80011ec:	213a      	movs	r1, #58	; 0x3a
 80011ee:	20d0      	movs	r0, #208	; 0xd0
 80011f0:	f000 fdba 	bl	8001d68 <readByte>
 80011f4:	4603      	mov	r3, r0
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MPUavailable+0x28>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <MPUavailable+0x2a>
 8001202:	2300      	movs	r3, #0
 8001204:	b2db      	uxtb	r3, r3
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <updateMPU>:

uint8_t updateMPU(MPU9250_t *MPU9250){
 8001210:	b580      	push	{r7, lr}
 8001212:	b092      	sub	sp, #72	; 0x48
 8001214:	af06      	add	r7, sp, #24
 8001216:	6078      	str	r0, [r7, #4]
	if (!(MPUavailable(MPU9250)==1)) return 0;
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ffde 	bl	80011da <MPUavailable>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d001      	beq.n	8001228 <updateMPU+0x18>
 8001224:	2300      	movs	r3, #0
 8001226:	e0a5      	b.n	8001374 <updateMPU+0x164>

	        update_accel_gyro(MPU9250);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 fa0d 	bl	8001648 <update_accel_gyro>
	        update_mag(MPU9250);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f000 faa6 	bl	8001780 <update_mag>
	        // get quaternion based on aircraft coordinate (Right-Hand, X-Forward, Z-Down)
	        // acc[mg], gyro[deg/s], mag [mG]
	        // gyro will be convert from [deg/s] to [rad/s] inside of this function
	        // quat_filter.update(-a[0], a[1], a[2], g[0] * DEG_TO_RAD, -g[1] * DEG_TO_RAD, -g[2] * DEG_TO_RAD, m[1], -m[0], m[2], q);

	        float an = -MPU9250->a[0];
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
	        float ae = +MPU9250->a[1];
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
	        float ad = +MPU9250->a[2];
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001248:	623b      	str	r3, [r7, #32]
	        float gn = +MPU9250->g[0] * DEG_TO_RAD;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff f8e2 	bl	8000418 <__aeabi_f2d>
 8001254:	a34a      	add	r3, pc, #296	; (adr r3, 8001380 <updateMPU+0x170>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff f935 	bl	80004c8 <__aeabi_dmul>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	4b47      	ldr	r3, [pc, #284]	; (8001388 <updateMPU+0x178>)
 800126c:	f7ff fa56 	bl	800071c <__aeabi_ddiv>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4610      	mov	r0, r2
 8001276:	4619      	mov	r1, r3
 8001278:	f7ff fbd6 	bl	8000a28 <__aeabi_d2f>
 800127c:	4603      	mov	r3, r0
 800127e:	61fb      	str	r3, [r7, #28]
	        float ge = -MPU9250->g[1] * DEG_TO_RAD;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001284:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f8c5 	bl	8000418 <__aeabi_f2d>
 800128e:	a33c      	add	r3, pc, #240	; (adr r3, 8001380 <updateMPU+0x170>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	f7ff f918 	bl	80004c8 <__aeabi_dmul>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4610      	mov	r0, r2
 800129e:	4619      	mov	r1, r3
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	4b38      	ldr	r3, [pc, #224]	; (8001388 <updateMPU+0x178>)
 80012a6:	f7ff fa39 	bl	800071c <__aeabi_ddiv>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fbb9 	bl	8000a28 <__aeabi_d2f>
 80012b6:	4603      	mov	r3, r0
 80012b8:	61bb      	str	r3, [r7, #24]
	        float gd = -MPU9250->g[2] * DEG_TO_RAD;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f8a7 	bl	8000418 <__aeabi_f2d>
 80012ca:	a32d      	add	r3, pc, #180	; (adr r3, 8001380 <updateMPU+0x170>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7ff f8fa 	bl	80004c8 <__aeabi_dmul>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b29      	ldr	r3, [pc, #164]	; (8001388 <updateMPU+0x178>)
 80012e2:	f7ff fa1b 	bl	800071c <__aeabi_ddiv>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fb9b 	bl	8000a28 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	617b      	str	r3, [r7, #20]
	        float mn = +MPU9250->m[1];
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012fc:	613b      	str	r3, [r7, #16]
	        float me = -MPU9250->m[0];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001304:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001308:	60fb      	str	r3, [r7, #12]
	        float md = +MPU9250->m[2];
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001310:	60bb      	str	r3, [r7, #8]

	        for (size_t i = 0; i < MPU9250->n_filter_iter; ++i) {
 8001312:	2300      	movs	r3, #0
 8001314:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001316:	e015      	b.n	8001344 <updateMPU+0x134>

	        	update_madgwick(an, ae, ad, gn, ge, gd, mn, me, md, MPU9250->q);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3390      	adds	r3, #144	; 0x90
 800131c:	9305      	str	r3, [sp, #20]
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	9304      	str	r3, [sp, #16]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	9303      	str	r3, [sp, #12]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	9302      	str	r3, [sp, #8]
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	6a3a      	ldr	r2, [r7, #32]
 8001336:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001338:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800133a:	f000 fe6d 	bl	8002018 <update_madgwick>
	        for (size_t i = 0; i < MPU9250->n_filter_iter; ++i) {
 800133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001340:	3301      	adds	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800134a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800134c:	429a      	cmp	r2, r3
 800134e:	d3e3      	bcc.n	8001318 <updateMPU+0x108>
	        }


	        update_rpy(MPU9250, MPU9250->q[0], MPU9250->q[1], MPU9250->q[2], MPU9250->q[3]);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	4603      	mov	r3, r0
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 f80f 	bl	8001390 <update_rpy>

	        return 1;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3730      	adds	r7, #48	; 0x30
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	f3af 8000 	nop.w
 8001380:	54442d18 	.word	0x54442d18
 8001384:	400921fb 	.word	0x400921fb
 8001388:	40668000 	.word	0x40668000
 800138c:	00000000 	.word	0x00000000

08001390 <update_rpy>:

void setMagneticDeclination(MPU9250_t *MPU9250, const float d) {
	MPU9250->magnetic_declination = d;
}

void update_rpy(MPU9250_t *MPU9250, float qw, float qx, float qy, float qz){
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b08b      	sub	sp, #44	; 0x2c
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
 800139c:	603b      	str	r3, [r7, #0]
	        // These arise from the definition of the homogeneous rotation matrix constructed from quaternions.
	        // Tait-Bryan angles as well as Euler angles are non-commutative; that is, the get the correct orientation the rotations must be
	        // applied in the correct order which for this configuration is yaw, pitch, and then roll.
	        // For more see http://en.wikipedia.org/wiki/Conversion_between_quaternions_and_Euler_angles which has additional links.
	        float a12, a22, a31, a32, a33;  // rotation matrix coefficients for Euler angles and gravity components
	        a12 = 2.0f * (qx * qy + qw * qz);
 800139e:	6839      	ldr	r1, [r7, #0]
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fc9f 	bl	8000ce4 <__aeabi_fmul>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461c      	mov	r4, r3
 80013aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f7ff fc99 	bl	8000ce4 <__aeabi_fmul>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4619      	mov	r1, r3
 80013b6:	4620      	mov	r0, r4
 80013b8:	f7ff fb8c 	bl	8000ad4 <__addsf3>
 80013bc:	4603      	mov	r3, r0
 80013be:	4619      	mov	r1, r3
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fb87 	bl	8000ad4 <__addsf3>
 80013c6:	4603      	mov	r3, r0
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
	        a22 = qw * qw + qx * qx - qy * qy - qz * qz;
 80013ca:	68b9      	ldr	r1, [r7, #8]
 80013cc:	68b8      	ldr	r0, [r7, #8]
 80013ce:	f7ff fc89 	bl	8000ce4 <__aeabi_fmul>
 80013d2:	4603      	mov	r3, r0
 80013d4:	461c      	mov	r4, r3
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff fc83 	bl	8000ce4 <__aeabi_fmul>
 80013de:	4603      	mov	r3, r0
 80013e0:	4619      	mov	r1, r3
 80013e2:	4620      	mov	r0, r4
 80013e4:	f7ff fb76 	bl	8000ad4 <__addsf3>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461c      	mov	r4, r3
 80013ec:	6839      	ldr	r1, [r7, #0]
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f7ff fc78 	bl	8000ce4 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	4619      	mov	r1, r3
 80013f8:	4620      	mov	r0, r4
 80013fa:	f7ff fb69 	bl	8000ad0 <__aeabi_fsub>
 80013fe:	4603      	mov	r3, r0
 8001400:	461c      	mov	r4, r3
 8001402:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001404:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001406:	f7ff fc6d 	bl	8000ce4 <__aeabi_fmul>
 800140a:	4603      	mov	r3, r0
 800140c:	4619      	mov	r1, r3
 800140e:	4620      	mov	r0, r4
 8001410:	f7ff fb5e 	bl	8000ad0 <__aeabi_fsub>
 8001414:	4603      	mov	r3, r0
 8001416:	623b      	str	r3, [r7, #32]
	        a31 = 2.0f * (qw * qx + qy * qz);
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	68b8      	ldr	r0, [r7, #8]
 800141c:	f7ff fc62 	bl	8000ce4 <__aeabi_fmul>
 8001420:	4603      	mov	r3, r0
 8001422:	461c      	mov	r4, r3
 8001424:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001426:	6838      	ldr	r0, [r7, #0]
 8001428:	f7ff fc5c 	bl	8000ce4 <__aeabi_fmul>
 800142c:	4603      	mov	r3, r0
 800142e:	4619      	mov	r1, r3
 8001430:	4620      	mov	r0, r4
 8001432:	f7ff fb4f 	bl	8000ad4 <__addsf3>
 8001436:	4603      	mov	r3, r0
 8001438:	4619      	mov	r1, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fb4a 	bl	8000ad4 <__addsf3>
 8001440:	4603      	mov	r3, r0
 8001442:	61fb      	str	r3, [r7, #28]
	        a32 = 2.0f * (qx * qz - qw * qy);
 8001444:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff fc4c 	bl	8000ce4 <__aeabi_fmul>
 800144c:	4603      	mov	r3, r0
 800144e:	461c      	mov	r4, r3
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f7ff fc46 	bl	8000ce4 <__aeabi_fmul>
 8001458:	4603      	mov	r3, r0
 800145a:	4619      	mov	r1, r3
 800145c:	4620      	mov	r0, r4
 800145e:	f7ff fb37 	bl	8000ad0 <__aeabi_fsub>
 8001462:	4603      	mov	r3, r0
 8001464:	4619      	mov	r1, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fb34 	bl	8000ad4 <__addsf3>
 800146c:	4603      	mov	r3, r0
 800146e:	61bb      	str	r3, [r7, #24]
	        a33 = qw * qw - qx * qx - qy * qy + qz * qz;
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	68b8      	ldr	r0, [r7, #8]
 8001474:	f7ff fc36 	bl	8000ce4 <__aeabi_fmul>
 8001478:	4603      	mov	r3, r0
 800147a:	461c      	mov	r4, r3
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fc30 	bl	8000ce4 <__aeabi_fmul>
 8001484:	4603      	mov	r3, r0
 8001486:	4619      	mov	r1, r3
 8001488:	4620      	mov	r0, r4
 800148a:	f7ff fb21 	bl	8000ad0 <__aeabi_fsub>
 800148e:	4603      	mov	r3, r0
 8001490:	461c      	mov	r4, r3
 8001492:	6839      	ldr	r1, [r7, #0]
 8001494:	6838      	ldr	r0, [r7, #0]
 8001496:	f7ff fc25 	bl	8000ce4 <__aeabi_fmul>
 800149a:	4603      	mov	r3, r0
 800149c:	4619      	mov	r1, r3
 800149e:	4620      	mov	r0, r4
 80014a0:	f7ff fb16 	bl	8000ad0 <__aeabi_fsub>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461c      	mov	r4, r3
 80014a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80014aa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80014ac:	f7ff fc1a 	bl	8000ce4 <__aeabi_fmul>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4619      	mov	r1, r3
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff fb0d 	bl	8000ad4 <__addsf3>
 80014ba:	4603      	mov	r3, r0
 80014bc:	617b      	str	r3, [r7, #20]
	        MPU9250->rpy[0] = atan2f(a31, a33);
 80014be:	6979      	ldr	r1, [r7, #20]
 80014c0:	69f8      	ldr	r0, [r7, #28]
 80014c2:	f007 f86b 	bl	800859c <atan2f>
 80014c6:	4602      	mov	r2, r0
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	        MPU9250->rpy[1] = -asinf(a32);
 80014ce:	69b8      	ldr	r0, [r7, #24]
 80014d0:	f007 f844 	bl	800855c <asinf>
 80014d4:	4603      	mov	r3, r0
 80014d6:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	        MPU9250->rpy[2] = atan2f(a12, a22);
 80014e0:	6a39      	ldr	r1, [r7, #32]
 80014e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014e4:	f007 f85a 	bl	800859c <atan2f>
 80014e8:	4602      	mov	r2, r0
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        MPU9250->rpy[0] *= 180.0f / PI;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7fe ff8e 	bl	8000418 <__aeabi_f2d>
 80014fc:	a34c      	add	r3, pc, #304	; (adr r3, 8001630 <update_rpy+0x2a0>)
 80014fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001502:	f7fe ffe1 	bl	80004c8 <__aeabi_dmul>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	4610      	mov	r0, r2
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fa8b 	bl	8000a28 <__aeabi_d2f>
 8001512:	4602      	mov	r2, r0
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	        MPU9250->rpy[1] *= 180.0f / PI;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001520:	4618      	mov	r0, r3
 8001522:	f7fe ff79 	bl	8000418 <__aeabi_f2d>
 8001526:	a342      	add	r3, pc, #264	; (adr r3, 8001630 <update_rpy+0x2a0>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f7fe ffcc 	bl	80004c8 <__aeabi_dmul>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	f7ff fa76 	bl	8000a28 <__aeabi_d2f>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	        MPU9250->rpy[2] *= 180.0f / PI;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe ff64 	bl	8000418 <__aeabi_f2d>
 8001550:	a337      	add	r3, pc, #220	; (adr r3, 8001630 <update_rpy+0x2a0>)
 8001552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001556:	f7fe ffb7 	bl	80004c8 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f7ff fa61 	bl	8000a28 <__aeabi_d2f>
 8001566:	4602      	mov	r2, r0
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        MPU9250->rpy[2] += MPU9250->magnetic_declination;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001578:	4619      	mov	r1, r3
 800157a:	4610      	mov	r0, r2
 800157c:	f7ff faaa 	bl	8000ad4 <__addsf3>
 8001580:	4603      	mov	r3, r0
 8001582:	461a      	mov	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        if (MPU9250->rpy[2] >= +180.f)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001590:	4929      	ldr	r1, [pc, #164]	; (8001638 <update_rpy+0x2a8>)
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fd58 	bl	8001048 <__aeabi_fcmpge>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00c      	beq.n	80015b8 <update_rpy+0x228>
	        	MPU9250->rpy[2] -= 360.f;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015a4:	4925      	ldr	r1, [pc, #148]	; (800163c <update_rpy+0x2ac>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fa92 	bl	8000ad0 <__aeabi_fsub>
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80015b6:	e015      	b.n	80015e4 <update_rpy+0x254>
	        else if (MPU9250->rpy[2] < -180.f)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015be:	4920      	ldr	r1, [pc, #128]	; (8001640 <update_rpy+0x2b0>)
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fd2d 	bl	8001020 <__aeabi_fcmplt>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00b      	beq.n	80015e4 <update_rpy+0x254>
	        	MPU9250->rpy[2] += 360.f;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015d2:	491a      	ldr	r1, [pc, #104]	; (800163c <update_rpy+0x2ac>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fa7d 	bl	8000ad4 <__addsf3>
 80015da:	4603      	mov	r3, r0
 80015dc:	461a      	mov	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	        MPU9250->lin_acc[0] = MPU9250->a[0] + a31;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015e8:	69f9      	ldr	r1, [r7, #28]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fa72 	bl	8000ad4 <__addsf3>
 80015f0:	4603      	mov	r3, r0
 80015f2:	461a      	mov	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	        MPU9250->lin_acc[1] = MPU9250->a[1] + a32;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fe:	69b9      	ldr	r1, [r7, #24]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fa67 	bl	8000ad4 <__addsf3>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	        MPU9250->lin_acc[2] = MPU9250->a[2] - a33;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001614:	6979      	ldr	r1, [r7, #20]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fa5a 	bl	8000ad0 <__aeabi_fsub>
 800161c:	4603      	mov	r3, r0
 800161e:	461a      	mov	r2, r3
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	        //char str[] = "IN UPDATE rpy \n\r";
	        //HAL_UART_Transmit(&huart6, str, strlen((char *)str), 0xFFFF);
}
 8001626:	bf00      	nop
 8001628:	372c      	adds	r7, #44	; 0x2c
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	1a63c1f8 	.word	0x1a63c1f8
 8001634:	404ca5dc 	.word	0x404ca5dc
 8001638:	43340000 	.word	0x43340000
 800163c:	43b40000 	.word	0x43b40000
 8001640:	c3340000 	.word	0xc3340000
 8001644:	00000000 	.word	0x00000000

08001648 <update_accel_gyro>:

void update_accel_gyro(MPU9250_t *MPU9250) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
        int16_t raw_acc_gyro_data[7];        // used to read all 14 bytes at once from the MPU9250 accel/gyro
        readAccelGyro(raw_acc_gyro_data);  // INT cleared on any read
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	4618      	mov	r0, r3
 8001656:	f000 f94b 	bl	80018f0 <readAccelGyro>

        // Now we'll calculate the accleration value into actual g's
        MPU9250->a[0] = (float)raw_acc_gyro_data[0] * MPU9250->acc_resolution ;  // get actual g value, this depends on scale being set
 800165a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff faec 	bl	8000c3c <__aeabi_i2f>
 8001664:	4602      	mov	r2, r0
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4619      	mov	r1, r3
 800166c:	4610      	mov	r0, r2
 800166e:	f7ff fb39 	bl	8000ce4 <__aeabi_fmul>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	66da      	str	r2, [r3, #108]	; 0x6c
        MPU9250->a[1] = (float)raw_acc_gyro_data[1] * MPU9250->acc_resolution ;
 800167a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fadc 	bl	8000c3c <__aeabi_i2f>
 8001684:	4602      	mov	r2, r0
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4619      	mov	r1, r3
 800168c:	4610      	mov	r0, r2
 800168e:	f7ff fb29 	bl	8000ce4 <__aeabi_fmul>
 8001692:	4603      	mov	r3, r0
 8001694:	461a      	mov	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	671a      	str	r2, [r3, #112]	; 0x70
        MPU9250->a[2] = (float)raw_acc_gyro_data[2] * MPU9250->acc_resolution ;
 800169a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff facc 	bl	8000c3c <__aeabi_i2f>
 80016a4:	4602      	mov	r2, r0
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4619      	mov	r1, r3
 80016ac:	4610      	mov	r0, r2
 80016ae:	f7ff fb19 	bl	8000ce4 <__aeabi_fmul>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	675a      	str	r2, [r3, #116]	; 0x74

        MPU9250->temperature_count = raw_acc_gyro_data[3];                  // Read the adc values
 80016ba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        MPU9250->temperature = ((float)MPU9250->temperature_count) / 333.87 + 21.0;  // Temperature in degrees Centigrade
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fab6 	bl	8000c3c <__aeabi_i2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe fea0 	bl	8000418 <__aeabi_f2d>
 80016d8:	a325      	add	r3, pc, #148	; (adr r3, 8001770 <update_accel_gyro+0x128>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	f7ff f81d 	bl	800071c <__aeabi_ddiv>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	4b22      	ldr	r3, [pc, #136]	; (8001778 <update_accel_gyro+0x130>)
 80016f0:	f7fe fd34 	bl	800015c <__adddf3>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff f994 	bl	8000a28 <__aeabi_d2f>
 8001700:	4602      	mov	r2, r0
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	651a      	str	r2, [r3, #80]	; 0x50

        // Calculate the gyro value into actual degrees per second
        MPU9250->g[0] = (float)raw_acc_gyro_data[4] * MPU9250->gyro_resolution ;  // get actual gyro value, this depends on scale being set
 8001706:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fa96 	bl	8000c3c <__aeabi_i2f>
 8001710:	4602      	mov	r2, r0
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4619      	mov	r1, r3
 8001718:	4610      	mov	r0, r2
 800171a:	f7ff fae3 	bl	8000ce4 <__aeabi_fmul>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	679a      	str	r2, [r3, #120]	; 0x78
        MPU9250->g[1] = (float)raw_acc_gyro_data[5] * MPU9250->gyro_resolution ;
 8001726:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fa86 	bl	8000c3c <__aeabi_i2f>
 8001730:	4602      	mov	r2, r0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4619      	mov	r1, r3
 8001738:	4610      	mov	r0, r2
 800173a:	f7ff fad3 	bl	8000ce4 <__aeabi_fmul>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	67da      	str	r2, [r3, #124]	; 0x7c
        MPU9250->g[2] = (float)raw_acc_gyro_data[6] * MPU9250->gyro_resolution ;
 8001746:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fa76 	bl	8000c3c <__aeabi_i2f>
 8001750:	4602      	mov	r2, r0
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f7ff fac3 	bl	8000ce4 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
 8001768:	bf00      	nop
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	851eb852 	.word	0x851eb852
 8001774:	4074ddeb 	.word	0x4074ddeb
 8001778:	40350000 	.word	0x40350000
 800177c:	00000000 	.word	0x00000000

08001780 <update_mag>:

void update_mag(MPU9250_t *MPU9250) {
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b087      	sub	sp, #28
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
        int16_t mag_count[3] = {0, 0, 0};  // Stores the 16-bit signed magnetometer sensor output
 8001788:	2300      	movs	r3, #0
 800178a:	81bb      	strh	r3, [r7, #12]
 800178c:	2300      	movs	r3, #0
 800178e:	81fb      	strh	r3, [r7, #14]
 8001790:	2300      	movs	r3, #0
 8001792:	823b      	strh	r3, [r7, #16]

        // Read the x/y/z adc values
        if (readMag(mag_count)==1) {
 8001794:	f107 030c 	add.w	r3, r7, #12
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f8fd 	bl	8001998 <readMag>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	f040 809c 	bne.w	80018de <update_mag+0x15e>
            // Calculate the magnetometer values in milliGauss
            // Include factory calibration per data sheet and user environmental corrections
            // mag_bias is calcurated in 16BITS
            float bias_to_current_bits = MPU9250->mag_resolution / (10.*4912./32760.0);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fe34 	bl	8000418 <__aeabi_f2d>
 80017b0:	a34d      	add	r3, pc, #308	; (adr r3, 80018e8 <update_mag+0x168>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7fe ffb1 	bl	800071c <__aeabi_ddiv>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7ff f931 	bl	8000a28 <__aeabi_d2f>
 80017c6:	4603      	mov	r3, r0
 80017c8:	617b      	str	r3, [r7, #20]
            MPU9250->m[0] = (float)(mag_count[0] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[0] - MPU9250->mag_bias[0] * bias_to_current_bits) * MPU9250->mag_scale[0] ;  // get actual magnetometer value, this depends on scale being set
 80017ca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fa34 	bl	8000c3c <__aeabi_i2f>
 80017d4:	4602      	mov	r2, r0
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	4619      	mov	r1, r3
 80017dc:	4610      	mov	r0, r2
 80017de:	f7ff fa81 	bl	8000ce4 <__aeabi_fmul>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461a      	mov	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ea:	4619      	mov	r1, r3
 80017ec:	4610      	mov	r0, r2
 80017ee:	f7ff fa79 	bl	8000ce4 <__aeabi_fmul>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461c      	mov	r4, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	6979      	ldr	r1, [r7, #20]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fa71 	bl	8000ce4 <__aeabi_fmul>
 8001802:	4603      	mov	r3, r0
 8001804:	4619      	mov	r1, r3
 8001806:	4620      	mov	r0, r4
 8001808:	f7ff f962 	bl	8000ad0 <__aeabi_fsub>
 800180c:	4603      	mov	r3, r0
 800180e:	461a      	mov	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001814:	4619      	mov	r1, r3
 8001816:	4610      	mov	r0, r2
 8001818:	f7ff fa64 	bl	8000ce4 <__aeabi_fmul>
 800181c:	4603      	mov	r3, r0
 800181e:	461a      	mov	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            MPU9250->m[1] = (float)(mag_count[1] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[1] - MPU9250->mag_bias[1] * bias_to_current_bits) * MPU9250->mag_scale[1];
 8001826:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fa06 	bl	8000c3c <__aeabi_i2f>
 8001830:	4602      	mov	r2, r0
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	4619      	mov	r1, r3
 8001838:	4610      	mov	r0, r2
 800183a:	f7ff fa53 	bl	8000ce4 <__aeabi_fmul>
 800183e:	4603      	mov	r3, r0
 8001840:	461a      	mov	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	4619      	mov	r1, r3
 8001848:	4610      	mov	r0, r2
 800184a:	f7ff fa4b 	bl	8000ce4 <__aeabi_fmul>
 800184e:	4603      	mov	r3, r0
 8001850:	461c      	mov	r4, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001856:	6979      	ldr	r1, [r7, #20]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fa43 	bl	8000ce4 <__aeabi_fmul>
 800185e:	4603      	mov	r3, r0
 8001860:	4619      	mov	r1, r3
 8001862:	4620      	mov	r0, r4
 8001864:	f7ff f934 	bl	8000ad0 <__aeabi_fsub>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001870:	4619      	mov	r1, r3
 8001872:	4610      	mov	r0, r2
 8001874:	f7ff fa36 	bl	8000ce4 <__aeabi_fmul>
 8001878:	4603      	mov	r3, r0
 800187a:	461a      	mov	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            MPU9250->m[2] = (float)(mag_count[2] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[2] - MPU9250->mag_bias[2] * bias_to_current_bits) * MPU9250->mag_scale[2];
 8001882:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff f9d8 	bl	8000c3c <__aeabi_i2f>
 800188c:	4602      	mov	r2, r0
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	4619      	mov	r1, r3
 8001894:	4610      	mov	r0, r2
 8001896:	f7ff fa25 	bl	8000ce4 <__aeabi_fmul>
 800189a:	4603      	mov	r3, r0
 800189c:	461a      	mov	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a2:	4619      	mov	r1, r3
 80018a4:	4610      	mov	r0, r2
 80018a6:	f7ff fa1d 	bl	8000ce4 <__aeabi_fmul>
 80018aa:	4603      	mov	r3, r0
 80018ac:	461c      	mov	r4, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b2:	6979      	ldr	r1, [r7, #20]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fa15 	bl	8000ce4 <__aeabi_fmul>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4619      	mov	r1, r3
 80018be:	4620      	mov	r0, r4
 80018c0:	f7ff f906 	bl	8000ad0 <__aeabi_fsub>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018cc:	4619      	mov	r1, r3
 80018ce:	4610      	mov	r0, r2
 80018d0:	f7ff fa08 	bl	8000ce4 <__aeabi_fmul>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
    }
 80018de:	bf00      	nop
 80018e0:	371c      	adds	r7, #28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd90      	pop	{r4, r7, pc}
 80018e6:	bf00      	nop
 80018e8:	d7fd7fd8 	.word	0xd7fd7fd8
 80018ec:	3ff7fd7f 	.word	0x3ff7fd7f

080018f0 <readAccelGyro>:

void readAccelGyro(int16_t* destination)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

	uint8_t raw_data[14];                                                 // x/y/z accel register data stored here
	readBytes(MPU9250_ADDRESS, ACCEL_XOUT_H, 14, &raw_data[0]);             // Read the 14 raw data registers into data array
 80018f8:	f107 0308 	add.w	r3, r7, #8
 80018fc:	220e      	movs	r2, #14
 80018fe:	213b      	movs	r1, #59	; 0x3b
 8001900:	20d0      	movs	r0, #208	; 0xd0
 8001902:	f000 fa57 	bl	8001db4 <readBytes>
	destination[0] = ((int16_t)raw_data[0] << 8) | (int16_t)raw_data[1];  // Turn the MSB and LSB into a signed 16-bit value
 8001906:	7a3b      	ldrb	r3, [r7, #8]
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	b21a      	sxth	r2, r3
 800190c:	7a7b      	ldrb	r3, [r7, #9]
 800190e:	b21b      	sxth	r3, r3
 8001910:	4313      	orrs	r3, r2
 8001912:	b21a      	sxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	801a      	strh	r2, [r3, #0]
	destination[1] = ((int16_t)raw_data[2] << 8) | (int16_t)raw_data[3];
 8001918:	7abb      	ldrb	r3, [r7, #10]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	b219      	sxth	r1, r3
 800191e:	7afb      	ldrb	r3, [r7, #11]
 8001920:	b21a      	sxth	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3302      	adds	r3, #2
 8001926:	430a      	orrs	r2, r1
 8001928:	b212      	sxth	r2, r2
 800192a:	801a      	strh	r2, [r3, #0]
	destination[2] = ((int16_t)raw_data[4] << 8) | (int16_t)raw_data[5];
 800192c:	7b3b      	ldrb	r3, [r7, #12]
 800192e:	021b      	lsls	r3, r3, #8
 8001930:	b219      	sxth	r1, r3
 8001932:	7b7b      	ldrb	r3, [r7, #13]
 8001934:	b21a      	sxth	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3304      	adds	r3, #4
 800193a:	430a      	orrs	r2, r1
 800193c:	b212      	sxth	r2, r2
 800193e:	801a      	strh	r2, [r3, #0]
	destination[3] = ((int16_t)raw_data[6] << 8) | (int16_t)raw_data[7];
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	021b      	lsls	r3, r3, #8
 8001944:	b219      	sxth	r1, r3
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	b21a      	sxth	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3306      	adds	r3, #6
 800194e:	430a      	orrs	r2, r1
 8001950:	b212      	sxth	r2, r2
 8001952:	801a      	strh	r2, [r3, #0]
	destination[4] = ((int16_t)raw_data[8] << 8) | (int16_t)raw_data[9];
 8001954:	7c3b      	ldrb	r3, [r7, #16]
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	b219      	sxth	r1, r3
 800195a:	7c7b      	ldrb	r3, [r7, #17]
 800195c:	b21a      	sxth	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3308      	adds	r3, #8
 8001962:	430a      	orrs	r2, r1
 8001964:	b212      	sxth	r2, r2
 8001966:	801a      	strh	r2, [r3, #0]
	destination[5] = ((int16_t)raw_data[10] << 8) | (int16_t)raw_data[11];
 8001968:	7cbb      	ldrb	r3, [r7, #18]
 800196a:	021b      	lsls	r3, r3, #8
 800196c:	b219      	sxth	r1, r3
 800196e:	7cfb      	ldrb	r3, [r7, #19]
 8001970:	b21a      	sxth	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	330a      	adds	r3, #10
 8001976:	430a      	orrs	r2, r1
 8001978:	b212      	sxth	r2, r2
 800197a:	801a      	strh	r2, [r3, #0]
	destination[6] = ((int16_t)raw_data[12] << 8) | (int16_t)raw_data[13];
 800197c:	7d3b      	ldrb	r3, [r7, #20]
 800197e:	021b      	lsls	r3, r3, #8
 8001980:	b219      	sxth	r1, r3
 8001982:	7d7b      	ldrb	r3, [r7, #21]
 8001984:	b21a      	sxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	330c      	adds	r3, #12
 800198a:	430a      	orrs	r2, r1
 800198c:	b212      	sxth	r2, r2
 800198e:	801a      	strh	r2, [r3, #0]
}
 8001990:	bf00      	nop
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <readMag>:


uint8_t readMag(int16_t* destination)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	const uint8_t st1 = readByte(AK8963_ADDRESS, AK8963_ST1);
 80019a0:	2102      	movs	r1, #2
 80019a2:	2018      	movs	r0, #24
 80019a4:	f000 f9e0 	bl	8001d68 <readByte>
 80019a8:	4603      	mov	r3, r0
 80019aa:	75fb      	strb	r3, [r7, #23]
	if (st1 & 0x01) {                                                    // wait for magnetometer data ready bit to be set
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d03f      	beq.n	8001a36 <readMag+0x9e>
	            uint8_t raw_data[7];                                             // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
	            readBytes(AK8963_ADDRESS, AK8963_XOUT_L, 7, &raw_data[0]);      // Read the six raw data and ST2 registers sequentially into data array
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	2207      	movs	r2, #7
 80019bc:	2103      	movs	r1, #3
 80019be:	2018      	movs	r0, #24
 80019c0:	f000 f9f8 	bl	8001db4 <readBytes>
	            if (Mmode == 0x02 || Mmode == 0x04 || Mmode == 0x06) {  // continuous or external trigger read mode
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <readMag+0xa8>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d007      	beq.n	80019dc <readMag+0x44>
 80019cc:	4b1c      	ldr	r3, [pc, #112]	; (8001a40 <readMag+0xa8>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d003      	beq.n	80019dc <readMag+0x44>
 80019d4:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <readMag+0xa8>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b06      	cmp	r3, #6
 80019da:	d106      	bne.n	80019ea <readMag+0x52>
	                if ((st1 & 0x02) == 0)                                       // check if data is not skipped
 80019dc:	7dfb      	ldrb	r3, [r7, #23]
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <readMag+0x52>
	                    return 0;                                            // this should be after data reading to clear DRDY register
 80019e6:	2300      	movs	r3, #0
 80019e8:	e026      	b.n	8001a38 <readMag+0xa0>
	            }

	            uint8_t c = raw_data[6];                                         // End data read by reading ST2 register
 80019ea:	7cbb      	ldrb	r3, [r7, #18]
 80019ec:	75bb      	strb	r3, [r7, #22]
	            if (!(c & 0x08)) {                                               // Check if magnetic sensor overflow set, if not then report data
 80019ee:	7dbb      	ldrb	r3, [r7, #22]
 80019f0:	f003 0308 	and.w	r3, r3, #8
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d11e      	bne.n	8001a36 <readMag+0x9e>
	                destination[0] = ((int16_t)raw_data[1] << 8) | raw_data[0];  // Turn the MSB and LSB into a signed 16-bit value
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	7b3b      	ldrb	r3, [r7, #12]
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b21a      	sxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	801a      	strh	r2, [r3, #0]
	                destination[1] = ((int16_t)raw_data[3] << 8) | raw_data[2];  // Data stored as little Endian
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	b219      	sxth	r1, r3
 8001a10:	7bbb      	ldrb	r3, [r7, #14]
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3302      	adds	r3, #2
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	b212      	sxth	r2, r2
 8001a1c:	801a      	strh	r2, [r3, #0]
	                destination[2] = ((int16_t)raw_data[5] << 8) | raw_data[4];
 8001a1e:	7c7b      	ldrb	r3, [r7, #17]
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	b219      	sxth	r1, r3
 8001a24:	7c3b      	ldrb	r3, [r7, #16]
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	b212      	sxth	r2, r2
 8001a30:	801a      	strh	r2, [r3, #0]
	                return 1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <readMag+0xa0>
	            }
	        }
	        return 0;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000003 	.word	0x20000003

08001a44 <initAK8963>:
        if (n > 0) MPU9250->n_filter_iter = n;
    }


void initAK8963(MPU9250_t *MPU9250)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  // First extract the factory calibration for each magnetometer axis
  uint8_t rawData[3];  // x/y/z gyro calibration data stored here
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	210a      	movs	r1, #10
 8001a50:	2018      	movs	r0, #24
 8001a52:	f000 f9eb 	bl	8001e2c <writeByte>
  HAL_Delay(100);
 8001a56:	2064      	movs	r0, #100	; 0x64
 8001a58:	f003 fd62 	bl	8005520 <HAL_Delay>
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	210a      	movs	r1, #10
 8001a60:	2018      	movs	r0, #24
 8001a62:	f000 f9e3 	bl	8001e2c <writeByte>
  HAL_Delay(100);
 8001a66:	2064      	movs	r0, #100	; 0x64
 8001a68:	f003 fd5a 	bl	8005520 <HAL_Delay>
  readBytes(AK8963_ADDRESS, AK8963_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	2203      	movs	r2, #3
 8001a72:	2110      	movs	r1, #16
 8001a74:	2018      	movs	r0, #24
 8001a76:	f000 f99d 	bl	8001db4 <readBytes>
  MPU9250->mag_bias_factory[0] =  (float)(rawData[0] - 128)/256.0f + 1.0f;   // Return x-axis sensitivity adjustment values, etc.
 8001a7a:	7b3b      	ldrb	r3, [r7, #12]
 8001a7c:	3b80      	subs	r3, #128	; 0x80
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff f8dc 	bl	8000c3c <__aeabi_i2f>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f9de 	bl	8000e4c <__aeabi_fdiv>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff f81c 	bl	8000ad4 <__addsf3>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24
  MPU9250->mag_bias_factory[1] =  (float)(rawData[1] - 128)/256.0f + 1.0f;
 8001aa4:	7b7b      	ldrb	r3, [r7, #13]
 8001aa6:	3b80      	subs	r3, #128	; 0x80
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff f8c7 	bl	8000c3c <__aeabi_i2f>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff f9c9 	bl	8000e4c <__aeabi_fdiv>
 8001aba:	4603      	mov	r3, r0
 8001abc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff f807 	bl	8000ad4 <__addsf3>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
  MPU9250->mag_bias_factory[2] =  (float)(rawData[2] - 128)/256.0f + 1.0f;
 8001ace:	7bbb      	ldrb	r3, [r7, #14]
 8001ad0:	3b80      	subs	r3, #128	; 0x80
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff f8b2 	bl	8000c3c <__aeabi_i2f>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff f9b4 	bl	8000e4c <__aeabi_fdiv>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fff2 	bl	8000ad4 <__addsf3>
 8001af0:	4603      	mov	r3, r0
 8001af2:	461a      	mov	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	62da      	str	r2, [r3, #44]	; 0x2c
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001af8:	2200      	movs	r2, #0
 8001afa:	210a      	movs	r1, #10
 8001afc:	2018      	movs	r0, #24
 8001afe:	f000 f995 	bl	8001e2c <writeByte>
  HAL_Delay(100);
 8001b02:	2064      	movs	r0, #100	; 0x64
 8001b04:	f003 fd0c 	bl	8005520 <HAL_Delay>
  // Configure the magnetometer for continuous read and highest resolution
  // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
  // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
  writeByte(AK8963_ADDRESS, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 8001b08:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <initAK8963+0xf0>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	b25a      	sxtb	r2, r3
 8001b10:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <initAK8963+0xf4>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	4313      	orrs	r3, r2
 8001b18:	b25b      	sxtb	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	210a      	movs	r1, #10
 8001b20:	2018      	movs	r0, #24
 8001b22:	f000 f983 	bl	8001e2c <writeByte>
  HAL_Delay(100);
 8001b26:	2064      	movs	r0, #100	; 0x64
 8001b28:	f003 fcfa 	bl	8005520 <HAL_Delay>
}
 8001b2c:	bf00      	nop
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000002 	.word	0x20000002
 8001b38:	20000003 	.word	0x20000003

08001b3c <MPU9250_Init>:

void MPU9250_Init(MPU9250_t *MPU9250){
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	// Initialize MPU9250 device
	 // wake up device
	getAres(MPU9250);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f8df 	bl	8001d08 <getAres>
	getGres(MPU9250);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 f8a8 	bl	8001ca0 <getGres>
	getMres(MPU9250);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f887 	bl	8001c64 <getMres>
	// reset device
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001b56:	2280      	movs	r2, #128	; 0x80
 8001b58:	216b      	movs	r1, #107	; 0x6b
 8001b5a:	20d0      	movs	r0, #208	; 0xd0
 8001b5c:	f000 f966 	bl	8001e2c <writeByte>
	HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8001b60:	2064      	movs	r0, #100	; 0x64
 8001b62:	f003 fcdd 	bl	8005520 <HAL_Delay>

	// wake up device
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8001b66:	2200      	movs	r2, #0
 8001b68:	216b      	movs	r1, #107	; 0x6b
 8001b6a:	20d0      	movs	r0, #208	; 0xd0
 8001b6c:	f000 f95e 	bl	8001e2c <writeByte>
	HAL_Delay(100);
 8001b70:	2064      	movs	r0, #100	; 0x64
 8001b72:	f003 fcd5 	bl	8005520 <HAL_Delay>

	// get stable time source
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 8001b76:	2201      	movs	r2, #1
 8001b78:	216b      	movs	r1, #107	; 0x6b
 8001b7a:	20d0      	movs	r0, #208	; 0xd0
 8001b7c:	f000 f956 	bl	8001e2c <writeByte>
	HAL_Delay(100);
 8001b80:	2064      	movs	r0, #100	; 0x64
 8001b82:	f003 fccd 	bl	8005520 <HAL_Delay>

	 // Configure Gyro and Accelerometer
	 // Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	 // DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	 // Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
	  writeByte(MPU9250_ADDRESS, CONFIG, 0x03);
 8001b86:	2203      	movs	r2, #3
 8001b88:	211a      	movs	r1, #26
 8001b8a:	20d0      	movs	r0, #208	; 0xd0
 8001b8c:	f000 f94e 	bl	8001e2c <writeByte>

	 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	  writeByte(MPU9250_ADDRESS, SMPLRT_DIV, 0x03);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8001b90:	2203      	movs	r2, #3
 8001b92:	2119      	movs	r1, #25
 8001b94:	20d0      	movs	r0, #208	; 0xd0
 8001b96:	f000 f949 	bl	8001e2c <writeByte>

	 // Set gyroscope full scale range
	 // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	  uint8_t c =  readByte(MPU9250_ADDRESS, GYRO_CONFIG);
 8001b9a:	211b      	movs	r1, #27
 8001b9c:	20d0      	movs	r0, #208	; 0xd0
 8001b9e:	f000 f8e3 	bl	8001d68 <readByte>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0xE0;                                     // Clear self-test bits [7:5]
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	f003 031f 	and.w	r3, r3, #31
 8001bac:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x03;                                     // Clear Fchoice bits [1:0]
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	f023 0303 	bic.w	r3, r3, #3
 8001bb4:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x18;                                     // Clear GYRO_FS_SEL bits [4:3]
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	f023 0318 	bic.w	r3, r3, #24
 8001bbc:	73fb      	strb	r3, [r7, #15]
	  c = c | (Gscale << 3);       // Set full scale range for the gyro
 8001bbe:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <MPU9250_Init+0x120>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	b25a      	sxtb	r2, r3
 8001bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	b25b      	sxtb	r3, r3
 8001bce:	73fb      	strb	r3, [r7, #15]
	  //c = c | (0x03 & 0x03);   // Set Fchoice for the gyro
	  writeByte(MPU9250_ADDRESS, GYRO_CONFIG, c); // Set full scale range for the gyro
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	211b      	movs	r1, #27
 8001bd6:	20d0      	movs	r0, #208	; 0xd0
 8001bd8:	f000 f928 	bl	8001e2c <writeByte>

	 // Set accelerometer configuration
	  c =  readByte(MPU9250_ADDRESS, ACCEL_CONFIG);
 8001bdc:	211c      	movs	r1, #28
 8001bde:	20d0      	movs	r0, #208	; 0xd0
 8001be0:	f000 f8c2 	bl	8001d68 <readByte>
 8001be4:	4603      	mov	r3, r0
 8001be6:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0xE0;                                 // Clear self-test bits [7:5]
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	f003 031f 	and.w	r3, r3, #31
 8001bee:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x18;                                 // Clear ACCEL_FS_SEL bits [4:3]
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	f023 0318 	bic.w	r3, r3, #24
 8001bf6:	73fb      	strb	r3, [r7, #15]
	  c = c | (Ascale << 3);  // Set full scale range for the accelerometer
 8001bf8:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <MPU9250_Init+0x124>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	b25a      	sxtb	r2, r3
 8001c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	b25b      	sxtb	r3, r3
 8001c08:	73fb      	strb	r3, [r7, #15]
	  writeByte(MPU9250_ADDRESS, ACCEL_CONFIG, c); // Set full scale range for the accelerometer
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	211c      	movs	r1, #28
 8001c10:	20d0      	movs	r0, #208	; 0xd0
 8001c12:	f000 f90b 	bl	8001e2c <writeByte>

	 // Set accelerometer sample rate configuration
	 // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
	 // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
	  c = readByte(MPU9250_ADDRESS, ACCEL_CONFIG2);
 8001c16:	211d      	movs	r1, #29
 8001c18:	20d0      	movs	r0, #208	; 0xd0
 8001c1a:	f000 f8a5 	bl	8001d68 <readByte>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x0F;                                     // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	f023 030f 	bic.w	r3, r3, #15
 8001c28:	73fb      	strb	r3, [r7, #15]
	//  c = c | 0x03;

	  c = c | (~(0x01 << 3) & 0x08);    // Set accel_fchoice_b to 1
	  c = c | (0x03 & 0x07);  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	f043 0303 	orr.w	r3, r3, #3
 8001c30:	73fb      	strb	r3, [r7, #15]

	  writeByte(MPU9250_ADDRESS, ACCEL_CONFIG2, c); // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8001c32:	7bfb      	ldrb	r3, [r7, #15]
 8001c34:	461a      	mov	r2, r3
 8001c36:	211d      	movs	r1, #29
 8001c38:	20d0      	movs	r0, #208	; 0xd0
 8001c3a:	f000 f8f7 	bl	8001e2c <writeByte>
	 // but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

	  // Configure Interrupts and Bypass Enable
	  // Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	  // can join the I2C bus and all can be controlled by the Arduino as master
	   writeByte(MPU9250_ADDRESS, INT_PIN_CFG, 0x22);
 8001c3e:	2222      	movs	r2, #34	; 0x22
 8001c40:	2137      	movs	r1, #55	; 0x37
 8001c42:	20d0      	movs	r0, #208	; 0xd0
 8001c44:	f000 f8f2 	bl	8001e2c <writeByte>
	   writeByte(MPU9250_ADDRESS, INT_ENABLE, 0x01); // Enable data ready (bit 0) interrupt
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2138      	movs	r1, #56	; 0x38
 8001c4c:	20d0      	movs	r0, #208	; 0xd0
 8001c4e:	f000 f8ed 	bl	8001e2c <writeByte>

}
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000001 	.word	0x20000001
 8001c60:	20000000 	.word	0x20000000

08001c64 <getMres>:

void getMres(MPU9250_t *MPU9250) {
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  switch (Mscale)
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <getMres+0x30>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d002      	beq.n	8001c7a <getMres+0x16>
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d004      	beq.n	8001c82 <getMres+0x1e>
          break;
    case MFS_16BITS:
    	MPU9250->mag_resolution = 10.*4912./32760.0; // Proper scale to return milliGauss
          break;
  }
}
 8001c78:	e007      	b.n	8001c8a <getMres+0x26>
    	MPU9250->mag_resolution = 10.*4912./8190.; // Proper scale to return milliGauss
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a06      	ldr	r2, [pc, #24]	; (8001c98 <getMres+0x34>)
 8001c7e:	609a      	str	r2, [r3, #8]
          break;
 8001c80:	e003      	b.n	8001c8a <getMres+0x26>
    	MPU9250->mag_resolution = 10.*4912./32760.0; // Proper scale to return milliGauss
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <getMres+0x38>)
 8001c86:	609a      	str	r2, [r3, #8]
          break;
 8001c88:	bf00      	nop
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	20000002 	.word	0x20000002
 8001c98:	40bfebff 	.word	0x40bfebff
 8001c9c:	3fbfebff 	.word	0x3fbfebff

08001ca0 <getGres>:


void getGres(MPU9250_t *MPU9250) {
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  switch (Gscale)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <getGres+0x54>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	3b01      	subs	r3, #1
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d81a      	bhi.n	8001ce8 <getGres+0x48>
 8001cb2:	a201      	add	r2, pc, #4	; (adr r2, 8001cb8 <getGres+0x18>)
 8001cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb8:	08001cc9 	.word	0x08001cc9
 8001cbc:	08001cd1 	.word	0x08001cd1
 8001cc0:	08001cd9 	.word	0x08001cd9
 8001cc4:	08001ce1 	.word	0x08001ce1
  {
    // Possible gyro scales (and their register bit settings) are:
    // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case GFS_250DPS:
          MPU9250->gyro_resolution = 250.0/32768.0;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a0b      	ldr	r2, [pc, #44]	; (8001cf8 <getGres+0x58>)
 8001ccc:	605a      	str	r2, [r3, #4]
          break;
 8001cce:	e00b      	b.n	8001ce8 <getGres+0x48>
    case GFS_500DPS:
    	MPU9250->gyro_resolution = 500.0/32768.0;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	; (8001cfc <getGres+0x5c>)
 8001cd4:	605a      	str	r2, [r3, #4]
          break;
 8001cd6:	e007      	b.n	8001ce8 <getGres+0x48>
    case GFS_1000DPS:
    	MPU9250->gyro_resolution = 1000.0/32768.0;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a09      	ldr	r2, [pc, #36]	; (8001d00 <getGres+0x60>)
 8001cdc:	605a      	str	r2, [r3, #4]
          break;
 8001cde:	e003      	b.n	8001ce8 <getGres+0x48>
    case GFS_2000DPS:
    	MPU9250->gyro_resolution = 2000.0/32768.0;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a08      	ldr	r2, [pc, #32]	; (8001d04 <getGres+0x64>)
 8001ce4:	605a      	str	r2, [r3, #4]
          break;
 8001ce6:	bf00      	nop
  }
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	20000001 	.word	0x20000001
 8001cf8:	3bfa0000 	.word	0x3bfa0000
 8001cfc:	3c7a0000 	.word	0x3c7a0000
 8001d00:	3cfa0000 	.word	0x3cfa0000
 8001d04:	3d7a0000 	.word	0x3d7a0000

08001d08 <getAres>:


void getAres(MPU9250_t *MPU9250) {
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  switch (Ascale)
 8001d10:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <getAres+0x5c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	3b01      	subs	r3, #1
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d81e      	bhi.n	8001d58 <getAres+0x50>
 8001d1a:	a201      	add	r2, pc, #4	; (adr r2, 8001d20 <getAres+0x18>)
 8001d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d20:	08001d31 	.word	0x08001d31
 8001d24:	08001d3b 	.word	0x08001d3b
 8001d28:	08001d45 	.word	0x08001d45
 8001d2c:	08001d4f 	.word	0x08001d4f
  {
    // Possible accelerometer scales (and their register bit settings) are:
    // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case AFS_2G:
    	MPU9250->acc_resolution = 2.0/32768.0;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001d36:	601a      	str	r2, [r3, #0]
          break;
 8001d38:	e00e      	b.n	8001d58 <getAres+0x50>
    case AFS_4G:
    	MPU9250->acc_resolution = 4.0/32768.0;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001d40:	601a      	str	r2, [r3, #0]
          break;
 8001d42:	e009      	b.n	8001d58 <getAres+0x50>
    case AFS_8G:
    	MPU9250->acc_resolution = 8.0/32768.0;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001d4a:	601a      	str	r2, [r3, #0]
          break;
 8001d4c:	e004      	b.n	8001d58 <getAres+0x50>
    case AFS_16G:
    	MPU9250->acc_resolution = 16.0/32768.0;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001d54:	601a      	str	r2, [r3, #0]
          break;
 8001d56:	bf00      	nop
  }
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bc80      	pop	{r7}
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000000 	.word	0x20000000

08001d68 <readByte>:


char readByte(uint8_t I2C_ADDRESS, uint8_t RegAddr){
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af02      	add	r7, sp, #8
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460a      	mov	r2, r1
 8001d72:	71fb      	strb	r3, [r7, #7]
 8001d74:	4613      	mov	r3, r2
 8001d76:	71bb      	strb	r3, [r7, #6]
	char data[1];
	char data_write[1];
	data_write[0] = RegAddr;
 8001d78:	79bb      	ldrb	r3, [r7, #6]
 8001d7a:	723b      	strb	r3, [r7, #8]

	//   

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 1, 100);
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	b299      	uxth	r1, r3
 8001d80:	f107 0208 	add.w	r2, r7, #8
 8001d84:	2364      	movs	r3, #100	; 0x64
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	2301      	movs	r3, #1
 8001d8a:	4809      	ldr	r0, [pc, #36]	; (8001db0 <readByte+0x48>)
 8001d8c:	f004 f80c 	bl	8005da8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (uint16_t)I2C_ADDRESS, data, (uint16_t)1, (uint16_t)100);
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	b299      	uxth	r1, r3
 8001d94:	f107 020c 	add.w	r2, r7, #12
 8001d98:	2364      	movs	r3, #100	; 0x64
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	4804      	ldr	r0, [pc, #16]	; (8001db0 <readByte+0x48>)
 8001da0:	f004 f900 	bl	8005fa4 <HAL_I2C_Master_Receive>
	//HAL_I2C_Master_Transmit_DMA(&hi2c1, I2C_ADDRESS, data_write, 1);
	//HAL_I2C_Master_Receive_DMA(&hi2c1, (uint16_t)I2C_ADDRESS, data, (uint16_t)1);
	return data[0];
 8001da4:	7b3b      	ldrb	r3, [r7, #12]

}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200002c0 	.word	0x200002c0

08001db4 <readBytes>:
void readBytes(uint8_t I2C_ADDRESS, uint8_t RegAddr, uint8_t count, uint8_t * dest)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	; 0x28
 8001db8:	af02      	add	r7, sp, #8
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	71bb      	strb	r3, [r7, #6]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	717b      	strb	r3, [r7, #5]
	char data[14];
	char data_write[1];
	data_write[0] = RegAddr;
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	723b      	strb	r3, [r7, #8]
	//   

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 1, 100);
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	b299      	uxth	r1, r3
 8001dd0:	f107 0208 	add.w	r2, r7, #8
 8001dd4:	2364      	movs	r3, #100	; 0x64
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2301      	movs	r3, #1
 8001dda:	4813      	ldr	r0, [pc, #76]	; (8001e28 <readBytes+0x74>)
 8001ddc:	f003 ffe4 	bl	8005da8 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit_DMA(&hi2c1, I2C_ADDRESS, data_write, 1);
	HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(I2C_ADDRESS), data, count, (uint16_t)100);
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	b299      	uxth	r1, r3
 8001de4:	797b      	ldrb	r3, [r7, #5]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f107 020c 	add.w	r2, r7, #12
 8001dec:	2064      	movs	r0, #100	; 0x64
 8001dee:	9000      	str	r0, [sp, #0]
 8001df0:	480d      	ldr	r0, [pc, #52]	; (8001e28 <readBytes+0x74>)
 8001df2:	f004 f8d7 	bl	8005fa4 <HAL_I2C_Master_Receive>
	//HAL_I2C_Master_Receive_DMA(&hi2c1, (uint16_t)(I2C_ADDRESS), data, count);
	for(int ii = 0; ii < count; ii++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	e00b      	b.n	8001e14 <readBytes+0x60>
			dest[ii] = data[ii];
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	4413      	add	r3, r2
 8001e02:	f107 010c 	add.w	r1, r7, #12
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	440a      	add	r2, r1
 8001e0a:	7812      	ldrb	r2, [r2, #0]
 8001e0c:	701a      	strb	r2, [r3, #0]
	for(int ii = 0; ii < count; ii++) {
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3301      	adds	r3, #1
 8001e12:	61fb      	str	r3, [r7, #28]
 8001e14:	797b      	ldrb	r3, [r7, #5]
 8001e16:	69fa      	ldr	r2, [r7, #28]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	dbef      	blt.n	8001dfc <readBytes+0x48>
		}

}
 8001e1c:	bf00      	nop
 8001e1e:	bf00      	nop
 8001e20:	3720      	adds	r7, #32
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200002c0 	.word	0x200002c0

08001e2c <writeByte>:

void writeByte(uint8_t I2C_ADDRESS, uint8_t RegAddr, uint8_t data){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af02      	add	r7, sp, #8
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
 8001e36:	460b      	mov	r3, r1
 8001e38:	71bb      	strb	r3, [r7, #6]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	717b      	strb	r3, [r7, #5]
	char data_write[2];
	data_write[0] = RegAddr;
 8001e3e:	79bb      	ldrb	r3, [r7, #6]
 8001e40:	733b      	strb	r3, [r7, #12]
	data_write[1] = data;
 8001e42:	797b      	ldrb	r3, [r7, #5]
 8001e44:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 2, 100);
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	b299      	uxth	r1, r3
 8001e4a:	f107 020c 	add.w	r2, r7, #12
 8001e4e:	2364      	movs	r3, #100	; 0x64
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2302      	movs	r3, #2
 8001e54:	4803      	ldr	r0, [pc, #12]	; (8001e64 <writeByte+0x38>)
 8001e56:	f003 ffa7 	bl	8005da8 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Receive_DMA(&hi2c1, I2C_ADDRESS, data_write, 2);
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200002c0 	.word	0x200002c0

08001e68 <MPU9250SetDefault>:

void MPU9250SetDefault(MPU9250_t *MPU9250){
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	MPU9250 -> acc_resolution = 0.;                // scale resolutions per LSB for the sensors
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
	MPU9250 -> gyro_resolution = 0.;               // scale resolutions per LSB for the sensors
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	605a      	str	r2, [r3, #4]
	MPU9250 -> mag_resolution = 0.;                // scale resolutions per LSB for the sensors
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]

		// Calibration Parameters
	MPU9250 -> acc_bias[0] = 0.;   // acc calibration value in ACCEL_FS_SEL: 2g
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	60da      	str	r2, [r3, #12]
	MPU9250 -> acc_bias[1] = 0.;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	611a      	str	r2, [r3, #16]
	MPU9250 -> acc_bias[2] = 0.;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	615a      	str	r2, [r3, #20]
	MPU9250 -> gyro_bias[0] = 0.;  // gyro calibration value in GYRO_FS_SEL: 250dps
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
	MPU9250 -> gyro_bias[1] = 0.;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	61da      	str	r2, [r3, #28]
	MPU9250 -> gyro_bias[2] = 0.;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	621a      	str	r2, [r3, #32]
	MPU9250 -> mag_bias_factory[0] = 0.;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24
	MPU9250 -> mag_bias_factory[1] = 0.;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	629a      	str	r2, [r3, #40]	; 0x28
	MPU9250 -> mag_bias_factory[2] = 0.;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	62da      	str	r2, [r3, #44]	; 0x2c

	MPU9250 -> mag_bias[0] = 0.;  // mag calibration value in MAG_OUTPUT_BITS: 16BITS
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	631a      	str	r2, [r3, #48]	; 0x30
	MPU9250 -> mag_bias[1] = 0.;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	635a      	str	r2, [r3, #52]	; 0x34
	MPU9250 -> mag_bias[2] = 0.;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	639a      	str	r2, [r3, #56]	; 0x38
	MPU9250 -> mag_scale[0] = 1.;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001eee:	63da      	str	r2, [r3, #60]	; 0x3c
	MPU9250 -> mag_scale[1] = 1.;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ef6:	641a      	str	r2, [r3, #64]	; 0x40
	MPU9250 -> mag_scale[2] = 1.;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001efe:	645a      	str	r2, [r3, #68]	; 0x44
	MPU9250 -> magnetic_declination  = 10.91;  // Moscow, 24th June
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a44      	ldr	r2, [pc, #272]	; (8002014 <MPU9250SetDefault+0x1ac>)
 8001f04:	649a      	str	r2, [r3, #72]	; 0x48

		    // Temperature
	MPU9250 -> temperature_count = 0.;  // temperature raw count output
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	MPU9250 -> temperature = 0.;        // Stores the real internal chip temperature in degrees Celsius
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	651a      	str	r2, [r3, #80]	; 0x50

		// Self Test
	MPU9250 -> self_test_result[0] = 0.;  // holds results of gyro and accelerometer self test
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54
	MPU9250 -> self_test_result[1] = 0.;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	659a      	str	r2, [r3, #88]	; 0x58
	MPU9250 -> self_test_result[2] = 0.;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	65da      	str	r2, [r3, #92]	; 0x5c
	MPU9250 -> self_test_result[3] = 0.;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	661a      	str	r2, [r3, #96]	; 0x60
	MPU9250 -> self_test_result[4] = 0.;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	665a      	str	r2, [r3, #100]	; 0x64
	MPU9250 -> self_test_result[5] = 0.;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	669a      	str	r2, [r3, #104]	; 0x68

		// IMU Data
	MPU9250 -> a[0] = 0.;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	66da      	str	r2, [r3, #108]	; 0x6c
	MPU9250 -> a[1] = 0.;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	671a      	str	r2, [r3, #112]	; 0x70
	MPU9250 -> a[2] = 0.;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	675a      	str	r2, [r3, #116]	; 0x74
	MPU9250 -> g[0] = 0.;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	679a      	str	r2, [r3, #120]	; 0x78
	MPU9250 -> g[1] = 0.;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	67da      	str	r2, [r3, #124]	; 0x7c
	MPU9250 -> g[2] = 0.;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MPU9250 -> m[0] = 0.;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	MPU9250 -> m[1] = 0.;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	MPU9250 -> m[2] = 0.;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	MPU9250 -> q[0] = 1.;  // vector to hold quaternion
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	MPU9250 -> q[1] = 0.;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	MPU9250 -> q[2] = 0.;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	MPU9250 -> q[3] = 0.;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	MPU9250 -> rpy[0] = 0.;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	MPU9250 -> rpy[1] = 0.;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	MPU9250 -> rpy[2] = 0.;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	MPU9250 -> lin_acc[0] = 0.;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	MPU9250 -> lin_acc[1] = 0.;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	MPU9250 -> lin_acc[2] = 0.;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	MPU9250 -> has_connected = 0;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	MPU9250 -> n_filter_iter = 1;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	412e8f5c 	.word	0x412e8f5c

08002018 <update_madgwick>:

void update_madgwick(float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz, float* q){
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b08a      	sub	sp, #40	; 0x28
 800201c:	af06      	add	r7, sp, #24
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	603b      	str	r3, [r7, #0]
	newTime = HAL_GetTick();
 8002026:	f003 fa71 	bl	800550c <HAL_GetTick>
 800202a:	4603      	mov	r3, r0
 800202c:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <update_madgwick+0x90>)
 800202e:	6013      	str	r3, [r2, #0]
	deltaT = newTime - oldTime;
 8002030:	4b1d      	ldr	r3, [pc, #116]	; (80020a8 <update_madgwick+0x90>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <update_madgwick+0x94>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe f9ca 	bl	80003d4 <__aeabi_ui2d>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	491a      	ldr	r1, [pc, #104]	; (80020b0 <update_madgwick+0x98>)
 8002046:	e9c1 2300 	strd	r2, r3, [r1]
	oldTime = newTime;
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <update_madgwick+0x90>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a17      	ldr	r2, [pc, #92]	; (80020ac <update_madgwick+0x94>)
 8002050:	6013      	str	r3, [r2, #0]
	deltaT = fabs(deltaT * 0.001);
 8002052:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <update_madgwick+0x98>)
 8002054:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002058:	a311      	add	r3, pc, #68	; (adr r3, 80020a0 <update_madgwick+0x88>)
 800205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205e:	f7fe fa33 	bl	80004c8 <__aeabi_dmul>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	4614      	mov	r4, r2
 8002068:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800206c:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <update_madgwick+0x98>)
 800206e:	e9c3 4500 	strd	r4, r5, [r3]

	madgwick(ax, ay, az, gx, gy, gz, mx, my, mz, q);
 8002072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002074:	9305      	str	r3, [sp, #20]
 8002076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002078:	9304      	str	r3, [sp, #16]
 800207a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800207c:	9303      	str	r3, [sp, #12]
 800207e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002080:	9302      	str	r3, [sp, #8]
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	68b9      	ldr	r1, [r7, #8]
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f000 f80f 	bl	80020b4 <madgwick>
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bdb0      	pop	{r4, r5, r7, pc}
 800209e:	bf00      	nop
 80020a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80020a4:	3f50624d 	.word	0x3f50624d
 80020a8:	200000d8 	.word	0x200000d8
 80020ac:	200000dc 	.word	0x200000dc
 80020b0:	200000d0 	.word	0x200000d0

080020b4 <madgwick>:

void madgwick(float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz, float* q){
 80020b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020b8:	b0e5      	sub	sp, #404	; 0x194
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	f507 74c8 	add.w	r4, r7, #400	; 0x190
 80020c0:	f5a4 74a6 	sub.w	r4, r4, #332	; 0x14c
 80020c4:	6020      	str	r0, [r4, #0]
 80020c6:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 80020ca:	f5a0 70a8 	sub.w	r0, r0, #336	; 0x150
 80020ce:	6001      	str	r1, [r0, #0]
 80020d0:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 80020d4:	f5a1 71aa 	sub.w	r1, r1, #340	; 0x154
 80020d8:	600a      	str	r2, [r1, #0]
 80020da:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 80020de:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80020e2:	6013      	str	r3, [r2, #0]
	double q0 = q[0], q1 = q[1], q2 = q[2], q3 = q[3];  // short name local variable for readability
 80020e4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe f994 	bl	8000418 <__aeabi_f2d>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
 80020f8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80020fc:	3304      	adds	r3, #4
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe f989 	bl	8000418 <__aeabi_f2d>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
 800210e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002112:	3308      	adds	r3, #8
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f97e 	bl	8000418 <__aeabi_f2d>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
 8002124:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002128:	330c      	adds	r3, #12
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe f973 	bl	8000418 <__aeabi_f2d>
 8002132:	4602      	mov	r2, r0
 8002134:	460b      	mov	r3, r1
 8002136:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
	        double qDot1, qDot2, qDot3, qDot4;
	        double hx, hy;
	        double _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	        // Rate of change of quaternion from gyroscope
	        qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800213a:	f8d7 5180 	ldr.w	r5, [r7, #384]	; 0x180
 800213e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002142:	f083 4600 	eor.w	r6, r3, #2147483648	; 0x80000000
 8002146:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800214a:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800214e:	6818      	ldr	r0, [r3, #0]
 8002150:	f7fe f962 	bl	8000418 <__aeabi_f2d>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4628      	mov	r0, r5
 800215a:	4631      	mov	r1, r6
 800215c:	f7fe f9b4 	bl	80004c8 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4614      	mov	r4, r2
 8002166:	461d      	mov	r5, r3
 8002168:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800216c:	f7fe f954 	bl	8000418 <__aeabi_f2d>
 8002170:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002174:	f7fe f9a8 	bl	80004c8 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4620      	mov	r0, r4
 800217e:	4629      	mov	r1, r5
 8002180:	f7fd ffea 	bl	8000158 <__aeabi_dsub>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4614      	mov	r4, r2
 800218a:	461d      	mov	r5, r3
 800218c:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002190:	f7fe f942 	bl	8000418 <__aeabi_f2d>
 8002194:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002198:	f7fe f996 	bl	80004c8 <__aeabi_dmul>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4620      	mov	r0, r4
 80021a2:	4629      	mov	r1, r5
 80021a4:	f7fd ffd8 	bl	8000158 <__aeabi_dsub>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	4bcc      	ldr	r3, [pc, #816]	; (80024e8 <madgwick+0x434>)
 80021b6:	f7fe f987 	bl	80004c8 <__aeabi_dmul>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
	        qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80021c2:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80021c6:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	f7fe f924 	bl	8000418 <__aeabi_f2d>
 80021d0:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80021d4:	f7fe f978 	bl	80004c8 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4614      	mov	r4, r2
 80021de:	461d      	mov	r5, r3
 80021e0:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80021e4:	f7fe f918 	bl	8000418 <__aeabi_f2d>
 80021e8:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80021ec:	f7fe f96c 	bl	80004c8 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4620      	mov	r0, r4
 80021f6:	4629      	mov	r1, r5
 80021f8:	f7fd ffb0 	bl	800015c <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4614      	mov	r4, r2
 8002202:	461d      	mov	r5, r3
 8002204:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 8002208:	f7fe f906 	bl	8000418 <__aeabi_f2d>
 800220c:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002210:	f7fe f95a 	bl	80004c8 <__aeabi_dmul>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	4620      	mov	r0, r4
 800221a:	4629      	mov	r1, r5
 800221c:	f7fd ff9c 	bl	8000158 <__aeabi_dsub>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	4bae      	ldr	r3, [pc, #696]	; (80024e8 <madgwick+0x434>)
 800222e:	f7fe f94b 	bl	80004c8 <__aeabi_dmul>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
	        qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800223a:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800223e:	f7fe f8eb 	bl	8000418 <__aeabi_f2d>
 8002242:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8002246:	f7fe f93f 	bl	80004c8 <__aeabi_dmul>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4614      	mov	r4, r2
 8002250:	461d      	mov	r5, r3
 8002252:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002256:	f7fe f8df 	bl	8000418 <__aeabi_f2d>
 800225a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800225e:	f7fe f933 	bl	80004c8 <__aeabi_dmul>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4620      	mov	r0, r4
 8002268:	4629      	mov	r1, r5
 800226a:	f7fd ff75 	bl	8000158 <__aeabi_dsub>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4614      	mov	r4, r2
 8002274:	461d      	mov	r5, r3
 8002276:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800227a:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800227e:	6818      	ldr	r0, [r3, #0]
 8002280:	f7fe f8ca 	bl	8000418 <__aeabi_f2d>
 8002284:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002288:	f7fe f91e 	bl	80004c8 <__aeabi_dmul>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4620      	mov	r0, r4
 8002292:	4629      	mov	r1, r5
 8002294:	f7fd ff62 	bl	800015c <__adddf3>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	4b90      	ldr	r3, [pc, #576]	; (80024e8 <madgwick+0x434>)
 80022a6:	f7fe f90f 	bl	80004c8 <__aeabi_dmul>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
	        qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80022b2:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80022b6:	f7fe f8af 	bl	8000418 <__aeabi_f2d>
 80022ba:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80022be:	f7fe f903 	bl	80004c8 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4614      	mov	r4, r2
 80022c8:	461d      	mov	r5, r3
 80022ca:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 80022ce:	f7fe f8a3 	bl	8000418 <__aeabi_f2d>
 80022d2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80022d6:	f7fe f8f7 	bl	80004c8 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4620      	mov	r0, r4
 80022e0:	4629      	mov	r1, r5
 80022e2:	f7fd ff3b 	bl	800015c <__adddf3>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4614      	mov	r4, r2
 80022ec:	461d      	mov	r5, r3
 80022ee:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80022f2:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	f7fe f88e 	bl	8000418 <__aeabi_f2d>
 80022fc:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002300:	f7fe f8e2 	bl	80004c8 <__aeabi_dmul>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4620      	mov	r0, r4
 800230a:	4629      	mov	r1, r5
 800230c:	f7fd ff24 	bl	8000158 <__aeabi_dsub>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4610      	mov	r0, r2
 8002316:	4619      	mov	r1, r3
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	4b72      	ldr	r3, [pc, #456]	; (80024e8 <madgwick+0x434>)
 800231e:	f7fe f8d3 	bl	80004c8 <__aeabi_dmul>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150

	        // Normalise accelerometer measurement
	        double a_norm = ax * ax + ay * ay + az * az;
 800232a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800232e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002332:	6819      	ldr	r1, [r3, #0]
 8002334:	6818      	ldr	r0, [r3, #0]
 8002336:	f7fe fcd5 	bl	8000ce4 <__aeabi_fmul>
 800233a:	4603      	mov	r3, r0
 800233c:	461c      	mov	r4, r3
 800233e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002342:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002346:	6819      	ldr	r1, [r3, #0]
 8002348:	6818      	ldr	r0, [r3, #0]
 800234a:	f7fe fccb 	bl	8000ce4 <__aeabi_fmul>
 800234e:	4603      	mov	r3, r0
 8002350:	4619      	mov	r1, r3
 8002352:	4620      	mov	r0, r4
 8002354:	f7fe fbbe 	bl	8000ad4 <__addsf3>
 8002358:	4603      	mov	r3, r0
 800235a:	461c      	mov	r4, r3
 800235c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002360:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002364:	6819      	ldr	r1, [r3, #0]
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	f7fe fcbc 	bl	8000ce4 <__aeabi_fmul>
 800236c:	4603      	mov	r3, r0
 800236e:	4619      	mov	r1, r3
 8002370:	4620      	mov	r0, r4
 8002372:	f7fe fbaf 	bl	8000ad4 <__addsf3>
 8002376:	4603      	mov	r3, r0
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe f84d 	bl	8000418 <__aeabi_f2d>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
	        if (a_norm == 0.) return;  // handle NaN
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	f04f 0300 	mov.w	r3, #0
 800238e:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8002392:	f7fe fb01 	bl	8000998 <__aeabi_dcmpeq>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	f041 842a 	bne.w	8003bf2 <madgwick+0x1b3e>
	        recipNorm = 1.0 / sqrt(a_norm);
 800239e:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80023a2:	f006 f8b6 	bl	8008512 <sqrt>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	f04f 0000 	mov.w	r0, #0
 80023ae:	494f      	ldr	r1, [pc, #316]	; (80024ec <madgwick+0x438>)
 80023b0:	f7fe f9b4 	bl	800071c <__aeabi_ddiv>
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        ax *= recipNorm;
 80023bc:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80023c0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	f7fe f827 	bl	8000418 <__aeabi_f2d>
 80023ca:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80023ce:	f7fe f87b 	bl	80004c8 <__aeabi_dmul>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4610      	mov	r0, r2
 80023d8:	4619      	mov	r1, r3
 80023da:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80023de:	f5a3 74a6 	sub.w	r4, r3, #332	; 0x14c
 80023e2:	f7fe fb21 	bl	8000a28 <__aeabi_d2f>
 80023e6:	4603      	mov	r3, r0
 80023e8:	6023      	str	r3, [r4, #0]
	        ay *= recipNorm;
 80023ea:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80023ee:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	f7fe f810 	bl	8000418 <__aeabi_f2d>
 80023f8:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80023fc:	f7fe f864 	bl	80004c8 <__aeabi_dmul>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800240c:	f5a3 74a8 	sub.w	r4, r3, #336	; 0x150
 8002410:	f7fe fb0a 	bl	8000a28 <__aeabi_d2f>
 8002414:	4603      	mov	r3, r0
 8002416:	6023      	str	r3, [r4, #0]
	        az *= recipNorm;
 8002418:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800241c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002420:	6818      	ldr	r0, [r3, #0]
 8002422:	f7fd fff9 	bl	8000418 <__aeabi_f2d>
 8002426:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800242a:	f7fe f84d 	bl	80004c8 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800243a:	f5a3 74aa 	sub.w	r4, r3, #340	; 0x154
 800243e:	f7fe faf3 	bl	8000a28 <__aeabi_d2f>
 8002442:	4603      	mov	r3, r0
 8002444:	6023      	str	r3, [r4, #0]


	        // Normalise magnetometer measurement
	        double m_norm = mx * mx + my * my + mz * mz;
 8002446:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800244a:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800244e:	f7fe fc49 	bl	8000ce4 <__aeabi_fmul>
 8002452:	4603      	mov	r3, r0
 8002454:	461c      	mov	r4, r3
 8002456:	f8d7 11c4 	ldr.w	r1, [r7, #452]	; 0x1c4
 800245a:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800245e:	f7fe fc41 	bl	8000ce4 <__aeabi_fmul>
 8002462:	4603      	mov	r3, r0
 8002464:	4619      	mov	r1, r3
 8002466:	4620      	mov	r0, r4
 8002468:	f7fe fb34 	bl	8000ad4 <__addsf3>
 800246c:	4603      	mov	r3, r0
 800246e:	461c      	mov	r4, r3
 8002470:	f8d7 11c8 	ldr.w	r1, [r7, #456]	; 0x1c8
 8002474:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002478:	f7fe fc34 	bl	8000ce4 <__aeabi_fmul>
 800247c:	4603      	mov	r3, r0
 800247e:	4619      	mov	r1, r3
 8002480:	4620      	mov	r0, r4
 8002482:	f7fe fb27 	bl	8000ad4 <__addsf3>
 8002486:	4603      	mov	r3, r0
 8002488:	4618      	mov	r0, r3
 800248a:	f7fd ffc5 	bl	8000418 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	        if (m_norm == 0.) return;  // handle NaN
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	f04f 0300 	mov.w	r3, #0
 800249e:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80024a2:	f7fe fa79 	bl	8000998 <__aeabi_dcmpeq>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f041 83a4 	bne.w	8003bf6 <madgwick+0x1b42>
	        recipNorm = 1.0 / sqrt(m_norm);
 80024ae:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80024b2:	f006 f82e 	bl	8008512 <sqrt>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	f04f 0000 	mov.w	r0, #0
 80024be:	490b      	ldr	r1, [pc, #44]	; (80024ec <madgwick+0x438>)
 80024c0:	f7fe f92c 	bl	800071c <__aeabi_ddiv>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        mx *= recipNorm;
 80024cc:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80024d0:	f7fd ffa2 	bl	8000418 <__aeabi_f2d>
 80024d4:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80024d8:	f7fd fff6 	bl	80004c8 <__aeabi_dmul>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4610      	mov	r0, r2
 80024e2:	4619      	mov	r1, r3
 80024e4:	e004      	b.n	80024f0 <madgwick+0x43c>
 80024e6:	bf00      	nop
 80024e8:	3fe00000 	.word	0x3fe00000
 80024ec:	3ff00000 	.word	0x3ff00000
 80024f0:	f7fe fa9a 	bl	8000a28 <__aeabi_d2f>
 80024f4:	4603      	mov	r3, r0
 80024f6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	        my *= recipNorm;
 80024fa:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80024fe:	f7fd ff8b 	bl	8000418 <__aeabi_f2d>
 8002502:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002506:	f7fd ffdf 	bl	80004c8 <__aeabi_dmul>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4610      	mov	r0, r2
 8002510:	4619      	mov	r1, r3
 8002512:	f7fe fa89 	bl	8000a28 <__aeabi_d2f>
 8002516:	4603      	mov	r3, r0
 8002518:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	        mz *= recipNorm;
 800251c:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002520:	f7fd ff7a 	bl	8000418 <__aeabi_f2d>
 8002524:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002528:	f7fd ffce 	bl	80004c8 <__aeabi_dmul>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4610      	mov	r0, r2
 8002532:	4619      	mov	r1, r3
 8002534:	f7fe fa78 	bl	8000a28 <__aeabi_d2f>
 8002538:	4603      	mov	r3, r0
 800253a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8

	        // Auxiliary variables to avoid repeated arithmetic
	        _2q0mx = 2.0f * q0 * mx;
 800253e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	f7fd fe09 	bl	800015c <__adddf3>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4614      	mov	r4, r2
 8002550:	461d      	mov	r5, r3
 8002552:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002556:	f7fd ff5f 	bl	8000418 <__aeabi_f2d>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4620      	mov	r0, r4
 8002560:	4629      	mov	r1, r5
 8002562:	f7fd ffb1 	bl	80004c8 <__aeabi_dmul>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
	        _2q0my = 2.0f * q0 * my;
 800256e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	f7fd fdf1 	bl	800015c <__adddf3>
 800257a:	4602      	mov	r2, r0
 800257c:	460b      	mov	r3, r1
 800257e:	4614      	mov	r4, r2
 8002580:	461d      	mov	r5, r3
 8002582:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002586:	f7fd ff47 	bl	8000418 <__aeabi_f2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4620      	mov	r0, r4
 8002590:	4629      	mov	r1, r5
 8002592:	f7fd ff99 	bl	80004c8 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	        _2q0mz = 2.0f * q0 * mz;
 800259e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	f7fd fdd9 	bl	800015c <__adddf3>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4614      	mov	r4, r2
 80025b0:	461d      	mov	r5, r3
 80025b2:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80025b6:	f7fd ff2f 	bl	8000418 <__aeabi_f2d>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4620      	mov	r0, r4
 80025c0:	4629      	mov	r1, r5
 80025c2:	f7fd ff81 	bl	80004c8 <__aeabi_dmul>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	        _2q1mx = 2.0f * q1 * mx;
 80025ce:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	f7fd fdc1 	bl	800015c <__adddf3>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4614      	mov	r4, r2
 80025e0:	461d      	mov	r5, r3
 80025e2:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80025e6:	f7fd ff17 	bl	8000418 <__aeabi_f2d>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4620      	mov	r0, r4
 80025f0:	4629      	mov	r1, r5
 80025f2:	f7fd ff69 	bl	80004c8 <__aeabi_dmul>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	        _2q0 = 2.0f * q0;
 80025fe:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	f7fd fda9 	bl	800015c <__adddf3>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	        _2q1 = 2.0f * q1;
 8002612:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	f7fd fd9f 	bl	800015c <__adddf3>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
	        _2q2 = 2.0f * q2;
 8002626:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	f7fd fd95 	bl	800015c <__adddf3>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
	        _2q3 = 2.0f * q3;
 800263a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	f7fd fd8b 	bl	800015c <__adddf3>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
	        _2q0q2 = 2.0f * q0 * q2;
 800264e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	f7fd fd81 	bl	800015c <__adddf3>
 800265a:	4602      	mov	r2, r0
 800265c:	460b      	mov	r3, r1
 800265e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002662:	f7fd ff31 	bl	80004c8 <__aeabi_dmul>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
	        _2q2q3 = 2.0f * q2 * q3;
 800266e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	f7fd fd71 	bl	800015c <__adddf3>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8002682:	f7fd ff21 	bl	80004c8 <__aeabi_dmul>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	        q0q0 = q0 * q0;
 800268e:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8002692:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002696:	f7fd ff17 	bl	80004c8 <__aeabi_dmul>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
	        q0q1 = q0 * q1;
 80026a2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80026a6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026aa:	f7fd ff0d 	bl	80004c8 <__aeabi_dmul>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	        q0q2 = q0 * q2;
 80026b6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80026ba:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026be:	f7fd ff03 	bl	80004c8 <__aeabi_dmul>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	        q0q3 = q0 * q3;
 80026ca:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80026ce:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026d2:	f7fd fef9 	bl	80004c8 <__aeabi_dmul>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
	        q1q1 = q1 * q1;
 80026de:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80026e2:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 80026e6:	f7fd feef 	bl	80004c8 <__aeabi_dmul>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	        q1q2 = q1 * q2;
 80026f2:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80026f6:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 80026fa:	f7fd fee5 	bl	80004c8 <__aeabi_dmul>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	        q1q3 = q1 * q3;
 8002706:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800270a:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 800270e:	f7fd fedb 	bl	80004c8 <__aeabi_dmul>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
	        q2q2 = q2 * q2;
 800271a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800271e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002722:	f7fd fed1 	bl	80004c8 <__aeabi_dmul>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	        q2q3 = q2 * q3;
 800272e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002732:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002736:	f7fd fec7 	bl	80004c8 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	        q3q3 = q3 * q3;
 8002742:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002746:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800274a:	f7fd febd 	bl	80004c8 <__aeabi_dmul>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98

	        // Reference direction of Earth's magnetic field
	        hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8002756:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800275a:	f7fd fe5d 	bl	8000418 <__aeabi_f2d>
 800275e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8002762:	f7fd feb1 	bl	80004c8 <__aeabi_dmul>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4614      	mov	r4, r2
 800276c:	461d      	mov	r5, r3
 800276e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002772:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002776:	f7fd fea7 	bl	80004c8 <__aeabi_dmul>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4620      	mov	r0, r4
 8002780:	4629      	mov	r1, r5
 8002782:	f7fd fce9 	bl	8000158 <__aeabi_dsub>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4614      	mov	r4, r2
 800278c:	461d      	mov	r5, r3
 800278e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002792:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8002796:	f7fd fe97 	bl	80004c8 <__aeabi_dmul>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	4620      	mov	r0, r4
 80027a0:	4629      	mov	r1, r5
 80027a2:	f7fd fcdb 	bl	800015c <__adddf3>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4614      	mov	r4, r2
 80027ac:	461d      	mov	r5, r3
 80027ae:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80027b2:	f7fd fe31 	bl	8000418 <__aeabi_f2d>
 80027b6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80027ba:	f7fd fe85 	bl	80004c8 <__aeabi_dmul>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4620      	mov	r0, r4
 80027c4:	4629      	mov	r1, r5
 80027c6:	f7fd fcc9 	bl	800015c <__adddf3>
 80027ca:	4602      	mov	r2, r0
 80027cc:	460b      	mov	r3, r1
 80027ce:	4614      	mov	r4, r2
 80027d0:	461d      	mov	r5, r3
 80027d2:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80027d6:	f7fd fe1f 	bl	8000418 <__aeabi_f2d>
 80027da:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80027de:	f7fd fe73 	bl	80004c8 <__aeabi_dmul>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4610      	mov	r0, r2
 80027e8:	4619      	mov	r1, r3
 80027ea:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80027ee:	f7fd fe6b 	bl	80004c8 <__aeabi_dmul>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	4620      	mov	r0, r4
 80027f8:	4629      	mov	r1, r5
 80027fa:	f7fd fcaf 	bl	800015c <__adddf3>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4614      	mov	r4, r2
 8002804:	461d      	mov	r5, r3
 8002806:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 800280a:	f7fd fe05 	bl	8000418 <__aeabi_f2d>
 800280e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8002812:	f7fd fe59 	bl	80004c8 <__aeabi_dmul>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4610      	mov	r0, r2
 800281c:	4619      	mov	r1, r3
 800281e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002822:	f7fd fe51 	bl	80004c8 <__aeabi_dmul>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4620      	mov	r0, r4
 800282c:	4629      	mov	r1, r5
 800282e:	f7fd fc95 	bl	800015c <__adddf3>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4614      	mov	r4, r2
 8002838:	461d      	mov	r5, r3
 800283a:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800283e:	f7fd fdeb 	bl	8000418 <__aeabi_f2d>
 8002842:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002846:	f7fd fe3f 	bl	80004c8 <__aeabi_dmul>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4620      	mov	r0, r4
 8002850:	4629      	mov	r1, r5
 8002852:	f7fd fc81 	bl	8000158 <__aeabi_dsub>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4614      	mov	r4, r2
 800285c:	461d      	mov	r5, r3
 800285e:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002862:	f7fd fdd9 	bl	8000418 <__aeabi_f2d>
 8002866:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800286a:	f7fd fe2d 	bl	80004c8 <__aeabi_dmul>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4620      	mov	r0, r4
 8002874:	4629      	mov	r1, r5
 8002876:	f7fd fc6f 	bl	8000158 <__aeabi_dsub>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	        hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8002882:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002886:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 800288a:	f7fd fe1d 	bl	80004c8 <__aeabi_dmul>
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4614      	mov	r4, r2
 8002894:	461d      	mov	r5, r3
 8002896:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800289a:	f7fd fdbd 	bl	8000418 <__aeabi_f2d>
 800289e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 80028a2:	f7fd fe11 	bl	80004c8 <__aeabi_dmul>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4620      	mov	r0, r4
 80028ac:	4629      	mov	r1, r5
 80028ae:	f7fd fc55 	bl	800015c <__adddf3>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4614      	mov	r4, r2
 80028b8:	461d      	mov	r5, r3
 80028ba:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80028be:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80028c2:	f7fd fe01 	bl	80004c8 <__aeabi_dmul>
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	4620      	mov	r0, r4
 80028cc:	4629      	mov	r1, r5
 80028ce:	f7fd fc43 	bl	8000158 <__aeabi_dsub>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4614      	mov	r4, r2
 80028d8:	461d      	mov	r5, r3
 80028da:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80028de:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 80028e2:	f7fd fdf1 	bl	80004c8 <__aeabi_dmul>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4620      	mov	r0, r4
 80028ec:	4629      	mov	r1, r5
 80028ee:	f7fd fc35 	bl	800015c <__adddf3>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4614      	mov	r4, r2
 80028f8:	461d      	mov	r5, r3
 80028fa:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80028fe:	f7fd fd8b 	bl	8000418 <__aeabi_f2d>
 8002902:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002906:	f7fd fddf 	bl	80004c8 <__aeabi_dmul>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4620      	mov	r0, r4
 8002910:	4629      	mov	r1, r5
 8002912:	f7fd fc21 	bl	8000158 <__aeabi_dsub>
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	4614      	mov	r4, r2
 800291c:	461d      	mov	r5, r3
 800291e:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002922:	f7fd fd79 	bl	8000418 <__aeabi_f2d>
 8002926:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800292a:	f7fd fdcd 	bl	80004c8 <__aeabi_dmul>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4620      	mov	r0, r4
 8002934:	4629      	mov	r1, r5
 8002936:	f7fd fc11 	bl	800015c <__adddf3>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4614      	mov	r4, r2
 8002940:	461d      	mov	r5, r3
 8002942:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002946:	f7fd fd67 	bl	8000418 <__aeabi_f2d>
 800294a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 800294e:	f7fd fdbb 	bl	80004c8 <__aeabi_dmul>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	4610      	mov	r0, r2
 8002958:	4619      	mov	r1, r3
 800295a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800295e:	f7fd fdb3 	bl	80004c8 <__aeabi_dmul>
 8002962:	4602      	mov	r2, r0
 8002964:	460b      	mov	r3, r1
 8002966:	4620      	mov	r0, r4
 8002968:	4629      	mov	r1, r5
 800296a:	f7fd fbf7 	bl	800015c <__adddf3>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4614      	mov	r4, r2
 8002974:	461d      	mov	r5, r3
 8002976:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800297a:	f7fd fd4d 	bl	8000418 <__aeabi_f2d>
 800297e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002982:	f7fd fda1 	bl	80004c8 <__aeabi_dmul>
 8002986:	4602      	mov	r2, r0
 8002988:	460b      	mov	r3, r1
 800298a:	4620      	mov	r0, r4
 800298c:	4629      	mov	r1, r5
 800298e:	f7fd fbe3 	bl	8000158 <__aeabi_dsub>
 8002992:	4602      	mov	r2, r0
 8002994:	460b      	mov	r3, r1
 8002996:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	        _2bx = sqrt(hx * hx + hy * hy);
 800299a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800299e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80029a2:	f7fd fd91 	bl	80004c8 <__aeabi_dmul>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4614      	mov	r4, r2
 80029ac:	461d      	mov	r5, r3
 80029ae:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80029b2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80029b6:	f7fd fd87 	bl	80004c8 <__aeabi_dmul>
 80029ba:	4602      	mov	r2, r0
 80029bc:	460b      	mov	r3, r1
 80029be:	4620      	mov	r0, r4
 80029c0:	4629      	mov	r1, r5
 80029c2:	f7fd fbcb 	bl	800015c <__adddf3>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4610      	mov	r0, r2
 80029cc:	4619      	mov	r1, r3
 80029ce:	f005 fda0 	bl	8008512 <sqrt>
 80029d2:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
	        _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80029d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80029da:	633b      	str	r3, [r7, #48]	; 0x30
 80029dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80029e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80029e4:	637b      	str	r3, [r7, #52]	; 0x34
 80029e6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80029ea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80029ee:	f7fd fd6b 	bl	80004c8 <__aeabi_dmul>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4614      	mov	r4, r2
 80029f8:	461d      	mov	r5, r3
 80029fa:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80029fe:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002a02:	f7fd fd61 	bl	80004c8 <__aeabi_dmul>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	4629      	mov	r1, r5
 8002a0e:	f7fd fba5 	bl	800015c <__adddf3>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4614      	mov	r4, r2
 8002a18:	461d      	mov	r5, r3
 8002a1a:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002a1e:	f7fd fcfb 	bl	8000418 <__aeabi_f2d>
 8002a22:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8002a26:	f7fd fd4f 	bl	80004c8 <__aeabi_dmul>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	4620      	mov	r0, r4
 8002a30:	4629      	mov	r1, r5
 8002a32:	f7fd fb93 	bl	800015c <__adddf3>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4614      	mov	r4, r2
 8002a3c:	461d      	mov	r5, r3
 8002a3e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002a42:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8002a46:	f7fd fd3f 	bl	80004c8 <__aeabi_dmul>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	4620      	mov	r0, r4
 8002a50:	4629      	mov	r1, r5
 8002a52:	f7fd fb83 	bl	800015c <__adddf3>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	4614      	mov	r4, r2
 8002a5c:	461d      	mov	r5, r3
 8002a5e:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002a62:	f7fd fcd9 	bl	8000418 <__aeabi_f2d>
 8002a66:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002a6a:	f7fd fd2d 	bl	80004c8 <__aeabi_dmul>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4620      	mov	r0, r4
 8002a74:	4629      	mov	r1, r5
 8002a76:	f7fd fb6f 	bl	8000158 <__aeabi_dsub>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4614      	mov	r4, r2
 8002a80:	461d      	mov	r5, r3
 8002a82:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002a86:	f7fd fcc7 	bl	8000418 <__aeabi_f2d>
 8002a8a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8002a8e:	f7fd fd1b 	bl	80004c8 <__aeabi_dmul>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	4610      	mov	r0, r2
 8002a98:	4619      	mov	r1, r3
 8002a9a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002a9e:	f7fd fd13 	bl	80004c8 <__aeabi_dmul>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	f7fd fb57 	bl	800015c <__adddf3>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4614      	mov	r4, r2
 8002ab4:	461d      	mov	r5, r3
 8002ab6:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002aba:	f7fd fcad 	bl	8000418 <__aeabi_f2d>
 8002abe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002ac2:	f7fd fd01 	bl	80004c8 <__aeabi_dmul>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4620      	mov	r0, r4
 8002acc:	4629      	mov	r1, r5
 8002ace:	f7fd fb43 	bl	8000158 <__aeabi_dsub>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	4614      	mov	r4, r2
 8002ad8:	461d      	mov	r5, r3
 8002ada:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002ade:	f7fd fc9b 	bl	8000418 <__aeabi_f2d>
 8002ae2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002ae6:	f7fd fcef 	bl	80004c8 <__aeabi_dmul>
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4620      	mov	r0, r4
 8002af0:	4629      	mov	r1, r5
 8002af2:	f7fd fb33 	bl	800015c <__adddf3>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	        _4bx = 2.0f * _2bx;
 8002afe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	f7fd fb29 	bl	800015c <__adddf3>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	        _4bz = 2.0f * _2bz;
 8002b12:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	f7fd fb1f 	bl	800015c <__adddf3>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

	        // Gradient decent algorithm corrective step
	        s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002b26:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002b30:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002b34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	f7fd fb0d 	bl	800015c <__adddf3>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002b4e:	f7fd fb03 	bl	8000158 <__aeabi_dsub>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4614      	mov	r4, r2
 8002b58:	461d      	mov	r5, r3
 8002b5a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b5e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	f7fd fc58 	bl	8000418 <__aeabi_f2d>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	4629      	mov	r1, r5
 8002b70:	f7fd faf2 	bl	8000158 <__aeabi_dsub>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002b7c:	f7fd fca4 	bl	80004c8 <__aeabi_dmul>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4690      	mov	r8, r2
 8002b86:	4699      	mov	r9, r3
 8002b88:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	f7fd fae4 	bl	800015c <__adddf3>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4610      	mov	r0, r2
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8002ba0:	f7fd fadc 	bl	800015c <__adddf3>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4614      	mov	r4, r2
 8002baa:	461d      	mov	r5, r3
 8002bac:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002bb0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002bb4:	6818      	ldr	r0, [r3, #0]
 8002bb6:	f7fd fc2f 	bl	8000418 <__aeabi_f2d>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4620      	mov	r0, r4
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	f7fd fac9 	bl	8000158 <__aeabi_dsub>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8002bd2:	f7fd fc79 	bl	80004c8 <__aeabi_dmul>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4640      	mov	r0, r8
 8002bdc:	4649      	mov	r1, r9
 8002bde:	f7fd fabd 	bl	800015c <__adddf3>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4692      	mov	sl, r2
 8002be8:	469b      	mov	fp, r3
 8002bea:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002bee:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002bf2:	f7fd fc69 	bl	80004c8 <__aeabi_dmul>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4690      	mov	r8, r2
 8002bfc:	4699      	mov	r9, r3
 8002bfe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	49d8      	ldr	r1, [pc, #864]	; (8002f68 <madgwick+0xeb4>)
 8002c08:	f7fd faa6 	bl	8000158 <__aeabi_dsub>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4610      	mov	r0, r2
 8002c12:	4619      	mov	r1, r3
 8002c14:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002c18:	f7fd fa9e 	bl	8000158 <__aeabi_dsub>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4610      	mov	r0, r2
 8002c22:	4619      	mov	r1, r3
 8002c24:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002c28:	f7fd fc4e 	bl	80004c8 <__aeabi_dmul>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4614      	mov	r4, r2
 8002c32:	461d      	mov	r5, r3
 8002c34:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8002c38:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c3c:	f7fd fa8c 	bl	8000158 <__aeabi_dsub>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	4610      	mov	r0, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002c4c:	f7fd fc3c 	bl	80004c8 <__aeabi_dmul>
 8002c50:	4602      	mov	r2, r0
 8002c52:	460b      	mov	r3, r1
 8002c54:	4620      	mov	r0, r4
 8002c56:	4629      	mov	r1, r5
 8002c58:	f7fd fa80 	bl	800015c <__adddf3>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	460b      	mov	r3, r1
 8002c60:	4614      	mov	r4, r2
 8002c62:	461d      	mov	r5, r3
 8002c64:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002c68:	f7fd fbd6 	bl	8000418 <__aeabi_f2d>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4620      	mov	r0, r4
 8002c72:	4629      	mov	r1, r5
 8002c74:	f7fd fa70 	bl	8000158 <__aeabi_dsub>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	4640      	mov	r0, r8
 8002c7e:	4649      	mov	r1, r9
 8002c80:	f7fd fc22 	bl	80004c8 <__aeabi_dmul>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4650      	mov	r0, sl
 8002c8a:	4659      	mov	r1, fp
 8002c8c:	f7fd fa64 	bl	8000158 <__aeabi_dsub>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4692      	mov	sl, r2
 8002c96:	469b      	mov	fp, r3
 8002c98:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002c9c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	623b      	str	r3, [r7, #32]
 8002ca4:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002ca8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb4:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002cb8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002cbc:	f7fd fc04 	bl	80004c8 <__aeabi_dmul>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4614      	mov	r4, r2
 8002cc6:	461d      	mov	r5, r3
 8002cc8:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8002ccc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002cd0:	f7fd fbfa 	bl	80004c8 <__aeabi_dmul>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4620      	mov	r0, r4
 8002cda:	4629      	mov	r1, r5
 8002cdc:	f7fd fa3e 	bl	800015c <__adddf3>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4690      	mov	r8, r2
 8002ce6:	4699      	mov	r9, r3
 8002ce8:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8002cec:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002cf0:	f7fd fa32 	bl	8000158 <__aeabi_dsub>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002d00:	f7fd fbe2 	bl	80004c8 <__aeabi_dmul>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4614      	mov	r4, r2
 8002d0a:	461d      	mov	r5, r3
 8002d0c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002d10:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002d14:	f7fd fa22 	bl	800015c <__adddf3>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	4619      	mov	r1, r3
 8002d20:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002d24:	f7fd fbd0 	bl	80004c8 <__aeabi_dmul>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	4629      	mov	r1, r5
 8002d30:	f7fd fa14 	bl	800015c <__adddf3>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4614      	mov	r4, r2
 8002d3a:	461d      	mov	r5, r3
 8002d3c:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002d40:	f7fd fb6a 	bl	8000418 <__aeabi_f2d>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4620      	mov	r0, r4
 8002d4a:	4629      	mov	r1, r5
 8002d4c:	f7fd fa04 	bl	8000158 <__aeabi_dsub>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4640      	mov	r0, r8
 8002d56:	4649      	mov	r1, r9
 8002d58:	f7fd fbb6 	bl	80004c8 <__aeabi_dmul>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4650      	mov	r0, sl
 8002d62:	4659      	mov	r1, fp
 8002d64:	f7fd f9fa 	bl	800015c <__adddf3>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	4692      	mov	sl, r2
 8002d6e:	469b      	mov	fp, r3
 8002d70:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002d74:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d78:	f7fd fba6 	bl	80004c8 <__aeabi_dmul>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	460b      	mov	r3, r1
 8002d80:	4690      	mov	r8, r2
 8002d82:	4699      	mov	r9, r3
 8002d84:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8002d88:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002d8c:	f7fd f9e6 	bl	800015c <__adddf3>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002d9c:	f7fd fb94 	bl	80004c8 <__aeabi_dmul>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4614      	mov	r4, r2
 8002da6:	461d      	mov	r5, r3
 8002da8:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002dac:	f04f 0000 	mov.w	r0, #0
 8002db0:	496d      	ldr	r1, [pc, #436]	; (8002f68 <madgwick+0xeb4>)
 8002db2:	f7fd f9d1 	bl	8000158 <__aeabi_dsub>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4610      	mov	r0, r2
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002dc2:	f7fd f9c9 	bl	8000158 <__aeabi_dsub>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	4610      	mov	r0, r2
 8002dcc:	4619      	mov	r1, r3
 8002dce:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002dd2:	f7fd fb79 	bl	80004c8 <__aeabi_dmul>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4620      	mov	r0, r4
 8002ddc:	4629      	mov	r1, r5
 8002dde:	f7fd f9bd 	bl	800015c <__adddf3>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	4614      	mov	r4, r2
 8002de8:	461d      	mov	r5, r3
 8002dea:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002dee:	f7fd fb13 	bl	8000418 <__aeabi_f2d>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4620      	mov	r0, r4
 8002df8:	4629      	mov	r1, r5
 8002dfa:	f7fd f9ad 	bl	8000158 <__aeabi_dsub>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4640      	mov	r0, r8
 8002e04:	4649      	mov	r1, r9
 8002e06:	f7fd fb5f 	bl	80004c8 <__aeabi_dmul>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	4650      	mov	r0, sl
 8002e10:	4659      	mov	r1, fp
 8002e12:	f7fd f9a3 	bl	800015c <__adddf3>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	        s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002e1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	f7fd f999 	bl	800015c <__adddf3>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002e36:	f7fd f98f 	bl	8000158 <__aeabi_dsub>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4614      	mov	r4, r2
 8002e40:	461d      	mov	r5, r3
 8002e42:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e46:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e4a:	6818      	ldr	r0, [r3, #0]
 8002e4c:	f7fd fae4 	bl	8000418 <__aeabi_f2d>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4620      	mov	r0, r4
 8002e56:	4629      	mov	r1, r5
 8002e58:	f7fd f97e 	bl	8000158 <__aeabi_dsub>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8002e68:	f7fd fb2e 	bl	80004c8 <__aeabi_dmul>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4690      	mov	r8, r2
 8002e72:	4699      	mov	r9, r3
 8002e74:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	f7fd f96e 	bl	800015c <__adddf3>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4610      	mov	r0, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8002e8c:	f7fd f966 	bl	800015c <__adddf3>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4614      	mov	r4, r2
 8002e96:	461d      	mov	r5, r3
 8002e98:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e9c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	f7fd fab9 	bl	8000418 <__aeabi_f2d>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4620      	mov	r0, r4
 8002eac:	4629      	mov	r1, r5
 8002eae:	f7fd f953 	bl	8000158 <__aeabi_dsub>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8002ebe:	f7fd fb03 	bl	80004c8 <__aeabi_dmul>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	4640      	mov	r0, r8
 8002ec8:	4649      	mov	r1, r9
 8002eca:	f7fd f947 	bl	800015c <__adddf3>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	4692      	mov	sl, r2
 8002ed4:	469b      	mov	fp, r3
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <madgwick+0xeb8>)
 8002edc:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002ee0:	f7fd faf2 	bl	80004c8 <__aeabi_dmul>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	4690      	mov	r8, r2
 8002eea:	4699      	mov	r9, r3
 8002eec:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	f7fd f932 	bl	800015c <__adddf3>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	f04f 0000 	mov.w	r0, #0
 8002f00:	491b      	ldr	r1, [pc, #108]	; (8002f70 <madgwick+0xebc>)
 8002f02:	f7fd f929 	bl	8000158 <__aeabi_dsub>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4614      	mov	r4, r2
 8002f0c:	461d      	mov	r5, r3
 8002f0e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	f7fd f921 	bl	800015c <__adddf3>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4620      	mov	r0, r4
 8002f20:	4629      	mov	r1, r5
 8002f22:	f7fd f919 	bl	8000158 <__aeabi_dsub>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4614      	mov	r4, r2
 8002f2c:	461d      	mov	r5, r3
 8002f2e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002f32:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	f7fd fa6e 	bl	8000418 <__aeabi_f2d>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	460b      	mov	r3, r1
 8002f40:	4620      	mov	r0, r4
 8002f42:	4629      	mov	r1, r5
 8002f44:	f7fd f908 	bl	8000158 <__aeabi_dsub>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	4640      	mov	r0, r8
 8002f4e:	4649      	mov	r1, r9
 8002f50:	f7fd faba 	bl	80004c8 <__aeabi_dmul>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4650      	mov	r0, sl
 8002f5a:	4659      	mov	r1, fp
 8002f5c:	f7fd f8fc 	bl	8000158 <__aeabi_dsub>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	e006      	b.n	8002f74 <madgwick+0xec0>
 8002f66:	bf00      	nop
 8002f68:	3fe00000 	.word	0x3fe00000
 8002f6c:	40100000 	.word	0x40100000
 8002f70:	3ff00000 	.word	0x3ff00000
 8002f74:	4692      	mov	sl, r2
 8002f76:	469b      	mov	fp, r3
 8002f78:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002f7c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002f80:	f7fd faa2 	bl	80004c8 <__aeabi_dmul>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4690      	mov	r8, r2
 8002f8a:	4699      	mov	r9, r3
 8002f8c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002f90:	f04f 0000 	mov.w	r0, #0
 8002f94:	49d6      	ldr	r1, [pc, #856]	; (80032f0 <madgwick+0x123c>)
 8002f96:	f7fd f8df 	bl	8000158 <__aeabi_dsub>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002fa6:	f7fd f8d7 	bl	8000158 <__aeabi_dsub>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4610      	mov	r0, r2
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002fb6:	f7fd fa87 	bl	80004c8 <__aeabi_dmul>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4614      	mov	r4, r2
 8002fc0:	461d      	mov	r5, r3
 8002fc2:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8002fc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002fca:	f7fd f8c5 	bl	8000158 <__aeabi_dsub>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002fda:	f7fd fa75 	bl	80004c8 <__aeabi_dmul>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	f7fd f8b9 	bl	800015c <__adddf3>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4614      	mov	r4, r2
 8002ff0:	461d      	mov	r5, r3
 8002ff2:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002ff6:	f7fd fa0f 	bl	8000418 <__aeabi_f2d>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4620      	mov	r0, r4
 8003000:	4629      	mov	r1, r5
 8003002:	f7fd f8a9 	bl	8000158 <__aeabi_dsub>
 8003006:	4602      	mov	r2, r0
 8003008:	460b      	mov	r3, r1
 800300a:	4640      	mov	r0, r8
 800300c:	4649      	mov	r1, r9
 800300e:	f7fd fa5b 	bl	80004c8 <__aeabi_dmul>
 8003012:	4602      	mov	r2, r0
 8003014:	460b      	mov	r3, r1
 8003016:	4650      	mov	r0, sl
 8003018:	4659      	mov	r1, fp
 800301a:	f7fd f89f 	bl	800015c <__adddf3>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4692      	mov	sl, r2
 8003024:	469b      	mov	fp, r3
 8003026:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800302a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800302e:	f7fd fa4b 	bl	80004c8 <__aeabi_dmul>
 8003032:	4602      	mov	r2, r0
 8003034:	460b      	mov	r3, r1
 8003036:	4614      	mov	r4, r2
 8003038:	461d      	mov	r5, r3
 800303a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800303e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003042:	f7fd fa41 	bl	80004c8 <__aeabi_dmul>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4620      	mov	r0, r4
 800304c:	4629      	mov	r1, r5
 800304e:	f7fd f885 	bl	800015c <__adddf3>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4690      	mov	r8, r2
 8003058:	4699      	mov	r9, r3
 800305a:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 800305e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003062:	f7fd f879 	bl	8000158 <__aeabi_dsub>
 8003066:	4602      	mov	r2, r0
 8003068:	460b      	mov	r3, r1
 800306a:	4610      	mov	r0, r2
 800306c:	4619      	mov	r1, r3
 800306e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003072:	f7fd fa29 	bl	80004c8 <__aeabi_dmul>
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	4614      	mov	r4, r2
 800307c:	461d      	mov	r5, r3
 800307e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8003082:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8003086:	f7fd f869 	bl	800015c <__adddf3>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003096:	f7fd fa17 	bl	80004c8 <__aeabi_dmul>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4620      	mov	r0, r4
 80030a0:	4629      	mov	r1, r5
 80030a2:	f7fd f85b 	bl	800015c <__adddf3>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4614      	mov	r4, r2
 80030ac:	461d      	mov	r5, r3
 80030ae:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80030b2:	f7fd f9b1 	bl	8000418 <__aeabi_f2d>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4620      	mov	r0, r4
 80030bc:	4629      	mov	r1, r5
 80030be:	f7fd f84b 	bl	8000158 <__aeabi_dsub>
 80030c2:	4602      	mov	r2, r0
 80030c4:	460b      	mov	r3, r1
 80030c6:	4640      	mov	r0, r8
 80030c8:	4649      	mov	r1, r9
 80030ca:	f7fd f9fd 	bl	80004c8 <__aeabi_dmul>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4650      	mov	r0, sl
 80030d4:	4659      	mov	r1, fp
 80030d6:	f7fd f841 	bl	800015c <__adddf3>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4692      	mov	sl, r2
 80030e0:	469b      	mov	fp, r3
 80030e2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80030e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80030ea:	f7fd f9ed 	bl	80004c8 <__aeabi_dmul>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	4614      	mov	r4, r2
 80030f4:	461d      	mov	r5, r3
 80030f6:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80030fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80030fe:	f7fd f9e3 	bl	80004c8 <__aeabi_dmul>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4620      	mov	r0, r4
 8003108:	4629      	mov	r1, r5
 800310a:	f7fd f825 	bl	8000158 <__aeabi_dsub>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4690      	mov	r8, r2
 8003114:	4699      	mov	r9, r3
 8003116:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 800311a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800311e:	f7fd f81d 	bl	800015c <__adddf3>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4610      	mov	r0, r2
 8003128:	4619      	mov	r1, r3
 800312a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800312e:	f7fd f9cb 	bl	80004c8 <__aeabi_dmul>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4614      	mov	r4, r2
 8003138:	461d      	mov	r5, r3
 800313a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800313e:	f04f 0000 	mov.w	r0, #0
 8003142:	496b      	ldr	r1, [pc, #428]	; (80032f0 <madgwick+0x123c>)
 8003144:	f7fd f808 	bl	8000158 <__aeabi_dsub>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4610      	mov	r0, r2
 800314e:	4619      	mov	r1, r3
 8003150:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003154:	f7fd f800 	bl	8000158 <__aeabi_dsub>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4610      	mov	r0, r2
 800315e:	4619      	mov	r1, r3
 8003160:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003164:	f7fd f9b0 	bl	80004c8 <__aeabi_dmul>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4620      	mov	r0, r4
 800316e:	4629      	mov	r1, r5
 8003170:	f7fc fff4 	bl	800015c <__adddf3>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4614      	mov	r4, r2
 800317a:	461d      	mov	r5, r3
 800317c:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8003180:	f7fd f94a 	bl	8000418 <__aeabi_f2d>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4620      	mov	r0, r4
 800318a:	4629      	mov	r1, r5
 800318c:	f7fc ffe4 	bl	8000158 <__aeabi_dsub>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4640      	mov	r0, r8
 8003196:	4649      	mov	r1, r9
 8003198:	f7fd f996 	bl	80004c8 <__aeabi_dmul>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4650      	mov	r0, sl
 80031a2:	4659      	mov	r1, fp
 80031a4:	f7fc ffda 	bl	800015c <__adddf3>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	        s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80031b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031b4:	61bb      	str	r3, [r7, #24]
 80031b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031ba:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80031be:	61fb      	str	r3, [r7, #28]
 80031c0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	f7fc ffc8 	bl	800015c <__adddf3>
 80031cc:	4602      	mov	r2, r0
 80031ce:	460b      	mov	r3, r1
 80031d0:	4610      	mov	r0, r2
 80031d2:	4619      	mov	r1, r3
 80031d4:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 80031d8:	f7fc ffbe 	bl	8000158 <__aeabi_dsub>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4614      	mov	r4, r2
 80031e2:	461d      	mov	r5, r3
 80031e4:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80031e8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	f7fd f913 	bl	8000418 <__aeabi_f2d>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4620      	mov	r0, r4
 80031f8:	4629      	mov	r1, r5
 80031fa:	f7fc ffad 	bl	8000158 <__aeabi_dsub>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003206:	f7fd f95f 	bl	80004c8 <__aeabi_dmul>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	4690      	mov	r8, r2
 8003210:	4699      	mov	r9, r3
 8003212:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	f7fc ff9f 	bl	800015c <__adddf3>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 800322a:	f7fc ff97 	bl	800015c <__adddf3>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4614      	mov	r4, r2
 8003234:	461d      	mov	r5, r3
 8003236:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800323a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800323e:	6818      	ldr	r0, [r3, #0]
 8003240:	f7fd f8ea 	bl	8000418 <__aeabi_f2d>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4620      	mov	r0, r4
 800324a:	4629      	mov	r1, r5
 800324c:	f7fc ff84 	bl	8000158 <__aeabi_dsub>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 800325c:	f7fd f934 	bl	80004c8 <__aeabi_dmul>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4640      	mov	r0, r8
 8003266:	4649      	mov	r1, r9
 8003268:	f7fc ff78 	bl	800015c <__adddf3>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	4692      	mov	sl, r2
 8003272:	469b      	mov	fp, r3
 8003274:	f04f 0200 	mov.w	r2, #0
 8003278:	4b1e      	ldr	r3, [pc, #120]	; (80032f4 <madgwick+0x1240>)
 800327a:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 800327e:	f7fd f923 	bl	80004c8 <__aeabi_dmul>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	4690      	mov	r8, r2
 8003288:	4699      	mov	r9, r3
 800328a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	f7fc ff63 	bl	800015c <__adddf3>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	f04f 0000 	mov.w	r0, #0
 800329e:	4916      	ldr	r1, [pc, #88]	; (80032f8 <madgwick+0x1244>)
 80032a0:	f7fc ff5a 	bl	8000158 <__aeabi_dsub>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4614      	mov	r4, r2
 80032aa:	461d      	mov	r5, r3
 80032ac:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	f7fc ff52 	bl	800015c <__adddf3>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4620      	mov	r0, r4
 80032be:	4629      	mov	r1, r5
 80032c0:	f7fc ff4a 	bl	8000158 <__aeabi_dsub>
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4614      	mov	r4, r2
 80032ca:	461d      	mov	r5, r3
 80032cc:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80032d0:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	f7fd f89f 	bl	8000418 <__aeabi_f2d>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4620      	mov	r0, r4
 80032e0:	4629      	mov	r1, r5
 80032e2:	f7fc ff39 	bl	8000158 <__aeabi_dsub>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4640      	mov	r0, r8
 80032ec:	4649      	mov	r1, r9
 80032ee:	e005      	b.n	80032fc <madgwick+0x1248>
 80032f0:	3fe00000 	.word	0x3fe00000
 80032f4:	40100000 	.word	0x40100000
 80032f8:	3ff00000 	.word	0x3ff00000
 80032fc:	f7fd f8e4 	bl	80004c8 <__aeabi_dmul>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4650      	mov	r0, sl
 8003306:	4659      	mov	r1, fp
 8003308:	f7fc ff26 	bl	8000158 <__aeabi_dsub>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4692      	mov	sl, r2
 8003312:	469b      	mov	fp, r3
 8003314:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003318:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003324:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003334:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003338:	f7fd f8c6 	bl	80004c8 <__aeabi_dmul>
 800333c:	4602      	mov	r2, r0
 800333e:	460b      	mov	r3, r1
 8003340:	4614      	mov	r4, r2
 8003342:	461d      	mov	r5, r3
 8003344:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003348:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800334c:	f7fd f8bc 	bl	80004c8 <__aeabi_dmul>
 8003350:	4602      	mov	r2, r0
 8003352:	460b      	mov	r3, r1
 8003354:	4620      	mov	r0, r4
 8003356:	4629      	mov	r1, r5
 8003358:	f7fc fefe 	bl	8000158 <__aeabi_dsub>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4690      	mov	r8, r2
 8003362:	4699      	mov	r9, r3
 8003364:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003368:	f04f 0000 	mov.w	r0, #0
 800336c:	49d2      	ldr	r1, [pc, #840]	; (80036b8 <madgwick+0x1604>)
 800336e:	f7fc fef3 	bl	8000158 <__aeabi_dsub>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4610      	mov	r0, r2
 8003378:	4619      	mov	r1, r3
 800337a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800337e:	f7fc feeb 	bl	8000158 <__aeabi_dsub>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4610      	mov	r0, r2
 8003388:	4619      	mov	r1, r3
 800338a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800338e:	f7fd f89b 	bl	80004c8 <__aeabi_dmul>
 8003392:	4602      	mov	r2, r0
 8003394:	460b      	mov	r3, r1
 8003396:	4614      	mov	r4, r2
 8003398:	461d      	mov	r5, r3
 800339a:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800339e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033a2:	f7fc fed9 	bl	8000158 <__aeabi_dsub>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	4610      	mov	r0, r2
 80033ac:	4619      	mov	r1, r3
 80033ae:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80033b2:	f7fd f889 	bl	80004c8 <__aeabi_dmul>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4620      	mov	r0, r4
 80033bc:	4629      	mov	r1, r5
 80033be:	f7fc fecd 	bl	800015c <__adddf3>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4614      	mov	r4, r2
 80033c8:	461d      	mov	r5, r3
 80033ca:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80033ce:	f7fd f823 	bl	8000418 <__aeabi_f2d>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4620      	mov	r0, r4
 80033d8:	4629      	mov	r1, r5
 80033da:	f7fc febd 	bl	8000158 <__aeabi_dsub>
 80033de:	4602      	mov	r2, r0
 80033e0:	460b      	mov	r3, r1
 80033e2:	4640      	mov	r0, r8
 80033e4:	4649      	mov	r1, r9
 80033e6:	f7fd f86f 	bl	80004c8 <__aeabi_dmul>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4650      	mov	r0, sl
 80033f0:	4659      	mov	r1, fp
 80033f2:	f7fc feb3 	bl	800015c <__adddf3>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4692      	mov	sl, r2
 80033fc:	469b      	mov	fp, r3
 80033fe:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003406:	f7fd f85f 	bl	80004c8 <__aeabi_dmul>
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	4614      	mov	r4, r2
 8003410:	461d      	mov	r5, r3
 8003412:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003416:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800341a:	f7fd f855 	bl	80004c8 <__aeabi_dmul>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4620      	mov	r0, r4
 8003424:	4629      	mov	r1, r5
 8003426:	f7fc fe99 	bl	800015c <__adddf3>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4690      	mov	r8, r2
 8003430:	4699      	mov	r9, r3
 8003432:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8003436:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800343a:	f7fc fe8d 	bl	8000158 <__aeabi_dsub>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4610      	mov	r0, r2
 8003444:	4619      	mov	r1, r3
 8003446:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800344a:	f7fd f83d 	bl	80004c8 <__aeabi_dmul>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4614      	mov	r4, r2
 8003454:	461d      	mov	r5, r3
 8003456:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800345a:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800345e:	f7fc fe7d 	bl	800015c <__adddf3>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800346e:	f7fd f82b 	bl	80004c8 <__aeabi_dmul>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4620      	mov	r0, r4
 8003478:	4629      	mov	r1, r5
 800347a:	f7fc fe6f 	bl	800015c <__adddf3>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4614      	mov	r4, r2
 8003484:	461d      	mov	r5, r3
 8003486:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800348a:	f7fc ffc5 	bl	8000418 <__aeabi_f2d>
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	4620      	mov	r0, r4
 8003494:	4629      	mov	r1, r5
 8003496:	f7fc fe5f 	bl	8000158 <__aeabi_dsub>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	4640      	mov	r0, r8
 80034a0:	4649      	mov	r1, r9
 80034a2:	f7fd f811 	bl	80004c8 <__aeabi_dmul>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4650      	mov	r0, sl
 80034ac:	4659      	mov	r1, fp
 80034ae:	f7fc fe55 	bl	800015c <__adddf3>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4692      	mov	sl, r2
 80034b8:	469b      	mov	fp, r3
 80034ba:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80034be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80034c2:	f7fd f801 	bl	80004c8 <__aeabi_dmul>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4614      	mov	r4, r2
 80034cc:	461d      	mov	r5, r3
 80034ce:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80034d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80034d6:	f7fc fff7 	bl	80004c8 <__aeabi_dmul>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4620      	mov	r0, r4
 80034e0:	4629      	mov	r1, r5
 80034e2:	f7fc fe39 	bl	8000158 <__aeabi_dsub>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4690      	mov	r8, r2
 80034ec:	4699      	mov	r9, r3
 80034ee:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80034f2:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80034f6:	f7fc fe31 	bl	800015c <__adddf3>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4610      	mov	r0, r2
 8003500:	4619      	mov	r1, r3
 8003502:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003506:	f7fc ffdf 	bl	80004c8 <__aeabi_dmul>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4614      	mov	r4, r2
 8003510:	461d      	mov	r5, r3
 8003512:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8003516:	f04f 0000 	mov.w	r0, #0
 800351a:	4967      	ldr	r1, [pc, #412]	; (80036b8 <madgwick+0x1604>)
 800351c:	f7fc fe1c 	bl	8000158 <__aeabi_dsub>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	4610      	mov	r0, r2
 8003526:	4619      	mov	r1, r3
 8003528:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800352c:	f7fc fe14 	bl	8000158 <__aeabi_dsub>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4610      	mov	r0, r2
 8003536:	4619      	mov	r1, r3
 8003538:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800353c:	f7fc ffc4 	bl	80004c8 <__aeabi_dmul>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	4620      	mov	r0, r4
 8003546:	4629      	mov	r1, r5
 8003548:	f7fc fe08 	bl	800015c <__adddf3>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4614      	mov	r4, r2
 8003552:	461d      	mov	r5, r3
 8003554:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8003558:	f7fc ff5e 	bl	8000418 <__aeabi_f2d>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4620      	mov	r0, r4
 8003562:	4629      	mov	r1, r5
 8003564:	f7fc fdf8 	bl	8000158 <__aeabi_dsub>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4640      	mov	r0, r8
 800356e:	4649      	mov	r1, r9
 8003570:	f7fc ffaa 	bl	80004c8 <__aeabi_dmul>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4650      	mov	r0, sl
 800357a:	4659      	mov	r1, fp
 800357c:	f7fc fdee 	bl	800015c <__adddf3>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	        s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8003588:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	f7fc fde4 	bl	800015c <__adddf3>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4610      	mov	r0, r2
 800359a:	4619      	mov	r1, r3
 800359c:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 80035a0:	f7fc fdda 	bl	8000158 <__aeabi_dsub>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4614      	mov	r4, r2
 80035aa:	461d      	mov	r5, r3
 80035ac:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80035b0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	f7fc ff2f 	bl	8000418 <__aeabi_f2d>
 80035ba:	4602      	mov	r2, r0
 80035bc:	460b      	mov	r3, r1
 80035be:	4620      	mov	r0, r4
 80035c0:	4629      	mov	r1, r5
 80035c2:	f7fc fdc9 	bl	8000158 <__aeabi_dsub>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	4610      	mov	r0, r2
 80035cc:	4619      	mov	r1, r3
 80035ce:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80035d2:	f7fc ff79 	bl	80004c8 <__aeabi_dmul>
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	4614      	mov	r4, r2
 80035dc:	461d      	mov	r5, r3
 80035de:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	f7fc fdb9 	bl	800015c <__adddf3>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80035f6:	f7fc fdb1 	bl	800015c <__adddf3>
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	4690      	mov	r8, r2
 8003600:	4699      	mov	r9, r3
 8003602:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003606:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	f7fc ff04 	bl	8000418 <__aeabi_f2d>
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	4640      	mov	r0, r8
 8003616:	4649      	mov	r1, r9
 8003618:	f7fc fd9e 	bl	8000158 <__aeabi_dsub>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8003628:	f7fc ff4e 	bl	80004c8 <__aeabi_dmul>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4620      	mov	r0, r4
 8003632:	4629      	mov	r1, r5
 8003634:	f7fc fd92 	bl	800015c <__adddf3>
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	4690      	mov	r8, r2
 800363e:	4699      	mov	r9, r3
 8003640:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003644:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003650:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003660:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003664:	f7fc ff30 	bl	80004c8 <__aeabi_dmul>
 8003668:	4602      	mov	r2, r0
 800366a:	460b      	mov	r3, r1
 800366c:	4614      	mov	r4, r2
 800366e:	461d      	mov	r5, r3
 8003670:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003674:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003678:	f7fc ff26 	bl	80004c8 <__aeabi_dmul>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	4620      	mov	r0, r4
 8003682:	4629      	mov	r1, r5
 8003684:	f7fc fd6a 	bl	800015c <__adddf3>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4692      	mov	sl, r2
 800368e:	469b      	mov	fp, r3
 8003690:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003694:	f04f 0000 	mov.w	r0, #0
 8003698:	4907      	ldr	r1, [pc, #28]	; (80036b8 <madgwick+0x1604>)
 800369a:	f7fc fd5d 	bl	8000158 <__aeabi_dsub>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	4610      	mov	r0, r2
 80036a4:	4619      	mov	r1, r3
 80036a6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80036aa:	f7fc fd55 	bl	8000158 <__aeabi_dsub>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4610      	mov	r0, r2
 80036b4:	4619      	mov	r1, r3
 80036b6:	e001      	b.n	80036bc <madgwick+0x1608>
 80036b8:	3fe00000 	.word	0x3fe00000
 80036bc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80036c0:	f7fc ff02 	bl	80004c8 <__aeabi_dmul>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4614      	mov	r4, r2
 80036ca:	461d      	mov	r5, r3
 80036cc:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80036d0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036d4:	f7fc fd40 	bl	8000158 <__aeabi_dsub>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4610      	mov	r0, r2
 80036de:	4619      	mov	r1, r3
 80036e0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80036e4:	f7fc fef0 	bl	80004c8 <__aeabi_dmul>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4620      	mov	r0, r4
 80036ee:	4629      	mov	r1, r5
 80036f0:	f7fc fd34 	bl	800015c <__adddf3>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4614      	mov	r4, r2
 80036fa:	461d      	mov	r5, r3
 80036fc:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8003700:	f7fc fe8a 	bl	8000418 <__aeabi_f2d>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4620      	mov	r0, r4
 800370a:	4629      	mov	r1, r5
 800370c:	f7fc fd24 	bl	8000158 <__aeabi_dsub>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4650      	mov	r0, sl
 8003716:	4659      	mov	r1, fp
 8003718:	f7fc fed6 	bl	80004c8 <__aeabi_dmul>
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	4640      	mov	r0, r8
 8003722:	4649      	mov	r1, r9
 8003724:	f7fc fd1a 	bl	800015c <__adddf3>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4614      	mov	r4, r2
 800372e:	461d      	mov	r5, r3
 8003730:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003734:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	603b      	str	r3, [r7, #0]
 800373c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003740:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800374a:	607b      	str	r3, [r7, #4]
 800374c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003750:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003754:	f7fc feb8 	bl	80004c8 <__aeabi_dmul>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	4690      	mov	r8, r2
 800375e:	4699      	mov	r9, r3
 8003760:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003764:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003768:	f7fc feae 	bl	80004c8 <__aeabi_dmul>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4640      	mov	r0, r8
 8003772:	4649      	mov	r1, r9
 8003774:	f7fc fcf2 	bl	800015c <__adddf3>
 8003778:	4602      	mov	r2, r0
 800377a:	460b      	mov	r3, r1
 800377c:	4690      	mov	r8, r2
 800377e:	4699      	mov	r9, r3
 8003780:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8003784:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003788:	f7fc fce6 	bl	8000158 <__aeabi_dsub>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4610      	mov	r0, r2
 8003792:	4619      	mov	r1, r3
 8003794:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003798:	f7fc fe96 	bl	80004c8 <__aeabi_dmul>
 800379c:	4602      	mov	r2, r0
 800379e:	460b      	mov	r3, r1
 80037a0:	4692      	mov	sl, r2
 80037a2:	469b      	mov	fp, r3
 80037a4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80037a8:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80037ac:	f7fc fcd6 	bl	800015c <__adddf3>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4610      	mov	r0, r2
 80037b6:	4619      	mov	r1, r3
 80037b8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80037bc:	f7fc fe84 	bl	80004c8 <__aeabi_dmul>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4650      	mov	r0, sl
 80037c6:	4659      	mov	r1, fp
 80037c8:	f7fc fcc8 	bl	800015c <__adddf3>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4692      	mov	sl, r2
 80037d2:	469b      	mov	fp, r3
 80037d4:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80037d8:	f7fc fe1e 	bl	8000418 <__aeabi_f2d>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	4650      	mov	r0, sl
 80037e2:	4659      	mov	r1, fp
 80037e4:	f7fc fcb8 	bl	8000158 <__aeabi_dsub>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	4640      	mov	r0, r8
 80037ee:	4649      	mov	r1, r9
 80037f0:	f7fc fe6a 	bl	80004c8 <__aeabi_dmul>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4620      	mov	r0, r4
 80037fa:	4629      	mov	r1, r5
 80037fc:	f7fc fcae 	bl	800015c <__adddf3>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4614      	mov	r4, r2
 8003806:	461d      	mov	r5, r3
 8003808:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800380c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003810:	f7fc fe5a 	bl	80004c8 <__aeabi_dmul>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4690      	mov	r8, r2
 800381a:	4699      	mov	r9, r3
 800381c:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8003820:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003824:	f7fc fc9a 	bl	800015c <__adddf3>
 8003828:	4602      	mov	r2, r0
 800382a:	460b      	mov	r3, r1
 800382c:	4610      	mov	r0, r2
 800382e:	4619      	mov	r1, r3
 8003830:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003834:	f7fc fe48 	bl	80004c8 <__aeabi_dmul>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
 800383c:	4692      	mov	sl, r2
 800383e:	469b      	mov	fp, r3
 8003840:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8003844:	f04f 0000 	mov.w	r0, #0
 8003848:	49b9      	ldr	r1, [pc, #740]	; (8003b30 <madgwick+0x1a7c>)
 800384a:	f7fc fc85 	bl	8000158 <__aeabi_dsub>
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4610      	mov	r0, r2
 8003854:	4619      	mov	r1, r3
 8003856:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800385a:	f7fc fc7d 	bl	8000158 <__aeabi_dsub>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800386a:	f7fc fe2d 	bl	80004c8 <__aeabi_dmul>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4650      	mov	r0, sl
 8003874:	4659      	mov	r1, fp
 8003876:	f7fc fc71 	bl	800015c <__adddf3>
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4692      	mov	sl, r2
 8003880:	469b      	mov	fp, r3
 8003882:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8003886:	f7fc fdc7 	bl	8000418 <__aeabi_f2d>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	4650      	mov	r0, sl
 8003890:	4659      	mov	r1, fp
 8003892:	f7fc fc61 	bl	8000158 <__aeabi_dsub>
 8003896:	4602      	mov	r2, r0
 8003898:	460b      	mov	r3, r1
 800389a:	4640      	mov	r0, r8
 800389c:	4649      	mov	r1, r9
 800389e:	f7fc fe13 	bl	80004c8 <__aeabi_dmul>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4620      	mov	r0, r4
 80038a8:	4629      	mov	r1, r5
 80038aa:	f7fc fc57 	bl	800015c <__adddf3>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	        recipNorm = 1.0 / sqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);  // normalise step magnitude
 80038b6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80038ba:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80038be:	f7fc fe03 	bl	80004c8 <__aeabi_dmul>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4614      	mov	r4, r2
 80038c8:	461d      	mov	r5, r3
 80038ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80038ce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80038d2:	f7fc fdf9 	bl	80004c8 <__aeabi_dmul>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4620      	mov	r0, r4
 80038dc:	4629      	mov	r1, r5
 80038de:	f7fc fc3d 	bl	800015c <__adddf3>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4614      	mov	r4, r2
 80038e8:	461d      	mov	r5, r3
 80038ea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80038ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80038f2:	f7fc fde9 	bl	80004c8 <__aeabi_dmul>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4620      	mov	r0, r4
 80038fc:	4629      	mov	r1, r5
 80038fe:	f7fc fc2d 	bl	800015c <__adddf3>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4614      	mov	r4, r2
 8003908:	461d      	mov	r5, r3
 800390a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800390e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003912:	f7fc fdd9 	bl	80004c8 <__aeabi_dmul>
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4620      	mov	r0, r4
 800391c:	4629      	mov	r1, r5
 800391e:	f7fc fc1d 	bl	800015c <__adddf3>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4610      	mov	r0, r2
 8003928:	4619      	mov	r1, r3
 800392a:	f004 fdf2 	bl	8008512 <sqrt>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	f04f 0000 	mov.w	r0, #0
 8003936:	497f      	ldr	r1, [pc, #508]	; (8003b34 <madgwick+0x1a80>)
 8003938:	f7fc fef0 	bl	800071c <__aeabi_ddiv>
 800393c:	4602      	mov	r2, r0
 800393e:	460b      	mov	r3, r1
 8003940:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        s0 *= recipNorm;
 8003944:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003948:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800394c:	f7fc fdbc 	bl	80004c8 <__aeabi_dmul>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	        s1 *= recipNorm;
 8003958:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800395c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003960:	f7fc fdb2 	bl	80004c8 <__aeabi_dmul>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	        s2 *= recipNorm;
 800396c:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003970:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003974:	f7fc fda8 	bl	80004c8 <__aeabi_dmul>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	        s3 *= recipNorm;
 8003980:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003984:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003988:	f7fc fd9e 	bl	80004c8 <__aeabi_dmul>
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	        // Apply feedback step
	        qDot1 -= beta * s0;
 8003994:	4b68      	ldr	r3, [pc, #416]	; (8003b38 <madgwick+0x1a84>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fc fd3d 	bl	8000418 <__aeabi_f2d>
 800399e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80039a2:	f7fc fd91 	bl	80004c8 <__aeabi_dmul>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 80039ae:	f7fc fbd3 	bl	8000158 <__aeabi_dsub>
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
	        qDot2 -= beta * s1;
 80039ba:	4b5f      	ldr	r3, [pc, #380]	; (8003b38 <madgwick+0x1a84>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fc fd2a 	bl	8000418 <__aeabi_f2d>
 80039c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039c8:	f7fc fd7e 	bl	80004c8 <__aeabi_dmul>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 80039d4:	f7fc fbc0 	bl	8000158 <__aeabi_dsub>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
	        qDot3 -= beta * s2;
 80039e0:	4b55      	ldr	r3, [pc, #340]	; (8003b38 <madgwick+0x1a84>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fc fd17 	bl	8000418 <__aeabi_f2d>
 80039ea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039ee:	f7fc fd6b 	bl	80004c8 <__aeabi_dmul>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 80039fa:	f7fc fbad 	bl	8000158 <__aeabi_dsub>
 80039fe:	4602      	mov	r2, r0
 8003a00:	460b      	mov	r3, r1
 8003a02:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
	        qDot4 -= beta * s3;
 8003a06:	4b4c      	ldr	r3, [pc, #304]	; (8003b38 <madgwick+0x1a84>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fc fd04 	bl	8000418 <__aeabi_f2d>
 8003a10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a14:	f7fc fd58 	bl	80004c8 <__aeabi_dmul>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 8003a20:	f7fc fb9a 	bl	8000158 <__aeabi_dsub>
 8003a24:	4602      	mov	r2, r0
 8003a26:	460b      	mov	r3, r1
 8003a28:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150

	        // Integrate rate of change of quaternion to yield quaternion
	        q0 += qDot1 * deltaT;
 8003a2c:	4b43      	ldr	r3, [pc, #268]	; (8003b3c <madgwick+0x1a88>)
 8003a2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a32:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8003a36:	f7fc fd47 	bl	80004c8 <__aeabi_dmul>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003a42:	f7fc fb8b 	bl	800015c <__adddf3>
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
	        q1 += qDot2 * deltaT;
 8003a4e:	4b3b      	ldr	r3, [pc, #236]	; (8003b3c <madgwick+0x1a88>)
 8003a50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a54:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8003a58:	f7fc fd36 	bl	80004c8 <__aeabi_dmul>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003a64:	f7fc fb7a 	bl	800015c <__adddf3>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
	        q2 += qDot3 * deltaT;
 8003a70:	4b32      	ldr	r3, [pc, #200]	; (8003b3c <madgwick+0x1a88>)
 8003a72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a76:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8003a7a:	f7fc fd25 	bl	80004c8 <__aeabi_dmul>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003a86:	f7fc fb69 	bl	800015c <__adddf3>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
	        q3 += qDot4 * deltaT;
 8003a92:	4b2a      	ldr	r3, [pc, #168]	; (8003b3c <madgwick+0x1a88>)
 8003a94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a98:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8003a9c:	f7fc fd14 	bl	80004c8 <__aeabi_dmul>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003aa8:	f7fc fb58 	bl	800015c <__adddf3>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170

	        // Normalise quaternion
	        recipNorm = 1.0 / sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003ab4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003ab8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003abc:	f7fc fd04 	bl	80004c8 <__aeabi_dmul>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4614      	mov	r4, r2
 8003ac6:	461d      	mov	r5, r3
 8003ac8:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003acc:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003ad0:	f7fc fcfa 	bl	80004c8 <__aeabi_dmul>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4620      	mov	r0, r4
 8003ada:	4629      	mov	r1, r5
 8003adc:	f7fc fb3e 	bl	800015c <__adddf3>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4614      	mov	r4, r2
 8003ae6:	461d      	mov	r5, r3
 8003ae8:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003aec:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003af0:	f7fc fcea 	bl	80004c8 <__aeabi_dmul>
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	4620      	mov	r0, r4
 8003afa:	4629      	mov	r1, r5
 8003afc:	f7fc fb2e 	bl	800015c <__adddf3>
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4614      	mov	r4, r2
 8003b06:	461d      	mov	r5, r3
 8003b08:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003b0c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003b10:	f7fc fcda 	bl	80004c8 <__aeabi_dmul>
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4620      	mov	r0, r4
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	f7fc fb1e 	bl	800015c <__adddf3>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4610      	mov	r0, r2
 8003b26:	4619      	mov	r1, r3
 8003b28:	f004 fcf3 	bl	8008512 <sqrt>
 8003b2c:	e008      	b.n	8003b40 <madgwick+0x1a8c>
 8003b2e:	bf00      	nop
 8003b30:	3fe00000 	.word	0x3fe00000
 8003b34:	3ff00000 	.word	0x3ff00000
 8003b38:	20000004 	.word	0x20000004
 8003b3c:	200000d0 	.word	0x200000d0
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	f04f 0000 	mov.w	r0, #0
 8003b48:	492e      	ldr	r1, [pc, #184]	; (8003c04 <madgwick+0x1b50>)
 8003b4a:	f7fc fde7 	bl	800071c <__aeabi_ddiv>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        q0 *= recipNorm;
 8003b56:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003b5a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003b5e:	f7fc fcb3 	bl	80004c8 <__aeabi_dmul>
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
	        q1 *= recipNorm;
 8003b6a:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003b6e:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003b72:	f7fc fca9 	bl	80004c8 <__aeabi_dmul>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
	        q2 *= recipNorm;
 8003b7e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003b82:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003b86:	f7fc fc9f 	bl	80004c8 <__aeabi_dmul>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
	        q3 *= recipNorm;
 8003b92:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003b96:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003b9a:	f7fc fc95 	bl	80004c8 <__aeabi_dmul>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170

	        q[0] = q0;
 8003ba6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003baa:	f7fc ff3d 	bl	8000a28 <__aeabi_d2f>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003bb4:	601a      	str	r2, [r3, #0]
	        q[1] = q1;
 8003bb6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003bba:	1d1c      	adds	r4, r3, #4
 8003bbc:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003bc0:	f7fc ff32 	bl	8000a28 <__aeabi_d2f>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	6023      	str	r3, [r4, #0]
	        q[2] = q2;
 8003bc8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003bcc:	f103 0408 	add.w	r4, r3, #8
 8003bd0:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003bd4:	f7fc ff28 	bl	8000a28 <__aeabi_d2f>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	6023      	str	r3, [r4, #0]
	        q[3] = q3;
 8003bdc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003be0:	f103 040c 	add.w	r4, r3, #12
 8003be4:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003be8:	f7fc ff1e 	bl	8000a28 <__aeabi_d2f>
 8003bec:	4603      	mov	r3, r0
 8003bee:	6023      	str	r3, [r4, #0]
 8003bf0:	e002      	b.n	8003bf8 <madgwick+0x1b44>
	        if (a_norm == 0.) return;  // handle NaN
 8003bf2:	bf00      	nop
 8003bf4:	e000      	b.n	8003bf8 <madgwick+0x1b44>
	        if (m_norm == 0.) return;  // handle NaN
 8003bf6:	bf00      	nop

}
 8003bf8:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c02:	bf00      	nop
 8003c04:	3ff00000 	.word	0x3ff00000

08003c08 <kalman_1d>:
TIM_HandleTypeDef htim4;

UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */
void kalman_1d(float KalmanState, float KalmanUncertainty, float KalmanInput, float KalmanMeasurement) {
 8003c08:	b5b0      	push	{r4, r5, r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
  KalmanState=KalmanState+0.006*KalmanInput;
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f7fc fbfe 	bl	8000418 <__aeabi_f2d>
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	460d      	mov	r5, r1
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7fc fbf9 	bl	8000418 <__aeabi_f2d>
 8003c26:	a32a      	add	r3, pc, #168	; (adr r3, 8003cd0 <kalman_1d+0xc8>)
 8003c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2c:	f7fc fc4c 	bl	80004c8 <__aeabi_dmul>
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4620      	mov	r0, r4
 8003c36:	4629      	mov	r1, r5
 8003c38:	f7fc fa90 	bl	800015c <__adddf3>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4610      	mov	r0, r2
 8003c42:	4619      	mov	r1, r3
 8003c44:	f7fc fef0 	bl	8000a28 <__aeabi_d2f>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	60fb      	str	r3, [r7, #12]
  KalmanUncertainty=KalmanUncertainty + 0.004 * 0.004 * 4 * 4;
 8003c4c:	68b8      	ldr	r0, [r7, #8]
 8003c4e:	f7fc fbe3 	bl	8000418 <__aeabi_f2d>
 8003c52:	a321      	add	r3, pc, #132	; (adr r3, 8003cd8 <kalman_1d+0xd0>)
 8003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c58:	f7fc fa80 	bl	800015c <__adddf3>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4610      	mov	r0, r2
 8003c62:	4619      	mov	r1, r3
 8003c64:	f7fc fee0 	bl	8000a28 <__aeabi_d2f>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	60bb      	str	r3, [r7, #8]
  float KalmanGain=KalmanUncertainty * 1/(1*KalmanUncertainty + 3 * 3);
 8003c6c:	491c      	ldr	r1, [pc, #112]	; (8003ce0 <kalman_1d+0xd8>)
 8003c6e:	68b8      	ldr	r0, [r7, #8]
 8003c70:	f7fc ff30 	bl	8000ad4 <__addsf3>
 8003c74:	4603      	mov	r3, r0
 8003c76:	4619      	mov	r1, r3
 8003c78:	68b8      	ldr	r0, [r7, #8]
 8003c7a:	f7fd f8e7 	bl	8000e4c <__aeabi_fdiv>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	617b      	str	r3, [r7, #20]
  KalmanState=KalmanState+KalmanGain * (KalmanMeasurement-KalmanState);
 8003c82:	68f9      	ldr	r1, [r7, #12]
 8003c84:	6838      	ldr	r0, [r7, #0]
 8003c86:	f7fc ff23 	bl	8000ad0 <__aeabi_fsub>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	6979      	ldr	r1, [r7, #20]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fd f828 	bl	8000ce4 <__aeabi_fmul>
 8003c94:	4603      	mov	r3, r0
 8003c96:	4619      	mov	r1, r3
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7fc ff1b 	bl	8000ad4 <__addsf3>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	60fb      	str	r3, [r7, #12]
  KalmanUncertainty=(1-KalmanGain) * KalmanUncertainty;
 8003ca2:	6979      	ldr	r1, [r7, #20]
 8003ca4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003ca8:	f7fc ff12 	bl	8000ad0 <__aeabi_fsub>
 8003cac:	4603      	mov	r3, r0
 8003cae:	4619      	mov	r1, r3
 8003cb0:	68b8      	ldr	r0, [r7, #8]
 8003cb2:	f7fd f817 	bl	8000ce4 <__aeabi_fmul>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	60bb      	str	r3, [r7, #8]
  Kalman1DOutput[0]=KalmanState;
 8003cba:	4a0a      	ldr	r2, [pc, #40]	; (8003ce4 <kalman_1d+0xdc>)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6013      	str	r3, [r2, #0]
  Kalman1DOutput[1]=KalmanUncertainty;
 8003cc0:	4a08      	ldr	r2, [pc, #32]	; (8003ce4 <kalman_1d+0xdc>)
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	6053      	str	r3, [r2, #4]
}
 8003cc6:	bf00      	nop
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bdb0      	pop	{r4, r5, r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	bc6a7efa 	.word	0xbc6a7efa
 8003cd4:	3f789374 	.word	0x3f789374
 8003cd8:	a0b5ed8d 	.word	0xa0b5ed8d
 8003cdc:	3f30c6f7 	.word	0x3f30c6f7
 8003ce0:	41100000 	.word	0x41100000
 8003ce4:	20000108 	.word	0x20000108

08003ce8 <pid_equation>:
void pid_equation(float Error, float P , float I, float D, float PrevError, float PrevIterm) {
 8003ce8:	b5b0      	push	{r4, r5, r7, lr}
 8003cea:	b088      	sub	sp, #32
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]
  float Pterm=P*Error;
 8003cf6:	68f9      	ldr	r1, [r7, #12]
 8003cf8:	68b8      	ldr	r0, [r7, #8]
 8003cfa:	f7fc fff3 	bl	8000ce4 <__aeabi_fmul>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	617b      	str	r3, [r7, #20]
  float Iterm=PrevIterm+I*(Error+PrevError)*0.004/2;
 8003d02:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d04:	f7fc fb88 	bl	8000418 <__aeabi_f2d>
 8003d08:	4604      	mov	r4, r0
 8003d0a:	460d      	mov	r5, r1
 8003d0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f7fc fee0 	bl	8000ad4 <__addsf3>
 8003d14:	4603      	mov	r3, r0
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fc ffe3 	bl	8000ce4 <__aeabi_fmul>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fc fb79 	bl	8000418 <__aeabi_f2d>
 8003d26:	a33a      	add	r3, pc, #232	; (adr r3, 8003e10 <pid_equation+0x128>)
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	f7fc fbcc 	bl	80004c8 <__aeabi_dmul>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4610      	mov	r0, r2
 8003d36:	4619      	mov	r1, r3
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d40:	f7fc fcec 	bl	800071c <__aeabi_ddiv>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4620      	mov	r0, r4
 8003d4a:	4629      	mov	r1, r5
 8003d4c:	f7fc fa06 	bl	800015c <__adddf3>
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	4610      	mov	r0, r2
 8003d56:	4619      	mov	r1, r3
 8003d58:	f7fc fe66 	bl	8000a28 <__aeabi_d2f>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	61fb      	str	r3, [r7, #28]
  if (Iterm > 400) Iterm=400;
 8003d60:	492d      	ldr	r1, [pc, #180]	; (8003e18 <pid_equation+0x130>)
 8003d62:	69f8      	ldr	r0, [r7, #28]
 8003d64:	f7fd f97a 	bl	800105c <__aeabi_fcmpgt>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <pid_equation+0x8c>
 8003d6e:	4b2a      	ldr	r3, [pc, #168]	; (8003e18 <pid_equation+0x130>)
 8003d70:	61fb      	str	r3, [r7, #28]
 8003d72:	e008      	b.n	8003d86 <pid_equation+0x9e>
  else if (Iterm <-400) Iterm=-400;
 8003d74:	4929      	ldr	r1, [pc, #164]	; (8003e1c <pid_equation+0x134>)
 8003d76:	69f8      	ldr	r0, [r7, #28]
 8003d78:	f7fd f952 	bl	8001020 <__aeabi_fcmplt>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <pid_equation+0x9e>
 8003d82:	4b26      	ldr	r3, [pc, #152]	; (8003e1c <pid_equation+0x134>)
 8003d84:	61fb      	str	r3, [r7, #28]
  float Dterm=D*(Error-PrevError)/0.004;
 8003d86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f7fc fea1 	bl	8000ad0 <__aeabi_fsub>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	6839      	ldr	r1, [r7, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fc ffa6 	bl	8000ce4 <__aeabi_fmul>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fc fb3c 	bl	8000418 <__aeabi_f2d>
 8003da0:	a31b      	add	r3, pc, #108	; (adr r3, 8003e10 <pid_equation+0x128>)
 8003da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da6:	f7fc fcb9 	bl	800071c <__aeabi_ddiv>
 8003daa:	4602      	mov	r2, r0
 8003dac:	460b      	mov	r3, r1
 8003dae:	4610      	mov	r0, r2
 8003db0:	4619      	mov	r1, r3
 8003db2:	f7fc fe39 	bl	8000a28 <__aeabi_d2f>
 8003db6:	4603      	mov	r3, r0
 8003db8:	613b      	str	r3, [r7, #16]
  float PIDOutput= Pterm+Iterm+Dterm;
 8003dba:	69f9      	ldr	r1, [r7, #28]
 8003dbc:	6978      	ldr	r0, [r7, #20]
 8003dbe:	f7fc fe89 	bl	8000ad4 <__addsf3>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	6938      	ldr	r0, [r7, #16]
 8003dc8:	f7fc fe84 	bl	8000ad4 <__addsf3>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	61bb      	str	r3, [r7, #24]
  if (PIDOutput>400) PIDOutput=400;
 8003dd0:	4911      	ldr	r1, [pc, #68]	; (8003e18 <pid_equation+0x130>)
 8003dd2:	69b8      	ldr	r0, [r7, #24]
 8003dd4:	f7fd f942 	bl	800105c <__aeabi_fcmpgt>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <pid_equation+0xfc>
 8003dde:	4b0e      	ldr	r3, [pc, #56]	; (8003e18 <pid_equation+0x130>)
 8003de0:	61bb      	str	r3, [r7, #24]
 8003de2:	e008      	b.n	8003df6 <pid_equation+0x10e>
  else if (PIDOutput <-400) PIDOutput=-400;
 8003de4:	490d      	ldr	r1, [pc, #52]	; (8003e1c <pid_equation+0x134>)
 8003de6:	69b8      	ldr	r0, [r7, #24]
 8003de8:	f7fd f91a 	bl	8001020 <__aeabi_fcmplt>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <pid_equation+0x10e>
 8003df2:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <pid_equation+0x134>)
 8003df4:	61bb      	str	r3, [r7, #24]
  PIDReturn[0]=PIDOutput;
 8003df6:	4a0a      	ldr	r2, [pc, #40]	; (8003e20 <pid_equation+0x138>)
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	6013      	str	r3, [r2, #0]
  PIDReturn[1]=Error;
 8003dfc:	4a08      	ldr	r2, [pc, #32]	; (8003e20 <pid_equation+0x138>)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6053      	str	r3, [r2, #4]
  PIDReturn[2]=Iterm;
 8003e02:	4a07      	ldr	r2, [pc, #28]	; (8003e20 <pid_equation+0x138>)
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	6093      	str	r3, [r2, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	3720      	adds	r7, #32
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e10:	d2f1a9fc 	.word	0xd2f1a9fc
 8003e14:	3f70624d 	.word	0x3f70624d
 8003e18:	43c80000 	.word	0x43c80000
 8003e1c:	c3c80000 	.word	0xc3c80000
 8003e20:	20000160 	.word	0x20000160

08003e24 <reset_pid>:

void reset_pid(void) {
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  PrevErrorRateRoll=0; PrevErrorRatePitch=0; PrevErrorRateYaw=0;
 8003e28:	4b15      	ldr	r3, [pc, #84]	; (8003e80 <reset_pid+0x5c>)
 8003e2a:	f04f 0200 	mov.w	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	4b14      	ldr	r3, [pc, #80]	; (8003e84 <reset_pid+0x60>)
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	4b13      	ldr	r3, [pc, #76]	; (8003e88 <reset_pid+0x64>)
 8003e3a:	f04f 0200 	mov.w	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]
  PrevItermRateRoll=0; PrevItermRatePitch=0; PrevItermRateYaw=0;
 8003e40:	4b12      	ldr	r3, [pc, #72]	; (8003e8c <reset_pid+0x68>)
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	4b11      	ldr	r3, [pc, #68]	; (8003e90 <reset_pid+0x6c>)
 8003e4a:	f04f 0200 	mov.w	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	4b10      	ldr	r3, [pc, #64]	; (8003e94 <reset_pid+0x70>)
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
  PrevErrorAngleRoll=0; PrevErrorAnglePitch=0;
 8003e58:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <reset_pid+0x74>)
 8003e5a:	f04f 0200 	mov.w	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	4b0e      	ldr	r3, [pc, #56]	; (8003e9c <reset_pid+0x78>)
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
  PrevItermAngleRoll=0; PrevItermAnglePitch=0;
 8003e68:	4b0d      	ldr	r3, [pc, #52]	; (8003ea0 <reset_pid+0x7c>)
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	4b0c      	ldr	r3, [pc, #48]	; (8003ea4 <reset_pid+0x80>)
 8003e72:	f04f 0200 	mov.w	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]
}
 8003e78:	bf00      	nop
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr
 8003e80:	20000148 	.word	0x20000148
 8003e84:	2000014c 	.word	0x2000014c
 8003e88:	20000150 	.word	0x20000150
 8003e8c:	20000154 	.word	0x20000154
 8003e90:	20000158 	.word	0x20000158
 8003e94:	2000015c 	.word	0x2000015c
 8003e98:	20000184 	.word	0x20000184
 8003e9c:	20000188 	.word	0x20000188
 8003ea0:	2000018c 	.word	0x2000018c
 8003ea4:	20000190 	.word	0x20000190

08003ea8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 8003ea8:	b590      	push	{r4, r7, lr}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af02      	add	r7, sp, #8
 8003eae:	4603      	mov	r3, r0
 8003eb0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_11){
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eb8:	f040 809d 	bne.w	8003ff6 <HAL_GPIO_EXTI_Callback+0x14e>

		tick = __HAL_TIM_GET_COUNTER(&htim4);
 8003ebc:	4b50      	ldr	r3, [pc, #320]	; (8004000 <HAL_GPIO_EXTI_Callback+0x158>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	4b4f      	ldr	r3, [pc, #316]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003ec6:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4,0);
 8003ec8:	4b4d      	ldr	r3, [pc, #308]	; (8004000 <HAL_GPIO_EXTI_Callback+0x158>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	625a      	str	r2, [r3, #36]	; 0x24
		if(tick < 2008){
 8003ed0:	4b4c      	ldr	r3, [pc, #304]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f5b3 6ffb 	cmp.w	r3, #2008	; 0x7d8
 8003ed8:	f280 8086 	bge.w	8003fe8 <HAL_GPIO_EXTI_Callback+0x140>

			if(pulse==2){
 8003edc:	4b4a      	ldr	r3, [pc, #296]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d12c      	bne.n	8003f40 <HAL_GPIO_EXTI_Callback+0x98>
				if(tick<1000 || abs(tick - ch[pulse])>200) ch[pulse]=ch[pulse];
 8003ee6:	4b47      	ldr	r3, [pc, #284]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003eee:	db0e      	blt.n	8003f0e <HAL_GPIO_EXTI_Callback+0x66>
 8003ef0:	4b44      	ldr	r3, [pc, #272]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b44      	ldr	r3, [pc, #272]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	4619      	mov	r1, r3
 8003efc:	4b43      	ldr	r3, [pc, #268]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003efe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bfb8      	it	lt
 8003f08:	425b      	neglt	r3, r3
 8003f0a:	2bc8      	cmp	r3, #200	; 0xc8
 8003f0c:	dd0e      	ble.n	8003f2c <HAL_GPIO_EXTI_Callback+0x84>
 8003f0e:	4b3e      	ldr	r3, [pc, #248]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	461a      	mov	r2, r3
 8003f16:	4b3c      	ldr	r3, [pc, #240]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4b3b      	ldr	r3, [pc, #236]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f24:	4a39      	ldr	r2, [pc, #228]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003f26:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f2a:	e055      	b.n	8003fd8 <HAL_GPIO_EXTI_Callback+0x130>
				else
					ch[pulse]= tick;
 8003f2c:	4b36      	ldr	r3, [pc, #216]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	4619      	mov	r1, r3
 8003f34:	4b33      	ldr	r3, [pc, #204]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a34      	ldr	r2, [pc, #208]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003f3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f3e:	e04b      	b.n	8003fd8 <HAL_GPIO_EXTI_Callback+0x130>
			}
			else if((pulse ==4) || (pulse ==5)){
 8003f40:	4b31      	ldr	r3, [pc, #196]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d004      	beq.n	8003f54 <HAL_GPIO_EXTI_Callback+0xac>
 8003f4a:	4b2f      	ldr	r3, [pc, #188]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b05      	cmp	r3, #5
 8003f52:	d109      	bne.n	8003f68 <HAL_GPIO_EXTI_Callback+0xc0>
				ch[pulse]= tick;
 8003f54:	4b2c      	ldr	r3, [pc, #176]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4b29      	ldr	r3, [pc, #164]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a2a      	ldr	r2, [pc, #168]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003f62:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f66:	e037      	b.n	8003fd8 <HAL_GPIO_EXTI_Callback+0x130>
			}
			else{
//				if(tick<1200 || tick >1700 ) ch[pulse]=ch[pulse];
//				else
				if(tick<1000 || abs(tick - ch[pulse])>200) ch[pulse]=ch[pulse];
 8003f68:	4b26      	ldr	r3, [pc, #152]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f70:	db0e      	blt.n	8003f90 <HAL_GPIO_EXTI_Callback+0xe8>
 8003f72:	4b24      	ldr	r3, [pc, #144]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	4b24      	ldr	r3, [pc, #144]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4b23      	ldr	r3, [pc, #140]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003f80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bfb8      	it	lt
 8003f8a:	425b      	neglt	r3, r3
 8003f8c:	2bc8      	cmp	r3, #200	; 0xc8
 8003f8e:	dd0e      	ble.n	8003fae <HAL_GPIO_EXTI_Callback+0x106>
 8003f90:	4b1d      	ldr	r3, [pc, #116]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	4b1b      	ldr	r3, [pc, #108]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	4b1a      	ldr	r3, [pc, #104]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fa6:	4a19      	ldr	r2, [pc, #100]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003fa8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003fac:	e014      	b.n	8003fd8 <HAL_GPIO_EXTI_Callback+0x130>
				else
					ch[pulse]= mapValue(tick, 1200, 1700, 1000, 2000);
 8003fae:	4b15      	ldr	r3, [pc, #84]	; (8004004 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003fb0:	6818      	ldr	r0, [r3, #0]
 8003fb2:	4b15      	ldr	r3, [pc, #84]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	461c      	mov	r4, r3
 8003fba:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fc4:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8003fc8:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8003fcc:	f000 f820 	bl	8004010 <mapValue>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	4a0e      	ldr	r2, [pc, #56]	; (800400c <HAL_GPIO_EXTI_Callback+0x164>)
 8003fd4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
				//ch[pulse]= tick;
			}

			//ch[pulse]= tick;
			pulse++;
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	3301      	adds	r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	4b09      	ldr	r3, [pc, #36]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003fe4:	701a      	strb	r2, [r3, #0]
			pulse = 0;
		}

	}

}
 8003fe6:	e006      	b.n	8003ff6 <HAL_GPIO_EXTI_Callback+0x14e>
			__HAL_TIM_SET_COUNTER(&htim4,0);
 8003fe8:	4b05      	ldr	r3, [pc, #20]	; (8004000 <HAL_GPIO_EXTI_Callback+0x158>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2200      	movs	r2, #0
 8003fee:	625a      	str	r2, [r3, #36]	; 0x24
			pulse = 0;
 8003ff0:	4b05      	ldr	r3, [pc, #20]	; (8004008 <HAL_GPIO_EXTI_Callback+0x160>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd90      	pop	{r4, r7, pc}
 8003ffe:	bf00      	nop
 8004000:	200003a4 	.word	0x200003a4
 8004004:	20000100 	.word	0x20000100
 8004008:	20000104 	.word	0x20000104
 800400c:	200000e0 	.word	0x200000e0

08004010 <mapValue>:

int mapValue(int value, int inMin, int inMax, int outMin, int outMax) {
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
if (value < inMin) return outMin;
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	429a      	cmp	r2, r3
 8004024:	da01      	bge.n	800402a <mapValue+0x1a>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	e014      	b.n	8004054 <mapValue+0x44>
else if (value > inMax) return outMax;
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	429a      	cmp	r2, r3
 8004030:	dd01      	ble.n	8004036 <mapValue+0x26>
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	e00e      	b.n	8004054 <mapValue+0x44>

return (value - inMin) * (outMax - outMin) / (inMax - inMin) + outMin;
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	69b9      	ldr	r1, [r7, #24]
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	1a8a      	subs	r2, r1, r2
 8004042:	fb03 f202 	mul.w	r2, r3, r2
 8004046:	6879      	ldr	r1, [r7, #4]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	1acb      	subs	r3, r1, r3
 800404c:	fb92 f2f3 	sdiv	r2, r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	4413      	add	r3, r2
}
 8004054:	4618      	mov	r0, r3
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
	...

08004060 <calibrate_gyro>:
void calibrate_gyro(void) {
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  cal_int = 0;                                                                        //Set the cal_int variable to zero.
 8004064:	4b43      	ldr	r3, [pc, #268]	; (8004174 <calibrate_gyro+0x114>)
 8004066:	2200      	movs	r2, #0
 8004068:	601a      	str	r2, [r3, #0]
  if (cal_int != 2000) {
 800406a:	4b42      	ldr	r3, [pc, #264]	; (8004174 <calibrate_gyro+0x114>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004072:	d07d      	beq.n	8004170 <calibrate_gyro+0x110>
    //Let's take multiple gyro data samples so we can determine the average gyro offset (calibration).
    for (cal_int = 0; cal_int < 2000 ; cal_int ++) {                                  //Take 2000 readings for calibration.
 8004074:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <calibrate_gyro+0x114>)
 8004076:	2200      	movs	r2, #0
 8004078:	601a      	str	r2, [r3, #0]
 800407a:	e056      	b.n	800412a <calibrate_gyro+0xca>
      if (cal_int % 25 == 0) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);                    //Change the led status every 125 readings to indicate calibration.
 800407c:	4b3d      	ldr	r3, [pc, #244]	; (8004174 <calibrate_gyro+0x114>)
 800407e:	6819      	ldr	r1, [r3, #0]
 8004080:	4b3d      	ldr	r3, [pc, #244]	; (8004178 <calibrate_gyro+0x118>)
 8004082:	fb83 2301 	smull	r2, r3, r3, r1
 8004086:	10da      	asrs	r2, r3, #3
 8004088:	17cb      	asrs	r3, r1, #31
 800408a:	1ad2      	subs	r2, r2, r3
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	009a      	lsls	r2, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	1aca      	subs	r2, r1, r3
 8004098:	2a00      	cmp	r2, #0
 800409a:	d103      	bne.n	80040a4 <calibrate_gyro+0x44>
 800409c:	2104      	movs	r1, #4
 800409e:	4837      	ldr	r0, [pc, #220]	; (800417c <calibrate_gyro+0x11c>)
 80040a0:	f001 fd0c 	bl	8005abc <HAL_GPIO_TogglePin>
      //gyro_signalen();                                                                //Read the gyro output.
      gyro_get_data();
 80040a4:	f000 f87c 	bl	80041a0 <gyro_get_data>
      gyro_x_cal += gyro_x;                                                     //Ad roll value to gyro_roll_cal.
 80040a8:	4b35      	ldr	r3, [pc, #212]	; (8004180 <calibrate_gyro+0x120>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fc fdc5 	bl	8000c3c <__aeabi_i2f>
 80040b2:	4602      	mov	r2, r0
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <calibrate_gyro+0x124>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fc fd0a 	bl	8000ad4 <__addsf3>
 80040c0:	4603      	mov	r3, r0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fc ffea 	bl	800109c <__aeabi_f2iz>
 80040c8:	4603      	mov	r3, r0
 80040ca:	4a2d      	ldr	r2, [pc, #180]	; (8004180 <calibrate_gyro+0x120>)
 80040cc:	6013      	str	r3, [r2, #0]
      gyro_y_cal += gyro_y;                                                   //Ad pitch value to gyro_pitch_cal.
 80040ce:	4b2e      	ldr	r3, [pc, #184]	; (8004188 <calibrate_gyro+0x128>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fc fdb2 	bl	8000c3c <__aeabi_i2f>
 80040d8:	4602      	mov	r2, r0
 80040da:	4b2c      	ldr	r3, [pc, #176]	; (800418c <calibrate_gyro+0x12c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4619      	mov	r1, r3
 80040e0:	4610      	mov	r0, r2
 80040e2:	f7fc fcf7 	bl	8000ad4 <__addsf3>
 80040e6:	4603      	mov	r3, r0
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fc ffd7 	bl	800109c <__aeabi_f2iz>
 80040ee:	4603      	mov	r3, r0
 80040f0:	4a25      	ldr	r2, [pc, #148]	; (8004188 <calibrate_gyro+0x128>)
 80040f2:	6013      	str	r3, [r2, #0]
      gyro_z_cal += gyro_z;                                                       //Ad yaw value to gyro_yaw_cal.
 80040f4:	4b26      	ldr	r3, [pc, #152]	; (8004190 <calibrate_gyro+0x130>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7fc fd9f 	bl	8000c3c <__aeabi_i2f>
 80040fe:	4602      	mov	r2, r0
 8004100:	4b24      	ldr	r3, [pc, #144]	; (8004194 <calibrate_gyro+0x134>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f7fc fce4 	bl	8000ad4 <__addsf3>
 800410c:	4603      	mov	r3, r0
 800410e:	4618      	mov	r0, r3
 8004110:	f7fc ffc4 	bl	800109c <__aeabi_f2iz>
 8004114:	4603      	mov	r3, r0
 8004116:	4a1e      	ldr	r2, [pc, #120]	; (8004190 <calibrate_gyro+0x130>)
 8004118:	6013      	str	r3, [r2, #0]
      HAL_Delay(4);                                                                       //Small delay to simulate a 250Hz loop during calibration.
 800411a:	2004      	movs	r0, #4
 800411c:	f001 fa00 	bl	8005520 <HAL_Delay>
    for (cal_int = 0; cal_int < 2000 ; cal_int ++) {                                  //Take 2000 readings for calibration.
 8004120:	4b14      	ldr	r3, [pc, #80]	; (8004174 <calibrate_gyro+0x114>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3301      	adds	r3, #1
 8004126:	4a13      	ldr	r2, [pc, #76]	; (8004174 <calibrate_gyro+0x114>)
 8004128:	6013      	str	r3, [r2, #0]
 800412a:	4b12      	ldr	r3, [pc, #72]	; (8004174 <calibrate_gyro+0x114>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004132:	dba3      	blt.n	800407c <calibrate_gyro+0x1c>
    }
    //red_led(HIGH);                                                                     //Set output PB3 low.
    //Now that we have 2000 measures, we need to devide by 2000 to get the average gyro offset.
    gyro_x_cal /= 2000;                                                            //Divide the roll total by 2000.
 8004134:	4b12      	ldr	r3, [pc, #72]	; (8004180 <calibrate_gyro+0x120>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a17      	ldr	r2, [pc, #92]	; (8004198 <calibrate_gyro+0x138>)
 800413a:	fb82 1203 	smull	r1, r2, r2, r3
 800413e:	11d2      	asrs	r2, r2, #7
 8004140:	17db      	asrs	r3, r3, #31
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	4a0e      	ldr	r2, [pc, #56]	; (8004180 <calibrate_gyro+0x120>)
 8004146:	6013      	str	r3, [r2, #0]
    gyro_y_cal /= 2000;                                                           //Divide the pitch total by 2000.
 8004148:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <calibrate_gyro+0x128>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a12      	ldr	r2, [pc, #72]	; (8004198 <calibrate_gyro+0x138>)
 800414e:	fb82 1203 	smull	r1, r2, r2, r3
 8004152:	11d2      	asrs	r2, r2, #7
 8004154:	17db      	asrs	r3, r3, #31
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	4a0b      	ldr	r2, [pc, #44]	; (8004188 <calibrate_gyro+0x128>)
 800415a:	6013      	str	r3, [r2, #0]
    gyro_z_cal /= 2000;                                                             //Divide the yaw total by 2000.
 800415c:	4b0c      	ldr	r3, [pc, #48]	; (8004190 <calibrate_gyro+0x130>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a0d      	ldr	r2, [pc, #52]	; (8004198 <calibrate_gyro+0x138>)
 8004162:	fb82 1203 	smull	r1, r2, r2, r3
 8004166:	11d2      	asrs	r2, r2, #7
 8004168:	17db      	asrs	r3, r3, #31
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	4a08      	ldr	r2, [pc, #32]	; (8004190 <calibrate_gyro+0x130>)
 800416e:	6013      	str	r3, [r2, #0]
  }
}
 8004170:	bf00      	nop
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20000278 	.word	0x20000278
 8004178:	51eb851f 	.word	0x51eb851f
 800417c:	40010c00 	.word	0x40010c00
 8004180:	2000027c 	.word	0x2000027c
 8004184:	2000028c 	.word	0x2000028c
 8004188:	20000280 	.word	0x20000280
 800418c:	20000290 	.word	0x20000290
 8004190:	20000284 	.word	0x20000284
 8004194:	20000294 	.word	0x20000294
 8004198:	10624dd3 	.word	0x10624dd3
 800419c:	00000000 	.word	0x00000000

080041a0 <gyro_get_data>:
		 }

	 }

}
void gyro_get_data(){
 80041a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041a4:	af00      	add	r7, sp, #0
//	HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDR, GYRO_XOUT_H, 1, Gyro_Val_Raw, 6, 1000);
//
//	gyro_x = (int16_t) (Gyro_Val_Raw[0] << 8 | Gyro_Val_Raw [1]);
//	gyro_y = (int16_t) (Gyro_Val_Raw[2] << 8 | Gyro_Val_Raw [3]);
//	gyro_z = (int16_t) (Gyro_Val_Raw[4] << 8 | Gyro_Val_Raw [5]);
	 update_accel_gyro(&mpu);
 80041a6:	4858      	ldr	r0, [pc, #352]	; (8004308 <gyro_get_data+0x168>)
 80041a8:	f7fd fa4e 	bl	8001648 <update_accel_gyro>

	 gyro_x=mpu.g[0];
 80041ac:	4b56      	ldr	r3, [pc, #344]	; (8004308 <gyro_get_data+0x168>)
 80041ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b0:	4a56      	ldr	r2, [pc, #344]	; (800430c <gyro_get_data+0x16c>)
 80041b2:	6013      	str	r3, [r2, #0]
	 gyro_y=mpu.g[1];
 80041b4:	4b54      	ldr	r3, [pc, #336]	; (8004308 <gyro_get_data+0x168>)
 80041b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041b8:	4a55      	ldr	r2, [pc, #340]	; (8004310 <gyro_get_data+0x170>)
 80041ba:	6013      	str	r3, [r2, #0]
	 gyro_z=mpu.g[2];
 80041bc:	4b52      	ldr	r3, [pc, #328]	; (8004308 <gyro_get_data+0x168>)
 80041be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041c2:	4a54      	ldr	r2, [pc, #336]	; (8004314 <gyro_get_data+0x174>)
 80041c4:	6013      	str	r3, [r2, #0]


	  AccX=mpu.a[0];
 80041c6:	4b50      	ldr	r3, [pc, #320]	; (8004308 <gyro_get_data+0x168>)
 80041c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041ca:	4a53      	ldr	r2, [pc, #332]	; (8004318 <gyro_get_data+0x178>)
 80041cc:	6013      	str	r3, [r2, #0]
	  AccY=mpu.a[1];
 80041ce:	4b4e      	ldr	r3, [pc, #312]	; (8004308 <gyro_get_data+0x168>)
 80041d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d2:	4a52      	ldr	r2, [pc, #328]	; (800431c <gyro_get_data+0x17c>)
 80041d4:	6013      	str	r3, [r2, #0]
	  AccZ=mpu.a[2];
 80041d6:	4b4c      	ldr	r3, [pc, #304]	; (8004308 <gyro_get_data+0x168>)
 80041d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041da:	4a51      	ldr	r2, [pc, #324]	; (8004320 <gyro_get_data+0x180>)
 80041dc:	6013      	str	r3, [r2, #0]
	  AngleRoll=atan(AccY/sqrt(AccX*AccX+AccZ*AccZ))*1/(3.142/180);
 80041de:	4b4f      	ldr	r3, [pc, #316]	; (800431c <gyro_get_data+0x17c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7fc f918 	bl	8000418 <__aeabi_f2d>
 80041e8:	4680      	mov	r8, r0
 80041ea:	4689      	mov	r9, r1
 80041ec:	4b4a      	ldr	r3, [pc, #296]	; (8004318 <gyro_get_data+0x178>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a49      	ldr	r2, [pc, #292]	; (8004318 <gyro_get_data+0x178>)
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	4611      	mov	r1, r2
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fc fd74 	bl	8000ce4 <__aeabi_fmul>
 80041fc:	4603      	mov	r3, r0
 80041fe:	461e      	mov	r6, r3
 8004200:	4b47      	ldr	r3, [pc, #284]	; (8004320 <gyro_get_data+0x180>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a46      	ldr	r2, [pc, #280]	; (8004320 <gyro_get_data+0x180>)
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	4611      	mov	r1, r2
 800420a:	4618      	mov	r0, r3
 800420c:	f7fc fd6a 	bl	8000ce4 <__aeabi_fmul>
 8004210:	4603      	mov	r3, r0
 8004212:	4619      	mov	r1, r3
 8004214:	4630      	mov	r0, r6
 8004216:	f7fc fc5d 	bl	8000ad4 <__addsf3>
 800421a:	4603      	mov	r3, r0
 800421c:	4618      	mov	r0, r3
 800421e:	f7fc f8fb 	bl	8000418 <__aeabi_f2d>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4610      	mov	r0, r2
 8004228:	4619      	mov	r1, r3
 800422a:	f004 f972 	bl	8008512 <sqrt>
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	4640      	mov	r0, r8
 8004234:	4649      	mov	r1, r9
 8004236:	f7fc fa71 	bl	800071c <__aeabi_ddiv>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4610      	mov	r0, r2
 8004240:	4619      	mov	r1, r3
 8004242:	f003 ffd9 	bl	80081f8 <atan>
 8004246:	a32e      	add	r3, pc, #184	; (adr r3, 8004300 <gyro_get_data+0x160>)
 8004248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424c:	f7fc fa66 	bl	800071c <__aeabi_ddiv>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4610      	mov	r0, r2
 8004256:	4619      	mov	r1, r3
 8004258:	f7fc fbe6 	bl	8000a28 <__aeabi_d2f>
 800425c:	4603      	mov	r3, r0
 800425e:	4a31      	ldr	r2, [pc, #196]	; (8004324 <gyro_get_data+0x184>)
 8004260:	6013      	str	r3, [r2, #0]
	  AnglePitch=-atan(AccX/sqrt(AccY*AccY+AccZ*AccZ))*1/(3.142/180);
 8004262:	4b2d      	ldr	r3, [pc, #180]	; (8004318 <gyro_get_data+0x178>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4618      	mov	r0, r3
 8004268:	f7fc f8d6 	bl	8000418 <__aeabi_f2d>
 800426c:	4680      	mov	r8, r0
 800426e:	4689      	mov	r9, r1
 8004270:	4b2a      	ldr	r3, [pc, #168]	; (800431c <gyro_get_data+0x17c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a29      	ldr	r2, [pc, #164]	; (800431c <gyro_get_data+0x17c>)
 8004276:	6812      	ldr	r2, [r2, #0]
 8004278:	4611      	mov	r1, r2
 800427a:	4618      	mov	r0, r3
 800427c:	f7fc fd32 	bl	8000ce4 <__aeabi_fmul>
 8004280:	4603      	mov	r3, r0
 8004282:	461e      	mov	r6, r3
 8004284:	4b26      	ldr	r3, [pc, #152]	; (8004320 <gyro_get_data+0x180>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a25      	ldr	r2, [pc, #148]	; (8004320 <gyro_get_data+0x180>)
 800428a:	6812      	ldr	r2, [r2, #0]
 800428c:	4611      	mov	r1, r2
 800428e:	4618      	mov	r0, r3
 8004290:	f7fc fd28 	bl	8000ce4 <__aeabi_fmul>
 8004294:	4603      	mov	r3, r0
 8004296:	4619      	mov	r1, r3
 8004298:	4630      	mov	r0, r6
 800429a:	f7fc fc1b 	bl	8000ad4 <__addsf3>
 800429e:	4603      	mov	r3, r0
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7fc f8b9 	bl	8000418 <__aeabi_f2d>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4610      	mov	r0, r2
 80042ac:	4619      	mov	r1, r3
 80042ae:	f004 f930 	bl	8008512 <sqrt>
 80042b2:	4602      	mov	r2, r0
 80042b4:	460b      	mov	r3, r1
 80042b6:	4640      	mov	r0, r8
 80042b8:	4649      	mov	r1, r9
 80042ba:	f7fc fa2f 	bl	800071c <__aeabi_ddiv>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4610      	mov	r0, r2
 80042c4:	4619      	mov	r1, r3
 80042c6:	f003 ff97 	bl	80081f8 <atan>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4614      	mov	r4, r2
 80042d0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80042d4:	a30a      	add	r3, pc, #40	; (adr r3, 8004300 <gyro_get_data+0x160>)
 80042d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042da:	4620      	mov	r0, r4
 80042dc:	4629      	mov	r1, r5
 80042de:	f7fc fa1d 	bl	800071c <__aeabi_ddiv>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	f7fc fb9d 	bl	8000a28 <__aeabi_d2f>
 80042ee:	4603      	mov	r3, r0
 80042f0:	4a0d      	ldr	r2, [pc, #52]	; (8004328 <gyro_get_data+0x188>)
 80042f2:	6013      	str	r3, [r2, #0]
	//gyro_x *= -1;
//	gyro_y *= -1;
	//gyro_z *= -1;

}
 80042f4:	bf00      	nop
 80042f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042fa:	bf00      	nop
 80042fc:	f3af 8000 	nop.w
 8004300:	80fa7e3f 	.word	0x80fa7e3f
 8004304:	3f91dfde 	.word	0x3f91dfde
 8004308:	2000019c 	.word	0x2000019c
 800430c:	2000028c 	.word	0x2000028c
 8004310:	20000290 	.word	0x20000290
 8004314:	20000294 	.word	0x20000294
 8004318:	20000298 	.word	0x20000298
 800431c:	2000029c 	.word	0x2000029c
 8004320:	200002a0 	.word	0x200002a0
 8004324:	20000110 	.word	0x20000110
 8004328:	20000114 	.word	0x20000114
 800432c:	00000000 	.word	0x00000000

08004330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004330:	b5b0      	push	{r4, r5, r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004336:	f001 f891 	bl	800545c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800433a:	f000 fcab 	bl	8004c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  MX_TIM4_Init();
 800433e:	f000 fde3 	bl	8004f08 <MX_TIM4_Init>
  MX_TIM3_Init();
 8004342:	f000 fd67 	bl	8004e14 <MX_TIM3_Init>
  MX_I2C1_Init();
 8004346:	f000 fceb 	bl	8004d20 <MX_I2C1_Init>
  MX_TIM2_Init();
 800434a:	f000 fd17 	bl	8004d7c <MX_TIM2_Init>
  MX_GPIO_Init();
 800434e:	f000 fe53 	bl	8004ff8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8004352:	f000 fe27 	bl	8004fa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8004356:	481e      	ldr	r0, [pc, #120]	; (80043d0 <main+0xa0>)
 8004358:	f003 f876 	bl	8007448 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 800435c:	481d      	ldr	r0, [pc, #116]	; (80043d4 <main+0xa4>)
 800435e:	f003 f873 	bl	8007448 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004362:	2100      	movs	r1, #0
 8004364:	481c      	ldr	r0, [pc, #112]	; (80043d8 <main+0xa8>)
 8004366:	f003 f909 	bl	800757c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800436a:	2104      	movs	r1, #4
 800436c:	481a      	ldr	r0, [pc, #104]	; (80043d8 <main+0xa8>)
 800436e:	f003 f905 	bl	800757c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004372:	2108      	movs	r1, #8
 8004374:	4818      	ldr	r0, [pc, #96]	; (80043d8 <main+0xa8>)
 8004376:	f003 f901 	bl	800757c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800437a:	210c      	movs	r1, #12
 800437c:	4816      	ldr	r0, [pc, #88]	; (80043d8 <main+0xa8>)
 800437e:	f003 f8fd 	bl	800757c <HAL_TIM_PWM_Start>
    HAL_Delay(10);
 8004382:	200a      	movs	r0, #10
 8004384:	f001 f8cc 	bl	8005520 <HAL_Delay>
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8004388:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <main+0xa8>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2200      	movs	r2, #0
 800438e:	635a      	str	r2, [r3, #52]	; 0x34
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
 8004390:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <main+0xa8>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8004398:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <main+0xa8>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2200      	movs	r2, #0
 800439e:	63da      	str	r2, [r3, #60]	; 0x3c
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 80043a0:	4b0d      	ldr	r3, [pc, #52]	; (80043d8 <main+0xa8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2200      	movs	r2, #0
 80043a6:	641a      	str	r2, [r3, #64]	; 0x40
     HAL_Delay(10);
 80043a8:	200a      	movs	r0, #10
 80043aa:	f001 f8b9 	bl	8005520 <HAL_Delay>
     //gyro_setup();
     MPU9250SetDefault(&mpu);
 80043ae:	480b      	ldr	r0, [pc, #44]	; (80043dc <main+0xac>)
 80043b0:	f7fd fd5a 	bl	8001e68 <MPU9250SetDefault>
          while(!(setupMPU(&mpu, MPU9250_ADDRESS)==1)) {
 80043b4:	bf00      	nop
 80043b6:	21d0      	movs	r1, #208	; 0xd0
 80043b8:	4808      	ldr	r0, [pc, #32]	; (80043dc <main+0xac>)
 80043ba:	f7fc fe95 	bl	80010e8 <setupMPU>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d1f8      	bne.n	80043b6 <main+0x86>
         //	 int i;
         //	 for (i=0;i<50;i++){HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);}
          }
          HAL_Delay(100);
 80043c4:	2064      	movs	r0, #100	; 0x64
 80043c6:	f001 f8ab 	bl	8005520 <HAL_Delay>
//
          int i;
          for(i=0;i<100;i++){
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	e018      	b.n	8004402 <main+0xd2>
 80043d0:	200003a4 	.word	0x200003a4
 80043d4:	20000314 	.word	0x20000314
 80043d8:	2000035c 	.word	0x2000035c
 80043dc:	2000019c 	.word	0x2000019c
               if(updateMPU(&mpu)==1){
 80043e0:	48b7      	ldr	r0, [pc, #732]	; (80046c0 <main+0x390>)
 80043e2:	f7fc ff15 	bl	8001210 <updateMPU>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d107      	bne.n	80043fc <main+0xcc>
              	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,1);
 80043ec:	2201      	movs	r2, #1
 80043ee:	2104      	movs	r1, #4
 80043f0:	48b4      	ldr	r0, [pc, #720]	; (80046c4 <main+0x394>)
 80043f2:	f001 fb4b 	bl	8005a8c <HAL_GPIO_WritePin>
              	 HAL_Delay(100);
 80043f6:	2064      	movs	r0, #100	; 0x64
 80043f8:	f001 f892 	bl	8005520 <HAL_Delay>
          for(i=0;i<100;i++){
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	3301      	adds	r3, #1
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2b63      	cmp	r3, #99	; 0x63
 8004406:	ddeb      	ble.n	80043e0 <main+0xb0>
               }
           }

          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8004408:	2200      	movs	r2, #0
 800440a:	2104      	movs	r1, #4
 800440c:	48ad      	ldr	r0, [pc, #692]	; (80046c4 <main+0x394>)
 800440e:	f001 fb3d 	bl	8005a8c <HAL_GPIO_WritePin>
          HAL_Delay(2000);
 8004412:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004416:	f001 f883 	bl	8005520 <HAL_Delay>
          calibrate_gyro();
 800441a:	f7ff fe21 	bl	8004060 <calibrate_gyro>
          loop_timer = __HAL_TIM_GET_COUNTER(&htim2);
 800441e:	4baa      	ldr	r3, [pc, #680]	; (80046c8 <main+0x398>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	b29a      	uxth	r2, r3
 8004426:	4ba9      	ldr	r3, [pc, #676]	; (80046cc <main+0x39c>)
 8004428:	801a      	strh	r2, [r3, #0]
          ch[2]=1000;
 800442a:	4ba9      	ldr	r3, [pc, #676]	; (80046d0 <main+0x3a0>)
 800442c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004430:	609a      	str	r2, [r3, #8]
          ch[0]=1500;
 8004432:	4ba7      	ldr	r3, [pc, #668]	; (80046d0 <main+0x3a0>)
 8004434:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004438:	601a      	str	r2, [r3, #0]
          ch[1]=1500;
 800443a:	4ba5      	ldr	r3, [pc, #660]	; (80046d0 <main+0x3a0>)
 800443c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004440:	605a      	str	r2, [r3, #4]
          ch[3]=1500;
 8004442:	4ba3      	ldr	r3, [pc, #652]	; (80046d0 <main+0x3a0>)
 8004444:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004448:	60da      	str	r2, [r3, #12]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//uint32_t dau = HAL_GetTick();
	  	  gyro_get_data();
 800444a:	f7ff fea9 	bl	80041a0 <gyro_get_data>
	  	  gyro_x = gyro_x - 2.58;
 800444e:	4ba1      	ldr	r3, [pc, #644]	; (80046d4 <main+0x3a4>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f7fb ffe0 	bl	8000418 <__aeabi_f2d>
 8004458:	a38d      	add	r3, pc, #564	; (adr r3, 8004690 <main+0x360>)
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f7fb fe7b 	bl	8000158 <__aeabi_dsub>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	f7fc fadd 	bl	8000a28 <__aeabi_d2f>
 800446e:	4603      	mov	r3, r0
 8004470:	4a98      	ldr	r2, [pc, #608]	; (80046d4 <main+0x3a4>)
 8004472:	6013      	str	r3, [r2, #0]
	  	  gyro_y = gyro_y + 2.05;
 8004474:	4b98      	ldr	r3, [pc, #608]	; (80046d8 <main+0x3a8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f7fb ffcd 	bl	8000418 <__aeabi_f2d>
 800447e:	a386      	add	r3, pc, #536	; (adr r3, 8004698 <main+0x368>)
 8004480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004484:	f7fb fe6a 	bl	800015c <__adddf3>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4610      	mov	r0, r2
 800448e:	4619      	mov	r1, r3
 8004490:	f7fc faca 	bl	8000a28 <__aeabi_d2f>
 8004494:	4603      	mov	r3, r0
 8004496:	4a90      	ldr	r2, [pc, #576]	; (80046d8 <main+0x3a8>)
 8004498:	6013      	str	r3, [r2, #0]
	  	  gyro_z = gyro_z + 0.2;
 800449a:	4b90      	ldr	r3, [pc, #576]	; (80046dc <main+0x3ac>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fb ffba 	bl	8000418 <__aeabi_f2d>
 80044a4:	a37e      	add	r3, pc, #504	; (adr r3, 80046a0 <main+0x370>)
 80044a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044aa:	f7fb fe57 	bl	800015c <__adddf3>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4610      	mov	r0, r2
 80044b4:	4619      	mov	r1, r3
 80044b6:	f7fc fab7 	bl	8000a28 <__aeabi_d2f>
 80044ba:	4603      	mov	r3, r0
 80044bc:	4a87      	ldr	r2, [pc, #540]	; (80046dc <main+0x3ac>)
 80044be:	6013      	str	r3, [r2, #0]
 	  	  receiver_input_channel_1 = ch[2]; //thr
 80044c0:	4b83      	ldr	r3, [pc, #524]	; (80046d0 <main+0x3a0>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	4a86      	ldr	r2, [pc, #536]	; (80046e0 <main+0x3b0>)
 80044c6:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_2 = 1500;//ch[0]; //roll
 80044c8:	4b86      	ldr	r3, [pc, #536]	; (80046e4 <main+0x3b4>)
 80044ca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80044ce:	601a      	str	r2, [r3, #0]
	 	  receiver_input_channel_3 = 1500;//ch[1];	//pitch
 80044d0:	4b85      	ldr	r3, [pc, #532]	; (80046e8 <main+0x3b8>)
 80044d2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80044d6:	601a      	str	r2, [r3, #0]
	 	  receiver_input_channel_4 = 1500;//ch[3]; //yaw
 80044d8:	4b84      	ldr	r3, [pc, #528]	; (80046ec <main+0x3bc>)
 80044da:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80044de:	601a      	str	r2, [r3, #0]
	 	  receiver_input_channel_5 = ch[4];	 //sw left
 80044e0:	4b7b      	ldr	r3, [pc, #492]	; (80046d0 <main+0x3a0>)
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	4a82      	ldr	r2, [pc, #520]	; (80046f0 <main+0x3c0>)
 80044e6:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_6 = ch[5]; //sw right
 80044e8:	4b79      	ldr	r3, [pc, #484]	; (80046d0 <main+0x3a0>)
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	4a81      	ldr	r2, [pc, #516]	; (80046f4 <main+0x3c4>)
 80044ee:	6013      	str	r3, [r2, #0]

	 	gyro_pitch_input 	= ( gyro_pitch_input * 0.7 ) + (float)( gyro_y  * 0.3);
 80044f0:	4b81      	ldr	r3, [pc, #516]	; (80046f8 <main+0x3c8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fb ff8f 	bl	8000418 <__aeabi_f2d>
 80044fa:	a36b      	add	r3, pc, #428	; (adr r3, 80046a8 <main+0x378>)
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f7fb ffe2 	bl	80004c8 <__aeabi_dmul>
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4614      	mov	r4, r2
 800450a:	461d      	mov	r5, r3
 800450c:	4b72      	ldr	r3, [pc, #456]	; (80046d8 <main+0x3a8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fb ff81 	bl	8000418 <__aeabi_f2d>
 8004516:	a366      	add	r3, pc, #408	; (adr r3, 80046b0 <main+0x380>)
 8004518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451c:	f7fb ffd4 	bl	80004c8 <__aeabi_dmul>
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	4610      	mov	r0, r2
 8004526:	4619      	mov	r1, r3
 8004528:	f7fc fa7e 	bl	8000a28 <__aeabi_d2f>
 800452c:	4603      	mov	r3, r0
 800452e:	4618      	mov	r0, r3
 8004530:	f7fb ff72 	bl	8000418 <__aeabi_f2d>
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	4620      	mov	r0, r4
 800453a:	4629      	mov	r1, r5
 800453c:	f7fb fe0e 	bl	800015c <__adddf3>
 8004540:	4602      	mov	r2, r0
 8004542:	460b      	mov	r3, r1
 8004544:	4610      	mov	r0, r2
 8004546:	4619      	mov	r1, r3
 8004548:	f7fc fa6e 	bl	8000a28 <__aeabi_d2f>
 800454c:	4603      	mov	r3, r0
 800454e:	4a6a      	ldr	r2, [pc, #424]	; (80046f8 <main+0x3c8>)
 8004550:	6013      	str	r3, [r2, #0]
	 	gyro_roll_input 	= ( gyro_roll_input * 0.7 ) + (float)( gyro_x  * 0.3);
 8004552:	4b6a      	ldr	r3, [pc, #424]	; (80046fc <main+0x3cc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fb ff5e 	bl	8000418 <__aeabi_f2d>
 800455c:	a352      	add	r3, pc, #328	; (adr r3, 80046a8 <main+0x378>)
 800455e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004562:	f7fb ffb1 	bl	80004c8 <__aeabi_dmul>
 8004566:	4602      	mov	r2, r0
 8004568:	460b      	mov	r3, r1
 800456a:	4614      	mov	r4, r2
 800456c:	461d      	mov	r5, r3
 800456e:	4b59      	ldr	r3, [pc, #356]	; (80046d4 <main+0x3a4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7fb ff50 	bl	8000418 <__aeabi_f2d>
 8004578:	a34d      	add	r3, pc, #308	; (adr r3, 80046b0 <main+0x380>)
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f7fb ffa3 	bl	80004c8 <__aeabi_dmul>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4610      	mov	r0, r2
 8004588:	4619      	mov	r1, r3
 800458a:	f7fc fa4d 	bl	8000a28 <__aeabi_d2f>
 800458e:	4603      	mov	r3, r0
 8004590:	4618      	mov	r0, r3
 8004592:	f7fb ff41 	bl	8000418 <__aeabi_f2d>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4620      	mov	r0, r4
 800459c:	4629      	mov	r1, r5
 800459e:	f7fb fddd 	bl	800015c <__adddf3>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4610      	mov	r0, r2
 80045a8:	4619      	mov	r1, r3
 80045aa:	f7fc fa3d 	bl	8000a28 <__aeabi_d2f>
 80045ae:	4603      	mov	r3, r0
 80045b0:	4a52      	ldr	r2, [pc, #328]	; (80046fc <main+0x3cc>)
 80045b2:	6013      	str	r3, [r2, #0]
	 	gyro_yaw_input 	= ( gyro_yaw_input * 0.7 ) + (float)( gyro_z  * 0.3);
 80045b4:	4b52      	ldr	r3, [pc, #328]	; (8004700 <main+0x3d0>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fb ff2d 	bl	8000418 <__aeabi_f2d>
 80045be:	a33a      	add	r3, pc, #232	; (adr r3, 80046a8 <main+0x378>)
 80045c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c4:	f7fb ff80 	bl	80004c8 <__aeabi_dmul>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4614      	mov	r4, r2
 80045ce:	461d      	mov	r5, r3
 80045d0:	4b42      	ldr	r3, [pc, #264]	; (80046dc <main+0x3ac>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fb ff1f 	bl	8000418 <__aeabi_f2d>
 80045da:	a335      	add	r3, pc, #212	; (adr r3, 80046b0 <main+0x380>)
 80045dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e0:	f7fb ff72 	bl	80004c8 <__aeabi_dmul>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4610      	mov	r0, r2
 80045ea:	4619      	mov	r1, r3
 80045ec:	f7fc fa1c 	bl	8000a28 <__aeabi_d2f>
 80045f0:	4603      	mov	r3, r0
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fb ff10 	bl	8000418 <__aeabi_f2d>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	4620      	mov	r0, r4
 80045fe:	4629      	mov	r1, r5
 8004600:	f7fb fdac 	bl	800015c <__adddf3>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	4610      	mov	r0, r2
 800460a:	4619      	mov	r1, r3
 800460c:	f7fc fa0c 	bl	8000a28 <__aeabi_d2f>
 8004610:	4603      	mov	r3, r0
 8004612:	4a3b      	ldr	r2, [pc, #236]	; (8004700 <main+0x3d0>)
 8004614:	6013      	str	r3, [r2, #0]
//	 	 angle_roll_acc_1 -= -0.427;		// -1
//
	 	//angle_pitch_acc = Kalman_getAngle_pitch((-(mpu.rpy[1] + 1.57)), mpu.g[1], 0.006);//(-(mpu.rpy[1] + 1.42));
	 	//angle_roll_acc = Kalman_getAngle_roll((mpu.rpy[0] + 0.38), mpu.g[0], 0.006);//(mpu.rpy[0] + 0.38);

	 		kalman_1d(KalmanAngleRoll, KalmanUncertaintyAngleRoll, gyro_x, AngleRoll);
 8004616:	4b3b      	ldr	r3, [pc, #236]	; (8004704 <main+0x3d4>)
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	4b3b      	ldr	r3, [pc, #236]	; (8004708 <main+0x3d8>)
 800461c:	6819      	ldr	r1, [r3, #0]
 800461e:	4b2d      	ldr	r3, [pc, #180]	; (80046d4 <main+0x3a4>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b3a      	ldr	r3, [pc, #232]	; (800470c <main+0x3dc>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f7ff faef 	bl	8003c08 <kalman_1d>
	 		KalmanAngleRoll=Kalman1DOutput[0]; KalmanUncertaintyAngleRoll=Kalman1DOutput[1];
 800462a:	4b39      	ldr	r3, [pc, #228]	; (8004710 <main+0x3e0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a35      	ldr	r2, [pc, #212]	; (8004704 <main+0x3d4>)
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	4b37      	ldr	r3, [pc, #220]	; (8004710 <main+0x3e0>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	4a34      	ldr	r2, [pc, #208]	; (8004708 <main+0x3d8>)
 8004638:	6013      	str	r3, [r2, #0]

	 		kalman_1d(KalmanAnglePitch, KalmanUncertaintyAnglePitch, gyro_y, AnglePitch);
 800463a:	4b36      	ldr	r3, [pc, #216]	; (8004714 <main+0x3e4>)
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	4b36      	ldr	r3, [pc, #216]	; (8004718 <main+0x3e8>)
 8004640:	6819      	ldr	r1, [r3, #0]
 8004642:	4b25      	ldr	r3, [pc, #148]	; (80046d8 <main+0x3a8>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	4b35      	ldr	r3, [pc, #212]	; (800471c <main+0x3ec>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f7ff fadd 	bl	8003c08 <kalman_1d>
	 		KalmanAnglePitch=Kalman1DOutput[0]; KalmanUncertaintyAnglePitch=Kalman1DOutput[1];
 800464e:	4b30      	ldr	r3, [pc, #192]	; (8004710 <main+0x3e0>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a30      	ldr	r2, [pc, #192]	; (8004714 <main+0x3e4>)
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	4b2e      	ldr	r3, [pc, #184]	; (8004710 <main+0x3e0>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	4a2f      	ldr	r2, [pc, #188]	; (8004718 <main+0x3e8>)
 800465c:	6013      	str	r3, [r2, #0]

	 		DesiredAngleRoll=0.10*(receiver_input_channel_2-1500);
 800465e:	4b21      	ldr	r3, [pc, #132]	; (80046e4 <main+0x3b4>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8004666:	4618      	mov	r0, r3
 8004668:	f7fb fec4 	bl	80003f4 <__aeabi_i2d>
 800466c:	a312      	add	r3, pc, #72	; (adr r3, 80046b8 <main+0x388>)
 800466e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004672:	f7fb ff29 	bl	80004c8 <__aeabi_dmul>
 8004676:	4602      	mov	r2, r0
 8004678:	460b      	mov	r3, r1
 800467a:	4610      	mov	r0, r2
 800467c:	4619      	mov	r1, r3
 800467e:	f7fc f9d3 	bl	8000a28 <__aeabi_d2f>
 8004682:	4603      	mov	r3, r0
 8004684:	4a26      	ldr	r2, [pc, #152]	; (8004720 <main+0x3f0>)
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	e04c      	b.n	8004724 <main+0x3f4>
 800468a:	bf00      	nop
 800468c:	f3af 8000 	nop.w
 8004690:	0a3d70a4 	.word	0x0a3d70a4
 8004694:	4004a3d7 	.word	0x4004a3d7
 8004698:	66666666 	.word	0x66666666
 800469c:	40006666 	.word	0x40006666
 80046a0:	9999999a 	.word	0x9999999a
 80046a4:	3fc99999 	.word	0x3fc99999
 80046a8:	66666666 	.word	0x66666666
 80046ac:	3fe66666 	.word	0x3fe66666
 80046b0:	33333333 	.word	0x33333333
 80046b4:	3fd33333 	.word	0x3fd33333
 80046b8:	9999999a 	.word	0x9999999a
 80046bc:	3fb99999 	.word	0x3fb99999
 80046c0:	2000019c 	.word	0x2000019c
 80046c4:	40010c00 	.word	0x40010c00
 80046c8:	20000314 	.word	0x20000314
 80046cc:	20000288 	.word	0x20000288
 80046d0:	200000e0 	.word	0x200000e0
 80046d4:	2000028c 	.word	0x2000028c
 80046d8:	20000290 	.word	0x20000290
 80046dc:	20000294 	.word	0x20000294
 80046e0:	2000025c 	.word	0x2000025c
 80046e4:	20000260 	.word	0x20000260
 80046e8:	20000264 	.word	0x20000264
 80046ec:	20000268 	.word	0x20000268
 80046f0:	2000026c 	.word	0x2000026c
 80046f4:	20000270 	.word	0x20000270
 80046f8:	200002a8 	.word	0x200002a8
 80046fc:	200002a4 	.word	0x200002a4
 8004700:	200002ac 	.word	0x200002ac
 8004704:	20000118 	.word	0x20000118
 8004708:	20000008 	.word	0x20000008
 800470c:	20000110 	.word	0x20000110
 8004710:	20000108 	.word	0x20000108
 8004714:	2000011c 	.word	0x2000011c
 8004718:	2000000c 	.word	0x2000000c
 800471c:	20000114 	.word	0x20000114
 8004720:	20000120 	.word	0x20000120
	 		DesiredAnglePitch=0.10*(receiver_input_channel_3-1500);
 8004724:	4b8e      	ldr	r3, [pc, #568]	; (8004960 <main+0x630>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800472c:	4618      	mov	r0, r3
 800472e:	f7fb fe61 	bl	80003f4 <__aeabi_i2d>
 8004732:	a387      	add	r3, pc, #540	; (adr r3, 8004950 <main+0x620>)
 8004734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004738:	f7fb fec6 	bl	80004c8 <__aeabi_dmul>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4610      	mov	r0, r2
 8004742:	4619      	mov	r1, r3
 8004744:	f7fc f970 	bl	8000a28 <__aeabi_d2f>
 8004748:	4603      	mov	r3, r0
 800474a:	4a86      	ldr	r2, [pc, #536]	; (8004964 <main+0x634>)
 800474c:	6013      	str	r3, [r2, #0]
	 		DesiredRateYaw=0.15*(receiver_input_channel_4-1500);
 800474e:	4b86      	ldr	r3, [pc, #536]	; (8004968 <main+0x638>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8004756:	4618      	mov	r0, r3
 8004758:	f7fb fe4c 	bl	80003f4 <__aeabi_i2d>
 800475c:	a37e      	add	r3, pc, #504	; (adr r3, 8004958 <main+0x628>)
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	f7fb feb1 	bl	80004c8 <__aeabi_dmul>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	f7fc f95b 	bl	8000a28 <__aeabi_d2f>
 8004772:	4603      	mov	r3, r0
 8004774:	4a7d      	ldr	r2, [pc, #500]	; (800496c <main+0x63c>)
 8004776:	6013      	str	r3, [r2, #0]

	 		ErrorAngleRoll=DesiredAngleRoll-KalmanAngleRoll;
 8004778:	4b7d      	ldr	r3, [pc, #500]	; (8004970 <main+0x640>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a7d      	ldr	r2, [pc, #500]	; (8004974 <main+0x644>)
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	4611      	mov	r1, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7fc f9a4 	bl	8000ad0 <__aeabi_fsub>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	4b7a      	ldr	r3, [pc, #488]	; (8004978 <main+0x648>)
 800478e:	601a      	str	r2, [r3, #0]
	 		ErrorAnglePitch=DesiredAnglePitch-KalmanAnglePitch;
 8004790:	4b74      	ldr	r3, [pc, #464]	; (8004964 <main+0x634>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a79      	ldr	r2, [pc, #484]	; (800497c <main+0x64c>)
 8004796:	6812      	ldr	r2, [r2, #0]
 8004798:	4611      	mov	r1, r2
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc f998 	bl	8000ad0 <__aeabi_fsub>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b76      	ldr	r3, [pc, #472]	; (8004980 <main+0x650>)
 80047a6:	601a      	str	r2, [r3, #0]
	 		pid_equation(ErrorAngleRoll, PAngleRoll, IAngleRoll, DAngleRoll, PrevErrorAngleRoll, PrevItermAngleRoll);
 80047a8:	4b73      	ldr	r3, [pc, #460]	; (8004978 <main+0x648>)
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	4b75      	ldr	r3, [pc, #468]	; (8004984 <main+0x654>)
 80047ae:	6819      	ldr	r1, [r3, #0]
 80047b0:	4b75      	ldr	r3, [pc, #468]	; (8004988 <main+0x658>)
 80047b2:	681c      	ldr	r4, [r3, #0]
 80047b4:	4b75      	ldr	r3, [pc, #468]	; (800498c <main+0x65c>)
 80047b6:	681d      	ldr	r5, [r3, #0]
 80047b8:	4b75      	ldr	r3, [pc, #468]	; (8004990 <main+0x660>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a75      	ldr	r2, [pc, #468]	; (8004994 <main+0x664>)
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	9201      	str	r2, [sp, #4]
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	462b      	mov	r3, r5
 80047c6:	4622      	mov	r2, r4
 80047c8:	f7ff fa8e 	bl	8003ce8 <pid_equation>
	 		DesiredRateRoll=PIDReturn[0];
 80047cc:	4b72      	ldr	r3, [pc, #456]	; (8004998 <main+0x668>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a72      	ldr	r2, [pc, #456]	; (800499c <main+0x66c>)
 80047d2:	6013      	str	r3, [r2, #0]
	 		PrevErrorAngleRoll=PIDReturn[1];
 80047d4:	4b70      	ldr	r3, [pc, #448]	; (8004998 <main+0x668>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	4a6d      	ldr	r2, [pc, #436]	; (8004990 <main+0x660>)
 80047da:	6013      	str	r3, [r2, #0]
	 		PrevItermAngleRoll=PIDReturn[2];
 80047dc:	4b6e      	ldr	r3, [pc, #440]	; (8004998 <main+0x668>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	4a6c      	ldr	r2, [pc, #432]	; (8004994 <main+0x664>)
 80047e2:	6013      	str	r3, [r2, #0]
	 		pid_equation(ErrorAnglePitch, PAnglePitch, IAnglePitch, DAnglePitch, PrevErrorAnglePitch, PrevItermAnglePitch);
 80047e4:	4b66      	ldr	r3, [pc, #408]	; (8004980 <main+0x650>)
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	4b6d      	ldr	r3, [pc, #436]	; (80049a0 <main+0x670>)
 80047ea:	6819      	ldr	r1, [r3, #0]
 80047ec:	4b6d      	ldr	r3, [pc, #436]	; (80049a4 <main+0x674>)
 80047ee:	681c      	ldr	r4, [r3, #0]
 80047f0:	4b6d      	ldr	r3, [pc, #436]	; (80049a8 <main+0x678>)
 80047f2:	681d      	ldr	r5, [r3, #0]
 80047f4:	4b6d      	ldr	r3, [pc, #436]	; (80049ac <main+0x67c>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a6d      	ldr	r2, [pc, #436]	; (80049b0 <main+0x680>)
 80047fa:	6812      	ldr	r2, [r2, #0]
 80047fc:	9201      	str	r2, [sp, #4]
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	462b      	mov	r3, r5
 8004802:	4622      	mov	r2, r4
 8004804:	f7ff fa70 	bl	8003ce8 <pid_equation>
	 		DesiredRatePitch=PIDReturn[0];
 8004808:	4b63      	ldr	r3, [pc, #396]	; (8004998 <main+0x668>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a69      	ldr	r2, [pc, #420]	; (80049b4 <main+0x684>)
 800480e:	6013      	str	r3, [r2, #0]
	 		PrevErrorAnglePitch=PIDReturn[1];
 8004810:	4b61      	ldr	r3, [pc, #388]	; (8004998 <main+0x668>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	4a65      	ldr	r2, [pc, #404]	; (80049ac <main+0x67c>)
 8004816:	6013      	str	r3, [r2, #0]
	 		PrevItermAnglePitch=PIDReturn[2];
 8004818:	4b5f      	ldr	r3, [pc, #380]	; (8004998 <main+0x668>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4a64      	ldr	r2, [pc, #400]	; (80049b0 <main+0x680>)
 800481e:	6013      	str	r3, [r2, #0]

	 		  ErrorRateRoll=DesiredRateRoll-gyro_roll_input;
 8004820:	4b5e      	ldr	r3, [pc, #376]	; (800499c <main+0x66c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a64      	ldr	r2, [pc, #400]	; (80049b8 <main+0x688>)
 8004826:	6812      	ldr	r2, [r2, #0]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f7fc f950 	bl	8000ad0 <__aeabi_fsub>
 8004830:	4603      	mov	r3, r0
 8004832:	461a      	mov	r2, r3
 8004834:	4b61      	ldr	r3, [pc, #388]	; (80049bc <main+0x68c>)
 8004836:	601a      	str	r2, [r3, #0]
	 		  ErrorRatePitch=DesiredRatePitch-gyro_pitch_input;
 8004838:	4b5e      	ldr	r3, [pc, #376]	; (80049b4 <main+0x684>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a60      	ldr	r2, [pc, #384]	; (80049c0 <main+0x690>)
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	4611      	mov	r1, r2
 8004842:	4618      	mov	r0, r3
 8004844:	f7fc f944 	bl	8000ad0 <__aeabi_fsub>
 8004848:	4603      	mov	r3, r0
 800484a:	461a      	mov	r2, r3
 800484c:	4b5d      	ldr	r3, [pc, #372]	; (80049c4 <main+0x694>)
 800484e:	601a      	str	r2, [r3, #0]
	 		  ErrorRateYaw=DesiredRateYaw-gyro_yaw_input;
 8004850:	4b46      	ldr	r3, [pc, #280]	; (800496c <main+0x63c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a5c      	ldr	r2, [pc, #368]	; (80049c8 <main+0x698>)
 8004856:	6812      	ldr	r2, [r2, #0]
 8004858:	4611      	mov	r1, r2
 800485a:	4618      	mov	r0, r3
 800485c:	f7fc f938 	bl	8000ad0 <__aeabi_fsub>
 8004860:	4603      	mov	r3, r0
 8004862:	461a      	mov	r2, r3
 8004864:	4b59      	ldr	r3, [pc, #356]	; (80049cc <main+0x69c>)
 8004866:	601a      	str	r2, [r3, #0]

	 		pid_equation(ErrorRateRoll, PRateRoll, IRateRoll, DRateRoll, PrevErrorRateRoll, PrevItermRateRoll);
 8004868:	4b54      	ldr	r3, [pc, #336]	; (80049bc <main+0x68c>)
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	4b58      	ldr	r3, [pc, #352]	; (80049d0 <main+0x6a0>)
 800486e:	6819      	ldr	r1, [r3, #0]
 8004870:	4b58      	ldr	r3, [pc, #352]	; (80049d4 <main+0x6a4>)
 8004872:	681c      	ldr	r4, [r3, #0]
 8004874:	4b58      	ldr	r3, [pc, #352]	; (80049d8 <main+0x6a8>)
 8004876:	681d      	ldr	r5, [r3, #0]
 8004878:	4b58      	ldr	r3, [pc, #352]	; (80049dc <main+0x6ac>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a58      	ldr	r2, [pc, #352]	; (80049e0 <main+0x6b0>)
 800487e:	6812      	ldr	r2, [r2, #0]
 8004880:	9201      	str	r2, [sp, #4]
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	462b      	mov	r3, r5
 8004886:	4622      	mov	r2, r4
 8004888:	f7ff fa2e 	bl	8003ce8 <pid_equation>
	 		       InputRoll=PIDReturn[0];
 800488c:	4b42      	ldr	r3, [pc, #264]	; (8004998 <main+0x668>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a54      	ldr	r2, [pc, #336]	; (80049e4 <main+0x6b4>)
 8004892:	6013      	str	r3, [r2, #0]
	 		       PrevErrorRateRoll=PIDReturn[1];
 8004894:	4b40      	ldr	r3, [pc, #256]	; (8004998 <main+0x668>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	4a50      	ldr	r2, [pc, #320]	; (80049dc <main+0x6ac>)
 800489a:	6013      	str	r3, [r2, #0]
	 		       PrevItermRateRoll=PIDReturn[2];
 800489c:	4b3e      	ldr	r3, [pc, #248]	; (8004998 <main+0x668>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	4a4f      	ldr	r2, [pc, #316]	; (80049e0 <main+0x6b0>)
 80048a2:	6013      	str	r3, [r2, #0]
	 		pid_equation(ErrorRatePitch, PRatePitch,IRatePitch, DRatePitch, PrevErrorRatePitch, PrevItermRatePitch);
 80048a4:	4b47      	ldr	r3, [pc, #284]	; (80049c4 <main+0x694>)
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	4b4f      	ldr	r3, [pc, #316]	; (80049e8 <main+0x6b8>)
 80048aa:	6819      	ldr	r1, [r3, #0]
 80048ac:	4b4f      	ldr	r3, [pc, #316]	; (80049ec <main+0x6bc>)
 80048ae:	681c      	ldr	r4, [r3, #0]
 80048b0:	4b4f      	ldr	r3, [pc, #316]	; (80049f0 <main+0x6c0>)
 80048b2:	681d      	ldr	r5, [r3, #0]
 80048b4:	4b4f      	ldr	r3, [pc, #316]	; (80049f4 <main+0x6c4>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a4f      	ldr	r2, [pc, #316]	; (80049f8 <main+0x6c8>)
 80048ba:	6812      	ldr	r2, [r2, #0]
 80048bc:	9201      	str	r2, [sp, #4]
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	462b      	mov	r3, r5
 80048c2:	4622      	mov	r2, r4
 80048c4:	f7ff fa10 	bl	8003ce8 <pid_equation>
	 		       InputPitch=PIDReturn[0];
 80048c8:	4b33      	ldr	r3, [pc, #204]	; (8004998 <main+0x668>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a4b      	ldr	r2, [pc, #300]	; (80049fc <main+0x6cc>)
 80048ce:	6013      	str	r3, [r2, #0]
	 		       PrevErrorRatePitch=PIDReturn[1];
 80048d0:	4b31      	ldr	r3, [pc, #196]	; (8004998 <main+0x668>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a47      	ldr	r2, [pc, #284]	; (80049f4 <main+0x6c4>)
 80048d6:	6013      	str	r3, [r2, #0]
	 		       PrevItermRatePitch=PIDReturn[2];
 80048d8:	4b2f      	ldr	r3, [pc, #188]	; (8004998 <main+0x668>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	4a46      	ldr	r2, [pc, #280]	; (80049f8 <main+0x6c8>)
 80048de:	6013      	str	r3, [r2, #0]
	 		pid_equation(ErrorRateYaw, PRateYaw,IRateYaw, DRateYaw, PrevErrorRateYaw, PrevItermRateYaw);
 80048e0:	4b3a      	ldr	r3, [pc, #232]	; (80049cc <main+0x69c>)
 80048e2:	6818      	ldr	r0, [r3, #0]
 80048e4:	4b46      	ldr	r3, [pc, #280]	; (8004a00 <main+0x6d0>)
 80048e6:	6819      	ldr	r1, [r3, #0]
 80048e8:	4b46      	ldr	r3, [pc, #280]	; (8004a04 <main+0x6d4>)
 80048ea:	681c      	ldr	r4, [r3, #0]
 80048ec:	4b46      	ldr	r3, [pc, #280]	; (8004a08 <main+0x6d8>)
 80048ee:	681d      	ldr	r5, [r3, #0]
 80048f0:	4b46      	ldr	r3, [pc, #280]	; (8004a0c <main+0x6dc>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a46      	ldr	r2, [pc, #280]	; (8004a10 <main+0x6e0>)
 80048f6:	6812      	ldr	r2, [r2, #0]
 80048f8:	9201      	str	r2, [sp, #4]
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	462b      	mov	r3, r5
 80048fe:	4622      	mov	r2, r4
 8004900:	f7ff f9f2 	bl	8003ce8 <pid_equation>
	 		       InputYaw=PIDReturn[0];
 8004904:	4b24      	ldr	r3, [pc, #144]	; (8004998 <main+0x668>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a42      	ldr	r2, [pc, #264]	; (8004a14 <main+0x6e4>)
 800490a:	6013      	str	r3, [r2, #0]
	 		       PrevErrorRateYaw=PIDReturn[1];
 800490c:	4b22      	ldr	r3, [pc, #136]	; (8004998 <main+0x668>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	4a3e      	ldr	r2, [pc, #248]	; (8004a0c <main+0x6dc>)
 8004912:	6013      	str	r3, [r2, #0]
	 		       PrevItermRateYaw=PIDReturn[2];
 8004914:	4b20      	ldr	r3, [pc, #128]	; (8004998 <main+0x668>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4a3d      	ldr	r2, [pc, #244]	; (8004a10 <main+0x6e0>)
 800491a:	6013      	str	r3, [r2, #0]


	 		  throttle = receiver_input_channel_1;
 800491c:	4b3e      	ldr	r3, [pc, #248]	; (8004a18 <main+0x6e8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a3e      	ldr	r2, [pc, #248]	; (8004a1c <main+0x6ec>)
 8004922:	6013      	str	r3, [r2, #0]

	 		 if (InputThrottle > 1800) InputThrottle = 1800;
 8004924:	4b3e      	ldr	r3, [pc, #248]	; (8004a20 <main+0x6f0>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	493e      	ldr	r1, [pc, #248]	; (8004a24 <main+0x6f4>)
 800492a:	4618      	mov	r0, r3
 800492c:	f7fc fb96 	bl	800105c <__aeabi_fcmpgt>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <main+0x60c>
 8004936:	4b3a      	ldr	r3, [pc, #232]	; (8004a20 <main+0x6f0>)
 8004938:	4a3a      	ldr	r2, [pc, #232]	; (8004a24 <main+0x6f4>)
 800493a:	601a      	str	r2, [r3, #0]
	 		   esc1= 1*(throttle-InputRoll-InputPitch-InputYaw);
 800493c:	4b37      	ldr	r3, [pc, #220]	; (8004a1c <main+0x6ec>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4618      	mov	r0, r3
 8004942:	f7fc f97b 	bl	8000c3c <__aeabi_i2f>
 8004946:	4602      	mov	r2, r0
 8004948:	4b26      	ldr	r3, [pc, #152]	; (80049e4 <main+0x6b4>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4619      	mov	r1, r3
 800494e:	e06b      	b.n	8004a28 <main+0x6f8>
 8004950:	9999999a 	.word	0x9999999a
 8004954:	3fb99999 	.word	0x3fb99999
 8004958:	33333333 	.word	0x33333333
 800495c:	3fc33333 	.word	0x3fc33333
 8004960:	20000264 	.word	0x20000264
 8004964:	20000124 	.word	0x20000124
 8004968:	20000268 	.word	0x20000268
 800496c:	20000128 	.word	0x20000128
 8004970:	20000120 	.word	0x20000120
 8004974:	20000118 	.word	0x20000118
 8004978:	2000017c 	.word	0x2000017c
 800497c:	2000011c 	.word	0x2000011c
 8004980:	20000180 	.word	0x20000180
 8004984:	2000002c 	.word	0x2000002c
 8004988:	20000034 	.word	0x20000034
 800498c:	20000194 	.word	0x20000194
 8004990:	20000184 	.word	0x20000184
 8004994:	2000018c 	.word	0x2000018c
 8004998:	20000160 	.word	0x20000160
 800499c:	20000174 	.word	0x20000174
 80049a0:	20000030 	.word	0x20000030
 80049a4:	20000038 	.word	0x20000038
 80049a8:	20000198 	.word	0x20000198
 80049ac:	20000188 	.word	0x20000188
 80049b0:	20000190 	.word	0x20000190
 80049b4:	20000178 	.word	0x20000178
 80049b8:	200002a4 	.word	0x200002a4
 80049bc:	2000012c 	.word	0x2000012c
 80049c0:	200002a8 	.word	0x200002a8
 80049c4:	20000130 	.word	0x20000130
 80049c8:	200002ac 	.word	0x200002ac
 80049cc:	20000134 	.word	0x20000134
 80049d0:	20000010 	.word	0x20000010
 80049d4:	2000001c 	.word	0x2000001c
 80049d8:	20000024 	.word	0x20000024
 80049dc:	20000148 	.word	0x20000148
 80049e0:	20000154 	.word	0x20000154
 80049e4:	20000138 	.word	0x20000138
 80049e8:	20000014 	.word	0x20000014
 80049ec:	20000020 	.word	0x20000020
 80049f0:	20000028 	.word	0x20000028
 80049f4:	2000014c 	.word	0x2000014c
 80049f8:	20000158 	.word	0x20000158
 80049fc:	20000140 	.word	0x20000140
 8004a00:	20000018 	.word	0x20000018
 8004a04:	2000016c 	.word	0x2000016c
 8004a08:	20000170 	.word	0x20000170
 8004a0c:	20000150 	.word	0x20000150
 8004a10:	2000015c 	.word	0x2000015c
 8004a14:	20000144 	.word	0x20000144
 8004a18:	2000025c 	.word	0x2000025c
 8004a1c:	20000274 	.word	0x20000274
 8004a20:	2000013c 	.word	0x2000013c
 8004a24:	44e10000 	.word	0x44e10000
 8004a28:	4610      	mov	r0, r2
 8004a2a:	f7fc f851 	bl	8000ad0 <__aeabi_fsub>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	461a      	mov	r2, r3
 8004a32:	4b8c      	ldr	r3, [pc, #560]	; (8004c64 <main+0x934>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4619      	mov	r1, r3
 8004a38:	4610      	mov	r0, r2
 8004a3a:	f7fc f849 	bl	8000ad0 <__aeabi_fsub>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	461a      	mov	r2, r3
 8004a42:	4b89      	ldr	r3, [pc, #548]	; (8004c68 <main+0x938>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4619      	mov	r1, r3
 8004a48:	4610      	mov	r0, r2
 8004a4a:	f7fc f841 	bl	8000ad0 <__aeabi_fsub>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fc fb23 	bl	800109c <__aeabi_f2iz>
 8004a56:	4603      	mov	r3, r0
 8004a58:	4a84      	ldr	r2, [pc, #528]	; (8004c6c <main+0x93c>)
 8004a5a:	6013      	str	r3, [r2, #0]
	 		   esc2= 1*(throttle-InputRoll+InputPitch+InputYaw);
 8004a5c:	4b84      	ldr	r3, [pc, #528]	; (8004c70 <main+0x940>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7fc f8eb 	bl	8000c3c <__aeabi_i2f>
 8004a66:	4602      	mov	r2, r0
 8004a68:	4b82      	ldr	r3, [pc, #520]	; (8004c74 <main+0x944>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4610      	mov	r0, r2
 8004a70:	f7fc f82e 	bl	8000ad0 <__aeabi_fsub>
 8004a74:	4603      	mov	r3, r0
 8004a76:	461a      	mov	r2, r3
 8004a78:	4b7a      	ldr	r3, [pc, #488]	; (8004c64 <main+0x934>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4610      	mov	r0, r2
 8004a80:	f7fc f828 	bl	8000ad4 <__addsf3>
 8004a84:	4603      	mov	r3, r0
 8004a86:	461a      	mov	r2, r3
 8004a88:	4b77      	ldr	r3, [pc, #476]	; (8004c68 <main+0x938>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4610      	mov	r0, r2
 8004a90:	f7fc f820 	bl	8000ad4 <__addsf3>
 8004a94:	4603      	mov	r3, r0
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fc fb00 	bl	800109c <__aeabi_f2iz>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	4a76      	ldr	r2, [pc, #472]	; (8004c78 <main+0x948>)
 8004aa0:	6013      	str	r3, [r2, #0]
	 		   esc3= 1*(throttle+InputRoll+InputPitch-InputYaw);
 8004aa2:	4b73      	ldr	r3, [pc, #460]	; (8004c70 <main+0x940>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fc f8c8 	bl	8000c3c <__aeabi_i2f>
 8004aac:	4602      	mov	r2, r0
 8004aae:	4b71      	ldr	r3, [pc, #452]	; (8004c74 <main+0x944>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f7fc f80d 	bl	8000ad4 <__addsf3>
 8004aba:	4603      	mov	r3, r0
 8004abc:	461a      	mov	r2, r3
 8004abe:	4b69      	ldr	r3, [pc, #420]	; (8004c64 <main+0x934>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	f7fc f805 	bl	8000ad4 <__addsf3>
 8004aca:	4603      	mov	r3, r0
 8004acc:	461a      	mov	r2, r3
 8004ace:	4b66      	ldr	r3, [pc, #408]	; (8004c68 <main+0x938>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	4610      	mov	r0, r2
 8004ad6:	f7fb fffb 	bl	8000ad0 <__aeabi_fsub>
 8004ada:	4603      	mov	r3, r0
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7fc fadd 	bl	800109c <__aeabi_f2iz>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	4a65      	ldr	r2, [pc, #404]	; (8004c7c <main+0x94c>)
 8004ae6:	6013      	str	r3, [r2, #0]
	 		   esc4= 1*(throttle+InputRoll-InputPitch+InputYaw);
 8004ae8:	4b61      	ldr	r3, [pc, #388]	; (8004c70 <main+0x940>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7fc f8a5 	bl	8000c3c <__aeabi_i2f>
 8004af2:	4602      	mov	r2, r0
 8004af4:	4b5f      	ldr	r3, [pc, #380]	; (8004c74 <main+0x944>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4619      	mov	r1, r3
 8004afa:	4610      	mov	r0, r2
 8004afc:	f7fb ffea 	bl	8000ad4 <__addsf3>
 8004b00:	4603      	mov	r3, r0
 8004b02:	461a      	mov	r2, r3
 8004b04:	4b57      	ldr	r3, [pc, #348]	; (8004c64 <main+0x934>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4610      	mov	r0, r2
 8004b0c:	f7fb ffe0 	bl	8000ad0 <__aeabi_fsub>
 8004b10:	4603      	mov	r3, r0
 8004b12:	461a      	mov	r2, r3
 8004b14:	4b54      	ldr	r3, [pc, #336]	; (8004c68 <main+0x938>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	f7fb ffda 	bl	8000ad4 <__addsf3>
 8004b20:	4603      	mov	r3, r0
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fc faba 	bl	800109c <__aeabi_f2iz>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	4a55      	ldr	r2, [pc, #340]	; (8004c80 <main+0x950>)
 8004b2c:	6013      	str	r3, [r2, #0]
	 		   if (esc1 > 2000)esc1 = 1999;
 8004b2e:	4b4f      	ldr	r3, [pc, #316]	; (8004c6c <main+0x93c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b36:	dd03      	ble.n	8004b40 <main+0x810>
 8004b38:	4b4c      	ldr	r3, [pc, #304]	; (8004c6c <main+0x93c>)
 8004b3a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004b3e:	601a      	str	r2, [r3, #0]
	 		   if (esc2 > 2000)esc2 = 1999;
 8004b40:	4b4d      	ldr	r3, [pc, #308]	; (8004c78 <main+0x948>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b48:	dd03      	ble.n	8004b52 <main+0x822>
 8004b4a:	4b4b      	ldr	r3, [pc, #300]	; (8004c78 <main+0x948>)
 8004b4c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004b50:	601a      	str	r2, [r3, #0]
	 		   if (esc3 > 2000)esc3 = 1999;
 8004b52:	4b4a      	ldr	r3, [pc, #296]	; (8004c7c <main+0x94c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b5a:	dd03      	ble.n	8004b64 <main+0x834>
 8004b5c:	4b47      	ldr	r3, [pc, #284]	; (8004c7c <main+0x94c>)
 8004b5e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004b62:	601a      	str	r2, [r3, #0]
	 		   if (esc4 > 2000)esc4 = 1999;
 8004b64:	4b46      	ldr	r3, [pc, #280]	; (8004c80 <main+0x950>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b6c:	dd03      	ble.n	8004b76 <main+0x846>
 8004b6e:	4b44      	ldr	r3, [pc, #272]	; (8004c80 <main+0x950>)
 8004b70:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004b74:	601a      	str	r2, [r3, #0]
	 		   int ThrottleIdle=1100;
 8004b76:	f240 434c 	movw	r3, #1100	; 0x44c
 8004b7a:	60bb      	str	r3, [r7, #8]
	 		   if (esc1 < ThrottleIdle) esc1 = ThrottleIdle;
 8004b7c:	4b3b      	ldr	r3, [pc, #236]	; (8004c6c <main+0x93c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	dd02      	ble.n	8004b8c <main+0x85c>
 8004b86:	4a39      	ldr	r2, [pc, #228]	; (8004c6c <main+0x93c>)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	6013      	str	r3, [r2, #0]
	 		   if (esc2 < ThrottleIdle) esc2 = ThrottleIdle;
 8004b8c:	4b3a      	ldr	r3, [pc, #232]	; (8004c78 <main+0x948>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	dd02      	ble.n	8004b9c <main+0x86c>
 8004b96:	4a38      	ldr	r2, [pc, #224]	; (8004c78 <main+0x948>)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	6013      	str	r3, [r2, #0]
	 		   if (esc3 < ThrottleIdle) esc3 = ThrottleIdle;
 8004b9c:	4b37      	ldr	r3, [pc, #220]	; (8004c7c <main+0x94c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	dd02      	ble.n	8004bac <main+0x87c>
 8004ba6:	4a35      	ldr	r2, [pc, #212]	; (8004c7c <main+0x94c>)
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	6013      	str	r3, [r2, #0]
	 		   if (esc4 < ThrottleIdle) esc4 = ThrottleIdle;
 8004bac:	4b34      	ldr	r3, [pc, #208]	; (8004c80 <main+0x950>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	dd02      	ble.n	8004bbc <main+0x88c>
 8004bb6:	4a32      	ldr	r2, [pc, #200]	; (8004c80 <main+0x950>)
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	6013      	str	r3, [r2, #0]
	 		   int ThrottleCutOff=1000;
 8004bbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bc0:	607b      	str	r3, [r7, #4]
	 		   if (throttle<1050) {
 8004bc2:	4b2b      	ldr	r3, [pc, #172]	; (8004c70 <main+0x940>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f240 4219 	movw	r2, #1049	; 0x419
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	dc0d      	bgt.n	8004bea <main+0x8ba>
	 		     esc1=ThrottleCutOff;
 8004bce:	4a27      	ldr	r2, [pc, #156]	; (8004c6c <main+0x93c>)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6013      	str	r3, [r2, #0]
	 		     esc2=ThrottleCutOff;
 8004bd4:	4a28      	ldr	r2, [pc, #160]	; (8004c78 <main+0x948>)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6013      	str	r3, [r2, #0]
	 		     esc3=ThrottleCutOff;
 8004bda:	4a28      	ldr	r2, [pc, #160]	; (8004c7c <main+0x94c>)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6013      	str	r3, [r2, #0]
	 		     esc4=ThrottleCutOff;
 8004be0:	4a27      	ldr	r2, [pc, #156]	; (8004c80 <main+0x950>)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6013      	str	r3, [r2, #0]
	 		     reset_pid();
 8004be6:	f7ff f91d 	bl	8003e24 <reset_pid>
//	 			  esc_2 = disable_motor;
//	 			  esc_3 = disable_motor;
//	 			  esc_4 = disable_motor;
//	 		  }
//
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,esc1);
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <main+0x93c>)
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4b25      	ldr	r3, [pc, #148]	; (8004c84 <main+0x954>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	635a      	str	r2, [r3, #52]	; 0x34
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,esc2);
 8004bf4:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <main+0x948>)
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	4b22      	ldr	r3, [pc, #136]	; (8004c84 <main+0x954>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	639a      	str	r2, [r3, #56]	; 0x38
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,esc3);
 8004bfe:	4b1f      	ldr	r3, [pc, #124]	; (8004c7c <main+0x94c>)
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	4b20      	ldr	r3, [pc, #128]	; (8004c84 <main+0x954>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	63da      	str	r2, [r3, #60]	; 0x3c
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,esc4);
 8004c08:	4b1d      	ldr	r3, [pc, #116]	; (8004c80 <main+0x950>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <main+0x954>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40

	 		  if (abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer) > 4000 ){
 8004c12:	4b1d      	ldr	r3, [pc, #116]	; (8004c88 <main+0x958>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	4a1c      	ldr	r2, [pc, #112]	; (8004c8c <main+0x95c>)
 8004c1a:	8812      	ldrh	r2, [r2, #0]
 8004c1c:	1a9b      	subs	r3, r3, r2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	bfb8      	it	lt
 8004c22:	425b      	neglt	r3, r3
 8004c24:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004c28:	dd03      	ble.n	8004c32 <main+0x902>
	 			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8004c2a:	2104      	movs	r1, #4
 8004c2c:	4818      	ldr	r0, [pc, #96]	; (8004c90 <main+0x960>)
 8004c2e:	f000 ff45 	bl	8005abc <HAL_GPIO_TogglePin>
	 		  }

	 	//	  cuoi = HAL_GetTick() - dau;
	 		// uint32_t cuoi = HAL_GetTick() - dau;
	 		 //uint32_t cuoi2 = abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer);
	 		 while ( abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer) < 4000 );
 8004c32:	bf00      	nop
 8004c34:	4b14      	ldr	r3, [pc, #80]	; (8004c88 <main+0x958>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	4a14      	ldr	r2, [pc, #80]	; (8004c8c <main+0x95c>)
 8004c3c:	8812      	ldrh	r2, [r2, #0]
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bfb8      	it	lt
 8004c44:	425b      	neglt	r3, r3
 8004c46:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004c4a:	dbf3      	blt.n	8004c34 <main+0x904>
	 		 //cuoi2 = abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer);
	 		 __HAL_TIM_SET_COUNTER(&htim2,0);
 8004c4c:	4b0e      	ldr	r3, [pc, #56]	; (8004c88 <main+0x958>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2200      	movs	r2, #0
 8004c52:	625a      	str	r2, [r3, #36]	; 0x24
	 		 loop_timer = __HAL_TIM_GET_COUNTER(&htim2);
 8004c54:	4b0c      	ldr	r3, [pc, #48]	; (8004c88 <main+0x958>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	4b0b      	ldr	r3, [pc, #44]	; (8004c8c <main+0x95c>)
 8004c5e:	801a      	strh	r2, [r3, #0]
  {
 8004c60:	f7ff bbf3 	b.w	800444a <main+0x11a>
 8004c64:	20000140 	.word	0x20000140
 8004c68:	20000144 	.word	0x20000144
 8004c6c:	200002b0 	.word	0x200002b0
 8004c70:	20000274 	.word	0x20000274
 8004c74:	20000138 	.word	0x20000138
 8004c78:	200002b4 	.word	0x200002b4
 8004c7c:	200002b8 	.word	0x200002b8
 8004c80:	200002bc 	.word	0x200002bc
 8004c84:	2000035c 	.word	0x2000035c
 8004c88:	20000314 	.word	0x20000314
 8004c8c:	20000288 	.word	0x20000288
 8004c90:	40010c00 	.word	0x40010c00

08004c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b090      	sub	sp, #64	; 0x40
 8004c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c9a:	f107 0318 	add.w	r3, r7, #24
 8004c9e:	2228      	movs	r2, #40	; 0x28
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f003 faa0 	bl	80081e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ca8:	1d3b      	adds	r3, r7, #4
 8004caa:	2200      	movs	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	605a      	str	r2, [r3, #4]
 8004cb0:	609a      	str	r2, [r3, #8]
 8004cb2:	60da      	str	r2, [r3, #12]
 8004cb4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004cba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004cc8:	2302      	movs	r3, #2
 8004cca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004cd2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004cd8:	f107 0318 	add.w	r3, r7, #24
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f001 ff53 	bl	8006b88 <HAL_RCC_OscConfig>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d001      	beq.n	8004cec <SystemClock_Config+0x58>
  {
    Error_Handler();
 8004ce8:	f000 f9e6 	bl	80050b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004cec:	230f      	movs	r3, #15
 8004cee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004cf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004d02:	1d3b      	adds	r3, r7, #4
 8004d04:	2102      	movs	r1, #2
 8004d06:	4618      	mov	r0, r3
 8004d08:	f002 f9c0 	bl	800708c <HAL_RCC_ClockConfig>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8004d12:	f000 f9d1 	bl	80050b8 <Error_Handler>
  }
}
 8004d16:	bf00      	nop
 8004d18:	3740      	adds	r7, #64	; 0x40
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004d24:	4b12      	ldr	r3, [pc, #72]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d26:	4a13      	ldr	r2, [pc, #76]	; (8004d74 <MX_I2C1_Init+0x54>)
 8004d28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004d2a:	4b11      	ldr	r3, [pc, #68]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d2c:	4a12      	ldr	r2, [pc, #72]	; (8004d78 <MX_I2C1_Init+0x58>)
 8004d2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004d30:	4b0f      	ldr	r3, [pc, #60]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004d36:	4b0e      	ldr	r3, [pc, #56]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004d3c:	4b0c      	ldr	r3, [pc, #48]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004d44:	4b0a      	ldr	r3, [pc, #40]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004d4a:	4b09      	ldr	r3, [pc, #36]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004d50:	4b07      	ldr	r3, [pc, #28]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004d56:	4b06      	ldr	r3, [pc, #24]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004d5c:	4804      	ldr	r0, [pc, #16]	; (8004d70 <MX_I2C1_Init+0x50>)
 8004d5e:	f000 fedf 	bl	8005b20 <HAL_I2C_Init>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004d68:	f000 f9a6 	bl	80050b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004d6c:	bf00      	nop
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	200002c0 	.word	0x200002c0
 8004d74:	40005400 	.word	0x40005400
 8004d78:	000186a0 	.word	0x000186a0

08004d7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d82:	f107 0308 	add.w	r3, r7, #8
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]
 8004d8a:	605a      	str	r2, [r3, #4]
 8004d8c:	609a      	str	r2, [r3, #8]
 8004d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d90:	463b      	mov	r3, r7
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d98:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004d9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004da0:	4b1b      	ldr	r3, [pc, #108]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004da2:	2247      	movs	r2, #71	; 0x47
 8004da4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004da6:	4b1a      	ldr	r3, [pc, #104]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004dac:	4b18      	ldr	r3, [pc, #96]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004dae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004db2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004db4:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004dba:	4b15      	ldr	r3, [pc, #84]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004dc0:	4813      	ldr	r0, [pc, #76]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004dc2:	f002 faf1 	bl	80073a8 <HAL_TIM_Base_Init>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004dcc:	f000 f974 	bl	80050b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004dd6:	f107 0308 	add.w	r3, r7, #8
 8004dda:	4619      	mov	r1, r3
 8004ddc:	480c      	ldr	r0, [pc, #48]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004dde:	f002 fd31 	bl	8007844 <HAL_TIM_ConfigClockSource>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d001      	beq.n	8004dec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004de8:	f000 f966 	bl	80050b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dec:	2300      	movs	r3, #0
 8004dee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004df0:	2300      	movs	r3, #0
 8004df2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004df4:	463b      	mov	r3, r7
 8004df6:	4619      	mov	r1, r3
 8004df8:	4805      	ldr	r0, [pc, #20]	; (8004e10 <MX_TIM2_Init+0x94>)
 8004dfa:	f003 f88f 	bl	8007f1c <HAL_TIMEx_MasterConfigSynchronization>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004e04:	f000 f958 	bl	80050b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004e08:	bf00      	nop
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	20000314 	.word	0x20000314

08004e14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08a      	sub	sp, #40	; 0x28
 8004e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e1a:	f107 0320 	add.w	r3, r7, #32
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e24:	1d3b      	adds	r3, r7, #4
 8004e26:	2200      	movs	r2, #0
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	605a      	str	r2, [r3, #4]
 8004e2c:	609a      	str	r2, [r3, #8]
 8004e2e:	60da      	str	r2, [r3, #12]
 8004e30:	611a      	str	r2, [r3, #16]
 8004e32:	615a      	str	r2, [r3, #20]
 8004e34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004e36:	4b32      	ldr	r3, [pc, #200]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e38:	4a32      	ldr	r2, [pc, #200]	; (8004f04 <MX_TIM3_Init+0xf0>)
 8004e3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8004e3c:	4b30      	ldr	r3, [pc, #192]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e3e:	2247      	movs	r2, #71	; 0x47
 8004e40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e42:	4b2f      	ldr	r3, [pc, #188]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8004e48:	4b2d      	ldr	r3, [pc, #180]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e4a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004e4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e50:	4b2b      	ldr	r3, [pc, #172]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e56:	4b2a      	ldr	r3, [pc, #168]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004e5c:	4828      	ldr	r0, [pc, #160]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e5e:	f002 fb3d 	bl	80074dc <HAL_TIM_PWM_Init>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004e68:	f000 f926 	bl	80050b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e70:	2300      	movs	r3, #0
 8004e72:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004e74:	f107 0320 	add.w	r3, r7, #32
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4821      	ldr	r0, [pc, #132]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004e7c:	f003 f84e 	bl	8007f1c <HAL_TIMEx_MasterConfigSynchronization>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004e86:	f000 f917 	bl	80050b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e8a:	2360      	movs	r3, #96	; 0x60
 8004e8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e92:	2300      	movs	r3, #0
 8004e94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004e96:	2300      	movs	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004e9a:	1d3b      	adds	r3, r7, #4
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4817      	ldr	r0, [pc, #92]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004ea2:	f002 fc0d 	bl	80076c0 <HAL_TIM_PWM_ConfigChannel>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004eac:	f000 f904 	bl	80050b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004eb0:	1d3b      	adds	r3, r7, #4
 8004eb2:	2204      	movs	r2, #4
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4812      	ldr	r0, [pc, #72]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004eb8:	f002 fc02 	bl	80076c0 <HAL_TIM_PWM_ConfigChannel>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004ec2:	f000 f8f9 	bl	80050b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004ec6:	1d3b      	adds	r3, r7, #4
 8004ec8:	2208      	movs	r2, #8
 8004eca:	4619      	mov	r1, r3
 8004ecc:	480c      	ldr	r0, [pc, #48]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004ece:	f002 fbf7 	bl	80076c0 <HAL_TIM_PWM_ConfigChannel>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8004ed8:	f000 f8ee 	bl	80050b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004edc:	1d3b      	adds	r3, r7, #4
 8004ede:	220c      	movs	r2, #12
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4807      	ldr	r0, [pc, #28]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004ee4:	f002 fbec 	bl	80076c0 <HAL_TIM_PWM_ConfigChannel>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8004eee:	f000 f8e3 	bl	80050b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004ef2:	4803      	ldr	r0, [pc, #12]	; (8004f00 <MX_TIM3_Init+0xec>)
 8004ef4:	f000 f9b6 	bl	8005264 <HAL_TIM_MspPostInit>

}
 8004ef8:	bf00      	nop
 8004efa:	3728      	adds	r7, #40	; 0x28
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	2000035c 	.word	0x2000035c
 8004f04:	40000400 	.word	0x40000400

08004f08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f0e:	f107 0308 	add.w	r3, r7, #8
 8004f12:	2200      	movs	r2, #0
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	605a      	str	r2, [r3, #4]
 8004f18:	609a      	str	r2, [r3, #8]
 8004f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f1c:	463b      	mov	r3, r7
 8004f1e:	2200      	movs	r2, #0
 8004f20:	601a      	str	r2, [r3, #0]
 8004f22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004f24:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f26:	4a1e      	ldr	r2, [pc, #120]	; (8004fa0 <MX_TIM4_Init+0x98>)
 8004f28:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8004f2a:	4b1c      	ldr	r3, [pc, #112]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f2c:	2247      	movs	r2, #71	; 0x47
 8004f2e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f30:	4b1a      	ldr	r3, [pc, #104]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004f36:	4b19      	ldr	r3, [pc, #100]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f3c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f3e:	4b17      	ldr	r3, [pc, #92]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f44:	4b15      	ldr	r3, [pc, #84]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004f4a:	4814      	ldr	r0, [pc, #80]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f4c:	f002 fa2c 	bl	80073a8 <HAL_TIM_Base_Init>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8004f56:	f000 f8af 	bl	80050b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004f60:	f107 0308 	add.w	r3, r7, #8
 8004f64:	4619      	mov	r1, r3
 8004f66:	480d      	ldr	r0, [pc, #52]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f68:	f002 fc6c 	bl	8007844 <HAL_TIM_ConfigClockSource>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8004f72:	f000 f8a1 	bl	80050b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f76:	2300      	movs	r3, #0
 8004f78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f7e:	463b      	mov	r3, r7
 8004f80:	4619      	mov	r1, r3
 8004f82:	4806      	ldr	r0, [pc, #24]	; (8004f9c <MX_TIM4_Init+0x94>)
 8004f84:	f002 ffca 	bl	8007f1c <HAL_TIMEx_MasterConfigSynchronization>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8004f8e:	f000 f893 	bl	80050b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004f92:	bf00      	nop
 8004f94:	3718      	adds	r7, #24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	200003a4 	.word	0x200003a4
 8004fa0:	40000800 	.word	0x40000800

08004fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004fa8:	4b11      	ldr	r3, [pc, #68]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004faa:	4a12      	ldr	r2, [pc, #72]	; (8004ff4 <MX_USART1_UART_Init+0x50>)
 8004fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004fae:	4b10      	ldr	r3, [pc, #64]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004fb6:	4b0e      	ldr	r3, [pc, #56]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004fbc:	4b0c      	ldr	r3, [pc, #48]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004fc2:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004fc8:	4b09      	ldr	r3, [pc, #36]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fca:	220c      	movs	r2, #12
 8004fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fce:	4b08      	ldr	r3, [pc, #32]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fd4:	4b06      	ldr	r3, [pc, #24]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004fda:	4805      	ldr	r0, [pc, #20]	; (8004ff0 <MX_USART1_UART_Init+0x4c>)
 8004fdc:	f002 fffc 	bl	8007fd8 <HAL_UART_Init>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004fe6:	f000 f867 	bl	80050b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004fea:	bf00      	nop
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	200003ec 	.word	0x200003ec
 8004ff4:	40013800 	.word	0x40013800

08004ff8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ffe:	f107 0310 	add.w	r3, r7, #16
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	605a      	str	r2, [r3, #4]
 8005008:	609a      	str	r2, [r3, #8]
 800500a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800500c:	4b27      	ldr	r3, [pc, #156]	; (80050ac <MX_GPIO_Init+0xb4>)
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	4a26      	ldr	r2, [pc, #152]	; (80050ac <MX_GPIO_Init+0xb4>)
 8005012:	f043 0320 	orr.w	r3, r3, #32
 8005016:	6193      	str	r3, [r2, #24]
 8005018:	4b24      	ldr	r3, [pc, #144]	; (80050ac <MX_GPIO_Init+0xb4>)
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005024:	4b21      	ldr	r3, [pc, #132]	; (80050ac <MX_GPIO_Init+0xb4>)
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	4a20      	ldr	r2, [pc, #128]	; (80050ac <MX_GPIO_Init+0xb4>)
 800502a:	f043 0304 	orr.w	r3, r3, #4
 800502e:	6193      	str	r3, [r2, #24]
 8005030:	4b1e      	ldr	r3, [pc, #120]	; (80050ac <MX_GPIO_Init+0xb4>)
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	60bb      	str	r3, [r7, #8]
 800503a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800503c:	4b1b      	ldr	r3, [pc, #108]	; (80050ac <MX_GPIO_Init+0xb4>)
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	4a1a      	ldr	r2, [pc, #104]	; (80050ac <MX_GPIO_Init+0xb4>)
 8005042:	f043 0308 	orr.w	r3, r3, #8
 8005046:	6193      	str	r3, [r2, #24]
 8005048:	4b18      	ldr	r3, [pc, #96]	; (80050ac <MX_GPIO_Init+0xb4>)
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	607b      	str	r3, [r7, #4]
 8005052:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8005054:	2200      	movs	r2, #0
 8005056:	2104      	movs	r1, #4
 8005058:	4815      	ldr	r0, [pc, #84]	; (80050b0 <MX_GPIO_Init+0xb8>)
 800505a:	f000 fd17 	bl	8005a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800505e:	2304      	movs	r3, #4
 8005060:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005062:	2301      	movs	r3, #1
 8005064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005066:	2301      	movs	r3, #1
 8005068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800506a:	2302      	movs	r3, #2
 800506c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800506e:	f107 0310 	add.w	r3, r7, #16
 8005072:	4619      	mov	r1, r3
 8005074:	480e      	ldr	r0, [pc, #56]	; (80050b0 <MX_GPIO_Init+0xb8>)
 8005076:	f000 fb85 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800507a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800507e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005080:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <MX_GPIO_Init+0xbc>)
 8005082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005084:	2300      	movs	r3, #0
 8005086:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005088:	f107 0310 	add.w	r3, r7, #16
 800508c:	4619      	mov	r1, r3
 800508e:	4808      	ldr	r0, [pc, #32]	; (80050b0 <MX_GPIO_Init+0xb8>)
 8005090:	f000 fb78 	bl	8005784 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8005094:	2200      	movs	r2, #0
 8005096:	2101      	movs	r1, #1
 8005098:	2028      	movs	r0, #40	; 0x28
 800509a:	f000 fb3c 	bl	8005716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800509e:	2028      	movs	r0, #40	; 0x28
 80050a0:	f000 fb55 	bl	800574e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80050a4:	bf00      	nop
 80050a6:	3720      	adds	r7, #32
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40010c00 	.word	0x40010c00
 80050b4:	10110000 	.word	0x10110000

080050b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80050bc:	b672      	cpsid	i
}
 80050be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80050c0:	e7fe      	b.n	80050c0 <Error_Handler+0x8>
	...

080050c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80050ca:	4b15      	ldr	r3, [pc, #84]	; (8005120 <HAL_MspInit+0x5c>)
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	4a14      	ldr	r2, [pc, #80]	; (8005120 <HAL_MspInit+0x5c>)
 80050d0:	f043 0301 	orr.w	r3, r3, #1
 80050d4:	6193      	str	r3, [r2, #24]
 80050d6:	4b12      	ldr	r3, [pc, #72]	; (8005120 <HAL_MspInit+0x5c>)
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80050e2:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <HAL_MspInit+0x5c>)
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	4a0e      	ldr	r2, [pc, #56]	; (8005120 <HAL_MspInit+0x5c>)
 80050e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ec:	61d3      	str	r3, [r2, #28]
 80050ee:	4b0c      	ldr	r3, [pc, #48]	; (8005120 <HAL_MspInit+0x5c>)
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050f6:	607b      	str	r3, [r7, #4]
 80050f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80050fa:	4b0a      	ldr	r3, [pc, #40]	; (8005124 <HAL_MspInit+0x60>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	4a04      	ldr	r2, [pc, #16]	; (8005124 <HAL_MspInit+0x60>)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005116:	bf00      	nop
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr
 8005120:	40021000 	.word	0x40021000
 8005124:	40010000 	.word	0x40010000

08005128 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	; 0x28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005130:	f107 0314 	add.w	r3, r7, #20
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1d      	ldr	r2, [pc, #116]	; (80051b8 <HAL_I2C_MspInit+0x90>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d132      	bne.n	80051ae <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005148:	4b1c      	ldr	r3, [pc, #112]	; (80051bc <HAL_I2C_MspInit+0x94>)
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	4a1b      	ldr	r2, [pc, #108]	; (80051bc <HAL_I2C_MspInit+0x94>)
 800514e:	f043 0308 	orr.w	r3, r3, #8
 8005152:	6193      	str	r3, [r2, #24]
 8005154:	4b19      	ldr	r3, [pc, #100]	; (80051bc <HAL_I2C_MspInit+0x94>)
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	f003 0308 	and.w	r3, r3, #8
 800515c:	613b      	str	r3, [r7, #16]
 800515e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005160:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005166:	2312      	movs	r3, #18
 8005168:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800516a:	2303      	movs	r3, #3
 800516c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800516e:	f107 0314 	add.w	r3, r7, #20
 8005172:	4619      	mov	r1, r3
 8005174:	4812      	ldr	r0, [pc, #72]	; (80051c0 <HAL_I2C_MspInit+0x98>)
 8005176:	f000 fb05 	bl	8005784 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800517a:	4b12      	ldr	r3, [pc, #72]	; (80051c4 <HAL_I2C_MspInit+0x9c>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	627b      	str	r3, [r7, #36]	; 0x24
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005186:	627b      	str	r3, [r7, #36]	; 0x24
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	f043 0302 	orr.w	r3, r3, #2
 800518e:	627b      	str	r3, [r7, #36]	; 0x24
 8005190:	4a0c      	ldr	r2, [pc, #48]	; (80051c4 <HAL_I2C_MspInit+0x9c>)
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005196:	4b09      	ldr	r3, [pc, #36]	; (80051bc <HAL_I2C_MspInit+0x94>)
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	4a08      	ldr	r2, [pc, #32]	; (80051bc <HAL_I2C_MspInit+0x94>)
 800519c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051a0:	61d3      	str	r3, [r2, #28]
 80051a2:	4b06      	ldr	r3, [pc, #24]	; (80051bc <HAL_I2C_MspInit+0x94>)
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80051ae:	bf00      	nop
 80051b0:	3728      	adds	r7, #40	; 0x28
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	40005400 	.word	0x40005400
 80051bc:	40021000 	.word	0x40021000
 80051c0:	40010c00 	.word	0x40010c00
 80051c4:	40010000 	.word	0x40010000

080051c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d8:	d10c      	bne.n	80051f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051da:	4b11      	ldr	r3, [pc, #68]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	4a10      	ldr	r2, [pc, #64]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 80051e0:	f043 0301 	orr.w	r3, r3, #1
 80051e4:	61d3      	str	r3, [r2, #28]
 80051e6:	4b0e      	ldr	r3, [pc, #56]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	60fb      	str	r3, [r7, #12]
 80051f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80051f2:	e010      	b.n	8005216 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <HAL_TIM_Base_MspInit+0x5c>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d10b      	bne.n	8005216 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80051fe:	4b08      	ldr	r3, [pc, #32]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	4a07      	ldr	r2, [pc, #28]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 8005204:	f043 0304 	orr.w	r3, r3, #4
 8005208:	61d3      	str	r3, [r2, #28]
 800520a:	4b05      	ldr	r3, [pc, #20]	; (8005220 <HAL_TIM_Base_MspInit+0x58>)
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	60bb      	str	r3, [r7, #8]
 8005214:	68bb      	ldr	r3, [r7, #8]
}
 8005216:	bf00      	nop
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	bc80      	pop	{r7}
 800521e:	4770      	bx	lr
 8005220:	40021000 	.word	0x40021000
 8005224:	40000800 	.word	0x40000800

08005228 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a09      	ldr	r2, [pc, #36]	; (800525c <HAL_TIM_PWM_MspInit+0x34>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d10b      	bne.n	8005252 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800523a:	4b09      	ldr	r3, [pc, #36]	; (8005260 <HAL_TIM_PWM_MspInit+0x38>)
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	4a08      	ldr	r2, [pc, #32]	; (8005260 <HAL_TIM_PWM_MspInit+0x38>)
 8005240:	f043 0302 	orr.w	r3, r3, #2
 8005244:	61d3      	str	r3, [r2, #28]
 8005246:	4b06      	ldr	r3, [pc, #24]	; (8005260 <HAL_TIM_PWM_MspInit+0x38>)
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005252:	bf00      	nop
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	bc80      	pop	{r7}
 800525a:	4770      	bx	lr
 800525c:	40000400 	.word	0x40000400
 8005260:	40021000 	.word	0x40021000

08005264 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800526c:	f107 0310 	add.w	r3, r7, #16
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	605a      	str	r2, [r3, #4]
 8005276:	609a      	str	r2, [r3, #8]
 8005278:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <HAL_TIM_MspPostInit+0x88>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d12f      	bne.n	80052e4 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005284:	4b1a      	ldr	r3, [pc, #104]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	4a19      	ldr	r2, [pc, #100]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 800528a:	f043 0304 	orr.w	r3, r3, #4
 800528e:	6193      	str	r3, [r2, #24]
 8005290:	4b17      	ldr	r3, [pc, #92]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	f003 0304 	and.w	r3, r3, #4
 8005298:	60fb      	str	r3, [r7, #12]
 800529a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800529c:	4b14      	ldr	r3, [pc, #80]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	4a13      	ldr	r2, [pc, #76]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 80052a2:	f043 0308 	orr.w	r3, r3, #8
 80052a6:	6193      	str	r3, [r2, #24]
 80052a8:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <HAL_TIM_MspPostInit+0x8c>)
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	f003 0308 	and.w	r3, r3, #8
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052b4:	23c0      	movs	r3, #192	; 0xc0
 80052b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b8:	2302      	movs	r3, #2
 80052ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052bc:	2302      	movs	r3, #2
 80052be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052c0:	f107 0310 	add.w	r3, r7, #16
 80052c4:	4619      	mov	r1, r3
 80052c6:	480b      	ldr	r0, [pc, #44]	; (80052f4 <HAL_TIM_MspPostInit+0x90>)
 80052c8:	f000 fa5c 	bl	8005784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80052cc:	2303      	movs	r3, #3
 80052ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052d0:	2302      	movs	r3, #2
 80052d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052d4:	2302      	movs	r3, #2
 80052d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052d8:	f107 0310 	add.w	r3, r7, #16
 80052dc:	4619      	mov	r1, r3
 80052de:	4806      	ldr	r0, [pc, #24]	; (80052f8 <HAL_TIM_MspPostInit+0x94>)
 80052e0:	f000 fa50 	bl	8005784 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80052e4:	bf00      	nop
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	40000400 	.word	0x40000400
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40010800 	.word	0x40010800
 80052f8:	40010c00 	.word	0x40010c00

080052fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	609a      	str	r2, [r3, #8]
 8005310:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a1c      	ldr	r2, [pc, #112]	; (8005388 <HAL_UART_MspInit+0x8c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d131      	bne.n	8005380 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800531c:	4b1b      	ldr	r3, [pc, #108]	; (800538c <HAL_UART_MspInit+0x90>)
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	4a1a      	ldr	r2, [pc, #104]	; (800538c <HAL_UART_MspInit+0x90>)
 8005322:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005326:	6193      	str	r3, [r2, #24]
 8005328:	4b18      	ldr	r3, [pc, #96]	; (800538c <HAL_UART_MspInit+0x90>)
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005334:	4b15      	ldr	r3, [pc, #84]	; (800538c <HAL_UART_MspInit+0x90>)
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	4a14      	ldr	r2, [pc, #80]	; (800538c <HAL_UART_MspInit+0x90>)
 800533a:	f043 0304 	orr.w	r3, r3, #4
 800533e:	6193      	str	r3, [r2, #24]
 8005340:	4b12      	ldr	r3, [pc, #72]	; (800538c <HAL_UART_MspInit+0x90>)
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	60bb      	str	r3, [r7, #8]
 800534a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800534c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005352:	2302      	movs	r3, #2
 8005354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005356:	2303      	movs	r3, #3
 8005358:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800535a:	f107 0310 	add.w	r3, r7, #16
 800535e:	4619      	mov	r1, r3
 8005360:	480b      	ldr	r0, [pc, #44]	; (8005390 <HAL_UART_MspInit+0x94>)
 8005362:	f000 fa0f 	bl	8005784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800536a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005370:	2300      	movs	r3, #0
 8005372:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005374:	f107 0310 	add.w	r3, r7, #16
 8005378:	4619      	mov	r1, r3
 800537a:	4805      	ldr	r0, [pc, #20]	; (8005390 <HAL_UART_MspInit+0x94>)
 800537c:	f000 fa02 	bl	8005784 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005380:	bf00      	nop
 8005382:	3720      	adds	r7, #32
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	40013800 	.word	0x40013800
 800538c:	40021000 	.word	0x40021000
 8005390:	40010800 	.word	0x40010800

08005394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005398:	e7fe      	b.n	8005398 <NMI_Handler+0x4>
	...

0800539c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80053a0:	2201      	movs	r2, #1
 80053a2:	2104      	movs	r1, #4
 80053a4:	4801      	ldr	r0, [pc, #4]	; (80053ac <HardFault_Handler+0x10>)
 80053a6:	f000 fb71 	bl	8005a8c <HAL_GPIO_WritePin>
 80053aa:	e7f9      	b.n	80053a0 <HardFault_Handler+0x4>
 80053ac:	40010c00 	.word	0x40010c00

080053b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053b4:	e7fe      	b.n	80053b4 <MemManage_Handler+0x4>

080053b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053b6:	b480      	push	{r7}
 80053b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053ba:	e7fe      	b.n	80053ba <BusFault_Handler+0x4>

080053bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053c0:	e7fe      	b.n	80053c0 <UsageFault_Handler+0x4>

080053c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80053c2:	b480      	push	{r7}
 80053c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80053c6:	bf00      	nop
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bc80      	pop	{r7}
 80053cc:	4770      	bx	lr

080053ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80053ce:	b480      	push	{r7}
 80053d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80053d2:	bf00      	nop
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr

080053da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80053da:	b480      	push	{r7}
 80053dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80053de:	bf00      	nop
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr

080053e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80053ea:	f000 f87d 	bl	80054e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80053f6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80053fa:	f000 fb79 	bl	8005af0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80053fe:	bf00      	nop
 8005400:	bd80      	pop	{r7, pc}

08005402 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005402:	b480      	push	{r7}
 8005404:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005406:	bf00      	nop
 8005408:	46bd      	mov	sp, r7
 800540a:	bc80      	pop	{r7}
 800540c:	4770      	bx	lr
	...

08005410 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005410:	f7ff fff7 	bl	8005402 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005414:	480b      	ldr	r0, [pc, #44]	; (8005444 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8005416:	490c      	ldr	r1, [pc, #48]	; (8005448 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005418:	4a0c      	ldr	r2, [pc, #48]	; (800544c <LoopFillZerobss+0x16>)
  movs r3, #0
 800541a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800541c:	e002      	b.n	8005424 <LoopCopyDataInit>

0800541e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800541e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005422:	3304      	adds	r3, #4

08005424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005428:	d3f9      	bcc.n	800541e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800542a:	4a09      	ldr	r2, [pc, #36]	; (8005450 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800542c:	4c09      	ldr	r4, [pc, #36]	; (8005454 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800542e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005430:	e001      	b.n	8005436 <LoopFillZerobss>

08005432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005434:	3204      	adds	r2, #4

08005436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005438:	d3fb      	bcc.n	8005432 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800543a:	f002 feb1 	bl	80081a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800543e:	f7fe ff77 	bl	8004330 <main>
  bx lr
 8005442:	4770      	bx	lr
  ldr r0, =_sdata
 8005444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005448:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 800544c:	08008e2c 	.word	0x08008e2c
  ldr r2, =_sbss
 8005450:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8005454:	20000438 	.word	0x20000438

08005458 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005458:	e7fe      	b.n	8005458 <ADC1_2_IRQHandler>
	...

0800545c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005460:	4b08      	ldr	r3, [pc, #32]	; (8005484 <HAL_Init+0x28>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a07      	ldr	r2, [pc, #28]	; (8005484 <HAL_Init+0x28>)
 8005466:	f043 0310 	orr.w	r3, r3, #16
 800546a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800546c:	2003      	movs	r0, #3
 800546e:	f000 f947 	bl	8005700 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005472:	200f      	movs	r0, #15
 8005474:	f000 f808 	bl	8005488 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005478:	f7ff fe24 	bl	80050c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	40022000 	.word	0x40022000

08005488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005490:	4b12      	ldr	r3, [pc, #72]	; (80054dc <HAL_InitTick+0x54>)
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	4b12      	ldr	r3, [pc, #72]	; (80054e0 <HAL_InitTick+0x58>)
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	4619      	mov	r1, r3
 800549a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800549e:	fbb3 f3f1 	udiv	r3, r3, r1
 80054a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 f95f 	bl	800576a <HAL_SYSTICK_Config>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e00e      	b.n	80054d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b0f      	cmp	r3, #15
 80054ba:	d80a      	bhi.n	80054d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054bc:	2200      	movs	r2, #0
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	f04f 30ff 	mov.w	r0, #4294967295
 80054c4:	f000 f927 	bl	8005716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80054c8:	4a06      	ldr	r2, [pc, #24]	; (80054e4 <HAL_InitTick+0x5c>)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	e000      	b.n	80054d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	2000003c 	.word	0x2000003c
 80054e0:	20000044 	.word	0x20000044
 80054e4:	20000040 	.word	0x20000040

080054e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80054ec:	4b05      	ldr	r3, [pc, #20]	; (8005504 <HAL_IncTick+0x1c>)
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	461a      	mov	r2, r3
 80054f2:	4b05      	ldr	r3, [pc, #20]	; (8005508 <HAL_IncTick+0x20>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4413      	add	r3, r2
 80054f8:	4a03      	ldr	r2, [pc, #12]	; (8005508 <HAL_IncTick+0x20>)
 80054fa:	6013      	str	r3, [r2, #0]
}
 80054fc:	bf00      	nop
 80054fe:	46bd      	mov	sp, r7
 8005500:	bc80      	pop	{r7}
 8005502:	4770      	bx	lr
 8005504:	20000044 	.word	0x20000044
 8005508:	20000434 	.word	0x20000434

0800550c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0
  return uwTick;
 8005510:	4b02      	ldr	r3, [pc, #8]	; (800551c <HAL_GetTick+0x10>)
 8005512:	681b      	ldr	r3, [r3, #0]
}
 8005514:	4618      	mov	r0, r3
 8005516:	46bd      	mov	sp, r7
 8005518:	bc80      	pop	{r7}
 800551a:	4770      	bx	lr
 800551c:	20000434 	.word	0x20000434

08005520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005528:	f7ff fff0 	bl	800550c <HAL_GetTick>
 800552c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005538:	d005      	beq.n	8005546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800553a:	4b0a      	ldr	r3, [pc, #40]	; (8005564 <HAL_Delay+0x44>)
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4413      	add	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005546:	bf00      	nop
 8005548:	f7ff ffe0 	bl	800550c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	429a      	cmp	r2, r3
 8005556:	d8f7      	bhi.n	8005548 <HAL_Delay+0x28>
  {
  }
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	20000044 	.word	0x20000044

08005568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f003 0307 	and.w	r3, r3, #7
 8005576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005578:	4b0c      	ldr	r3, [pc, #48]	; (80055ac <__NVIC_SetPriorityGrouping+0x44>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005584:	4013      	ands	r3, r2
 8005586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800559a:	4a04      	ldr	r2, [pc, #16]	; (80055ac <__NVIC_SetPriorityGrouping+0x44>)
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	60d3      	str	r3, [r2, #12]
}
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	e000ed00 	.word	0xe000ed00

080055b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055b4:	4b04      	ldr	r3, [pc, #16]	; (80055c8 <__NVIC_GetPriorityGrouping+0x18>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	0a1b      	lsrs	r3, r3, #8
 80055ba:	f003 0307 	and.w	r3, r3, #7
}
 80055be:	4618      	mov	r0, r3
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	e000ed00 	.word	0xe000ed00

080055cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	db0b      	blt.n	80055f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	f003 021f 	and.w	r2, r3, #31
 80055e4:	4906      	ldr	r1, [pc, #24]	; (8005600 <__NVIC_EnableIRQ+0x34>)
 80055e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2001      	movs	r0, #1
 80055ee:	fa00 f202 	lsl.w	r2, r0, r2
 80055f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bc80      	pop	{r7}
 80055fe:	4770      	bx	lr
 8005600:	e000e100 	.word	0xe000e100

08005604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	4603      	mov	r3, r0
 800560c:	6039      	str	r1, [r7, #0]
 800560e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005614:	2b00      	cmp	r3, #0
 8005616:	db0a      	blt.n	800562e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	b2da      	uxtb	r2, r3
 800561c:	490c      	ldr	r1, [pc, #48]	; (8005650 <__NVIC_SetPriority+0x4c>)
 800561e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005622:	0112      	lsls	r2, r2, #4
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	440b      	add	r3, r1
 8005628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800562c:	e00a      	b.n	8005644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	b2da      	uxtb	r2, r3
 8005632:	4908      	ldr	r1, [pc, #32]	; (8005654 <__NVIC_SetPriority+0x50>)
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	3b04      	subs	r3, #4
 800563c:	0112      	lsls	r2, r2, #4
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	440b      	add	r3, r1
 8005642:	761a      	strb	r2, [r3, #24]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	bc80      	pop	{r7}
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	e000e100 	.word	0xe000e100
 8005654:	e000ed00 	.word	0xe000ed00

08005658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005658:	b480      	push	{r7}
 800565a:	b089      	sub	sp, #36	; 0x24
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f1c3 0307 	rsb	r3, r3, #7
 8005672:	2b04      	cmp	r3, #4
 8005674:	bf28      	it	cs
 8005676:	2304      	movcs	r3, #4
 8005678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	3304      	adds	r3, #4
 800567e:	2b06      	cmp	r3, #6
 8005680:	d902      	bls.n	8005688 <NVIC_EncodePriority+0x30>
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	3b03      	subs	r3, #3
 8005686:	e000      	b.n	800568a <NVIC_EncodePriority+0x32>
 8005688:	2300      	movs	r3, #0
 800568a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800568c:	f04f 32ff 	mov.w	r2, #4294967295
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	fa02 f303 	lsl.w	r3, r2, r3
 8005696:	43da      	mvns	r2, r3
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	401a      	ands	r2, r3
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056a0:	f04f 31ff 	mov.w	r1, #4294967295
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	fa01 f303 	lsl.w	r3, r1, r3
 80056aa:	43d9      	mvns	r1, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056b0:	4313      	orrs	r3, r2
         );
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3724      	adds	r7, #36	; 0x24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr

080056bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056cc:	d301      	bcc.n	80056d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056ce:	2301      	movs	r3, #1
 80056d0:	e00f      	b.n	80056f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056d2:	4a0a      	ldr	r2, [pc, #40]	; (80056fc <SysTick_Config+0x40>)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056da:	210f      	movs	r1, #15
 80056dc:	f04f 30ff 	mov.w	r0, #4294967295
 80056e0:	f7ff ff90 	bl	8005604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056e4:	4b05      	ldr	r3, [pc, #20]	; (80056fc <SysTick_Config+0x40>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056ea:	4b04      	ldr	r3, [pc, #16]	; (80056fc <SysTick_Config+0x40>)
 80056ec:	2207      	movs	r2, #7
 80056ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	e000e010 	.word	0xe000e010

08005700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f7ff ff2d 	bl	8005568 <__NVIC_SetPriorityGrouping>
}
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005716:	b580      	push	{r7, lr}
 8005718:	b086      	sub	sp, #24
 800571a:	af00      	add	r7, sp, #0
 800571c:	4603      	mov	r3, r0
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005724:	2300      	movs	r3, #0
 8005726:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005728:	f7ff ff42 	bl	80055b0 <__NVIC_GetPriorityGrouping>
 800572c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	68b9      	ldr	r1, [r7, #8]
 8005732:	6978      	ldr	r0, [r7, #20]
 8005734:	f7ff ff90 	bl	8005658 <NVIC_EncodePriority>
 8005738:	4602      	mov	r2, r0
 800573a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800573e:	4611      	mov	r1, r2
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff ff5f 	bl	8005604 <__NVIC_SetPriority>
}
 8005746:	bf00      	nop
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b082      	sub	sp, #8
 8005752:	af00      	add	r7, sp, #0
 8005754:	4603      	mov	r3, r0
 8005756:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575c:	4618      	mov	r0, r3
 800575e:	f7ff ff35 	bl	80055cc <__NVIC_EnableIRQ>
}
 8005762:	bf00      	nop
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b082      	sub	sp, #8
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7ff ffa2 	bl	80056bc <SysTick_Config>
 8005778:	4603      	mov	r3, r0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005784:	b480      	push	{r7}
 8005786:	b08b      	sub	sp, #44	; 0x2c
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800578e:	2300      	movs	r3, #0
 8005790:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005792:	2300      	movs	r3, #0
 8005794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005796:	e169      	b.n	8005a6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005798:	2201      	movs	r2, #1
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	4013      	ands	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80057ac:	69ba      	ldr	r2, [r7, #24]
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	f040 8158 	bne.w	8005a66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	4a9a      	ldr	r2, [pc, #616]	; (8005a24 <HAL_GPIO_Init+0x2a0>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d05e      	beq.n	800587e <HAL_GPIO_Init+0xfa>
 80057c0:	4a98      	ldr	r2, [pc, #608]	; (8005a24 <HAL_GPIO_Init+0x2a0>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d875      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057c6:	4a98      	ldr	r2, [pc, #608]	; (8005a28 <HAL_GPIO_Init+0x2a4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d058      	beq.n	800587e <HAL_GPIO_Init+0xfa>
 80057cc:	4a96      	ldr	r2, [pc, #600]	; (8005a28 <HAL_GPIO_Init+0x2a4>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d86f      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057d2:	4a96      	ldr	r2, [pc, #600]	; (8005a2c <HAL_GPIO_Init+0x2a8>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d052      	beq.n	800587e <HAL_GPIO_Init+0xfa>
 80057d8:	4a94      	ldr	r2, [pc, #592]	; (8005a2c <HAL_GPIO_Init+0x2a8>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d869      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057de:	4a94      	ldr	r2, [pc, #592]	; (8005a30 <HAL_GPIO_Init+0x2ac>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d04c      	beq.n	800587e <HAL_GPIO_Init+0xfa>
 80057e4:	4a92      	ldr	r2, [pc, #584]	; (8005a30 <HAL_GPIO_Init+0x2ac>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d863      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057ea:	4a92      	ldr	r2, [pc, #584]	; (8005a34 <HAL_GPIO_Init+0x2b0>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d046      	beq.n	800587e <HAL_GPIO_Init+0xfa>
 80057f0:	4a90      	ldr	r2, [pc, #576]	; (8005a34 <HAL_GPIO_Init+0x2b0>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d85d      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057f6:	2b12      	cmp	r3, #18
 80057f8:	d82a      	bhi.n	8005850 <HAL_GPIO_Init+0xcc>
 80057fa:	2b12      	cmp	r3, #18
 80057fc:	d859      	bhi.n	80058b2 <HAL_GPIO_Init+0x12e>
 80057fe:	a201      	add	r2, pc, #4	; (adr r2, 8005804 <HAL_GPIO_Init+0x80>)
 8005800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005804:	0800587f 	.word	0x0800587f
 8005808:	08005859 	.word	0x08005859
 800580c:	0800586b 	.word	0x0800586b
 8005810:	080058ad 	.word	0x080058ad
 8005814:	080058b3 	.word	0x080058b3
 8005818:	080058b3 	.word	0x080058b3
 800581c:	080058b3 	.word	0x080058b3
 8005820:	080058b3 	.word	0x080058b3
 8005824:	080058b3 	.word	0x080058b3
 8005828:	080058b3 	.word	0x080058b3
 800582c:	080058b3 	.word	0x080058b3
 8005830:	080058b3 	.word	0x080058b3
 8005834:	080058b3 	.word	0x080058b3
 8005838:	080058b3 	.word	0x080058b3
 800583c:	080058b3 	.word	0x080058b3
 8005840:	080058b3 	.word	0x080058b3
 8005844:	080058b3 	.word	0x080058b3
 8005848:	08005861 	.word	0x08005861
 800584c:	08005875 	.word	0x08005875
 8005850:	4a79      	ldr	r2, [pc, #484]	; (8005a38 <HAL_GPIO_Init+0x2b4>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d013      	beq.n	800587e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005856:	e02c      	b.n	80058b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	623b      	str	r3, [r7, #32]
          break;
 800585e:	e029      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	3304      	adds	r3, #4
 8005866:	623b      	str	r3, [r7, #32]
          break;
 8005868:	e024      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	3308      	adds	r3, #8
 8005870:	623b      	str	r3, [r7, #32]
          break;
 8005872:	e01f      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	330c      	adds	r3, #12
 800587a:	623b      	str	r3, [r7, #32]
          break;
 800587c:	e01a      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005886:	2304      	movs	r3, #4
 8005888:	623b      	str	r3, [r7, #32]
          break;
 800588a:	e013      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d105      	bne.n	80058a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005894:	2308      	movs	r3, #8
 8005896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	69fa      	ldr	r2, [r7, #28]
 800589c:	611a      	str	r2, [r3, #16]
          break;
 800589e:	e009      	b.n	80058b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80058a0:	2308      	movs	r3, #8
 80058a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	615a      	str	r2, [r3, #20]
          break;
 80058aa:	e003      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80058ac:	2300      	movs	r3, #0
 80058ae:	623b      	str	r3, [r7, #32]
          break;
 80058b0:	e000      	b.n	80058b4 <HAL_GPIO_Init+0x130>
          break;
 80058b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2bff      	cmp	r3, #255	; 0xff
 80058b8:	d801      	bhi.n	80058be <HAL_GPIO_Init+0x13a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	e001      	b.n	80058c2 <HAL_GPIO_Init+0x13e>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3304      	adds	r3, #4
 80058c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	2bff      	cmp	r3, #255	; 0xff
 80058c8:	d802      	bhi.n	80058d0 <HAL_GPIO_Init+0x14c>
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	e002      	b.n	80058d6 <HAL_GPIO_Init+0x152>
 80058d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d2:	3b08      	subs	r3, #8
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	210f      	movs	r1, #15
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	fa01 f303 	lsl.w	r3, r1, r3
 80058e4:	43db      	mvns	r3, r3
 80058e6:	401a      	ands	r2, r3
 80058e8:	6a39      	ldr	r1, [r7, #32]
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	431a      	orrs	r2, r3
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f000 80b1 	beq.w	8005a66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005904:	4b4d      	ldr	r3, [pc, #308]	; (8005a3c <HAL_GPIO_Init+0x2b8>)
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	4a4c      	ldr	r2, [pc, #304]	; (8005a3c <HAL_GPIO_Init+0x2b8>)
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	6193      	str	r3, [r2, #24]
 8005910:	4b4a      	ldr	r3, [pc, #296]	; (8005a3c <HAL_GPIO_Init+0x2b8>)
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	60bb      	str	r3, [r7, #8]
 800591a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800591c:	4a48      	ldr	r2, [pc, #288]	; (8005a40 <HAL_GPIO_Init+0x2bc>)
 800591e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005920:	089b      	lsrs	r3, r3, #2
 8005922:	3302      	adds	r3, #2
 8005924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005928:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	220f      	movs	r2, #15
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	43db      	mvns	r3, r3
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4013      	ands	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a40      	ldr	r2, [pc, #256]	; (8005a44 <HAL_GPIO_Init+0x2c0>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d013      	beq.n	8005970 <HAL_GPIO_Init+0x1ec>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3f      	ldr	r2, [pc, #252]	; (8005a48 <HAL_GPIO_Init+0x2c4>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00d      	beq.n	800596c <HAL_GPIO_Init+0x1e8>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a3e      	ldr	r2, [pc, #248]	; (8005a4c <HAL_GPIO_Init+0x2c8>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d007      	beq.n	8005968 <HAL_GPIO_Init+0x1e4>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a3d      	ldr	r2, [pc, #244]	; (8005a50 <HAL_GPIO_Init+0x2cc>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d101      	bne.n	8005964 <HAL_GPIO_Init+0x1e0>
 8005960:	2303      	movs	r3, #3
 8005962:	e006      	b.n	8005972 <HAL_GPIO_Init+0x1ee>
 8005964:	2304      	movs	r3, #4
 8005966:	e004      	b.n	8005972 <HAL_GPIO_Init+0x1ee>
 8005968:	2302      	movs	r3, #2
 800596a:	e002      	b.n	8005972 <HAL_GPIO_Init+0x1ee>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <HAL_GPIO_Init+0x1ee>
 8005970:	2300      	movs	r3, #0
 8005972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005974:	f002 0203 	and.w	r2, r2, #3
 8005978:	0092      	lsls	r2, r2, #2
 800597a:	4093      	lsls	r3, r2
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005982:	492f      	ldr	r1, [pc, #188]	; (8005a40 <HAL_GPIO_Init+0x2bc>)
 8005984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005986:	089b      	lsrs	r3, r3, #2
 8005988:	3302      	adds	r3, #2
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d006      	beq.n	80059aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800599c:	4b2d      	ldr	r3, [pc, #180]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	492c      	ldr	r1, [pc, #176]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	608b      	str	r3, [r1, #8]
 80059a8:	e006      	b.n	80059b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80059aa:	4b2a      	ldr	r3, [pc, #168]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	43db      	mvns	r3, r3
 80059b2:	4928      	ldr	r1, [pc, #160]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d006      	beq.n	80059d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80059c4:	4b23      	ldr	r3, [pc, #140]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059c6:	68da      	ldr	r2, [r3, #12]
 80059c8:	4922      	ldr	r1, [pc, #136]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	60cb      	str	r3, [r1, #12]
 80059d0:	e006      	b.n	80059e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80059d2:	4b20      	ldr	r3, [pc, #128]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059d4:	68da      	ldr	r2, [r3, #12]
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	43db      	mvns	r3, r3
 80059da:	491e      	ldr	r1, [pc, #120]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059dc:	4013      	ands	r3, r2
 80059de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d006      	beq.n	80059fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80059ec:	4b19      	ldr	r3, [pc, #100]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	4918      	ldr	r1, [pc, #96]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	604b      	str	r3, [r1, #4]
 80059f8:	e006      	b.n	8005a08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80059fa:	4b16      	ldr	r3, [pc, #88]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	43db      	mvns	r3, r3
 8005a02:	4914      	ldr	r1, [pc, #80]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d021      	beq.n	8005a58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005a14:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	490e      	ldr	r1, [pc, #56]	; (8005a54 <HAL_GPIO_Init+0x2d0>)
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	600b      	str	r3, [r1, #0]
 8005a20:	e021      	b.n	8005a66 <HAL_GPIO_Init+0x2e2>
 8005a22:	bf00      	nop
 8005a24:	10320000 	.word	0x10320000
 8005a28:	10310000 	.word	0x10310000
 8005a2c:	10220000 	.word	0x10220000
 8005a30:	10210000 	.word	0x10210000
 8005a34:	10120000 	.word	0x10120000
 8005a38:	10110000 	.word	0x10110000
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40010000 	.word	0x40010000
 8005a44:	40010800 	.word	0x40010800
 8005a48:	40010c00 	.word	0x40010c00
 8005a4c:	40011000 	.word	0x40011000
 8005a50:	40011400 	.word	0x40011400
 8005a54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <HAL_GPIO_Init+0x304>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	43db      	mvns	r3, r3
 8005a60:	4909      	ldr	r1, [pc, #36]	; (8005a88 <HAL_GPIO_Init+0x304>)
 8005a62:	4013      	ands	r3, r2
 8005a64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	3301      	adds	r3, #1
 8005a6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a72:	fa22 f303 	lsr.w	r3, r2, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f47f ae8e 	bne.w	8005798 <HAL_GPIO_Init+0x14>
  }
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	372c      	adds	r7, #44	; 0x2c
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bc80      	pop	{r7}
 8005a86:	4770      	bx	lr
 8005a88:	40010400 	.word	0x40010400

08005a8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	807b      	strh	r3, [r7, #2]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a9c:	787b      	ldrb	r3, [r7, #1]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005aa2:	887a      	ldrh	r2, [r7, #2]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005aa8:	e003      	b.n	8005ab2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005aaa:	887b      	ldrh	r3, [r7, #2]
 8005aac:	041a      	lsls	r2, r3, #16
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	611a      	str	r2, [r3, #16]
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bc80      	pop	{r7}
 8005aba:	4770      	bx	lr

08005abc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ace:	887a      	ldrh	r2, [r7, #2]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	041a      	lsls	r2, r3, #16
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	43d9      	mvns	r1, r3
 8005ada:	887b      	ldrh	r3, [r7, #2]
 8005adc:	400b      	ands	r3, r1
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	611a      	str	r2, [r3, #16]
}
 8005ae4:	bf00      	nop
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bc80      	pop	{r7}
 8005aec:	4770      	bx	lr
	...

08005af0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	4603      	mov	r3, r0
 8005af8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005afa:	4b08      	ldr	r3, [pc, #32]	; (8005b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005afc:	695a      	ldr	r2, [r3, #20]
 8005afe:	88fb      	ldrh	r3, [r7, #6]
 8005b00:	4013      	ands	r3, r2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d006      	beq.n	8005b14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b06:	4a05      	ldr	r2, [pc, #20]	; (8005b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b08:	88fb      	ldrh	r3, [r7, #6]
 8005b0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b0c:	88fb      	ldrh	r3, [r7, #6]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fe f9ca 	bl	8003ea8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b14:	bf00      	nop
 8005b16:	3708      	adds	r7, #8
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	40010400 	.word	0x40010400

08005b20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e12b      	b.n	8005d8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7ff faee 	bl	8005128 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2224      	movs	r2, #36	; 0x24
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0201 	bic.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b84:	f001 fbca 	bl	800731c <HAL_RCC_GetPCLK1Freq>
 8005b88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	4a81      	ldr	r2, [pc, #516]	; (8005d94 <HAL_I2C_Init+0x274>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d807      	bhi.n	8005ba4 <HAL_I2C_Init+0x84>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4a80      	ldr	r2, [pc, #512]	; (8005d98 <HAL_I2C_Init+0x278>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	bf94      	ite	ls
 8005b9c:	2301      	movls	r3, #1
 8005b9e:	2300      	movhi	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	e006      	b.n	8005bb2 <HAL_I2C_Init+0x92>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	4a7d      	ldr	r2, [pc, #500]	; (8005d9c <HAL_I2C_Init+0x27c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	bf94      	ite	ls
 8005bac:	2301      	movls	r3, #1
 8005bae:	2300      	movhi	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e0e7      	b.n	8005d8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	4a78      	ldr	r2, [pc, #480]	; (8005da0 <HAL_I2C_Init+0x280>)
 8005bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc2:	0c9b      	lsrs	r3, r3, #18
 8005bc4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	4a6a      	ldr	r2, [pc, #424]	; (8005d94 <HAL_I2C_Init+0x274>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d802      	bhi.n	8005bf4 <HAL_I2C_Init+0xd4>
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	e009      	b.n	8005c08 <HAL_I2C_Init+0xe8>
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005bfa:	fb02 f303 	mul.w	r3, r2, r3
 8005bfe:	4a69      	ldr	r2, [pc, #420]	; (8005da4 <HAL_I2C_Init+0x284>)
 8005c00:	fba2 2303 	umull	r2, r3, r2, r3
 8005c04:	099b      	lsrs	r3, r3, #6
 8005c06:	3301      	adds	r3, #1
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6812      	ldr	r2, [r2, #0]
 8005c0c:	430b      	orrs	r3, r1
 8005c0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005c1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	495c      	ldr	r1, [pc, #368]	; (8005d94 <HAL_I2C_Init+0x274>)
 8005c24:	428b      	cmp	r3, r1
 8005c26:	d819      	bhi.n	8005c5c <HAL_I2C_Init+0x13c>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	1e59      	subs	r1, r3, #1
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c36:	1c59      	adds	r1, r3, #1
 8005c38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005c3c:	400b      	ands	r3, r1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00a      	beq.n	8005c58 <HAL_I2C_Init+0x138>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	1e59      	subs	r1, r3, #1
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c50:	3301      	adds	r3, #1
 8005c52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c56:	e051      	b.n	8005cfc <HAL_I2C_Init+0x1dc>
 8005c58:	2304      	movs	r3, #4
 8005c5a:	e04f      	b.n	8005cfc <HAL_I2C_Init+0x1dc>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d111      	bne.n	8005c88 <HAL_I2C_Init+0x168>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	1e58      	subs	r0, r3, #1
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6859      	ldr	r1, [r3, #4]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	440b      	add	r3, r1
 8005c72:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c76:	3301      	adds	r3, #1
 8005c78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	bf0c      	ite	eq
 8005c80:	2301      	moveq	r3, #1
 8005c82:	2300      	movne	r3, #0
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	e012      	b.n	8005cae <HAL_I2C_Init+0x18e>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	1e58      	subs	r0, r3, #1
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6859      	ldr	r1, [r3, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	440b      	add	r3, r1
 8005c96:	0099      	lsls	r1, r3, #2
 8005c98:	440b      	add	r3, r1
 8005c9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	bf0c      	ite	eq
 8005ca8:	2301      	moveq	r3, #1
 8005caa:	2300      	movne	r3, #0
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <HAL_I2C_Init+0x196>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e022      	b.n	8005cfc <HAL_I2C_Init+0x1dc>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10e      	bne.n	8005cdc <HAL_I2C_Init+0x1bc>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	1e58      	subs	r0, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6859      	ldr	r1, [r3, #4]
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	005b      	lsls	r3, r3, #1
 8005cca:	440b      	add	r3, r1
 8005ccc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cda:	e00f      	b.n	8005cfc <HAL_I2C_Init+0x1dc>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	1e58      	subs	r0, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6859      	ldr	r1, [r3, #4]
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	440b      	add	r3, r1
 8005cea:	0099      	lsls	r1, r3, #2
 8005cec:	440b      	add	r3, r1
 8005cee:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	6809      	ldr	r1, [r1, #0]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69da      	ldr	r2, [r3, #28]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005d2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6911      	ldr	r1, [r2, #16]
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	68d2      	ldr	r2, [r2, #12]
 8005d36:	4311      	orrs	r1, r2
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	6812      	ldr	r2, [r2, #0]
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	695a      	ldr	r2, [r3, #20]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f042 0201 	orr.w	r2, r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2220      	movs	r2, #32
 8005d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	000186a0 	.word	0x000186a0
 8005d98:	001e847f 	.word	0x001e847f
 8005d9c:	003d08ff 	.word	0x003d08ff
 8005da0:	431bde83 	.word	0x431bde83
 8005da4:	10624dd3 	.word	0x10624dd3

08005da8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b088      	sub	sp, #32
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	607a      	str	r2, [r7, #4]
 8005db2:	461a      	mov	r2, r3
 8005db4:	460b      	mov	r3, r1
 8005db6:	817b      	strh	r3, [r7, #10]
 8005db8:	4613      	mov	r3, r2
 8005dba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005dbc:	f7ff fba6 	bl	800550c <HAL_GetTick>
 8005dc0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	f040 80e0 	bne.w	8005f90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	2319      	movs	r3, #25
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	4970      	ldr	r1, [pc, #448]	; (8005f9c <HAL_I2C_Master_Transmit+0x1f4>)
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 fc9e 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005de6:	2302      	movs	r3, #2
 8005de8:	e0d3      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_I2C_Master_Transmit+0x50>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e0cc      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d007      	beq.n	8005e1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f042 0201 	orr.w	r2, r2, #1
 8005e1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2221      	movs	r2, #33	; 0x21
 8005e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2210      	movs	r2, #16
 8005e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	893a      	ldrh	r2, [r7, #8]
 8005e4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	4a50      	ldr	r2, [pc, #320]	; (8005fa0 <HAL_I2C_Master_Transmit+0x1f8>)
 8005e5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005e60:	8979      	ldrh	r1, [r7, #10]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	6a3a      	ldr	r2, [r7, #32]
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 fb08 	bl	800647c <I2C_MasterRequestWrite>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e08d      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e76:	2300      	movs	r3, #0
 8005e78:	613b      	str	r3, [r7, #16]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	613b      	str	r3, [r7, #16]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	613b      	str	r3, [r7, #16]
 8005e8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005e8c:	e066      	b.n	8005f5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	6a39      	ldr	r1, [r7, #32]
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f000 fd5c 	bl	8006950 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00d      	beq.n	8005eba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	d107      	bne.n	8005eb6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e06b      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	781a      	ldrb	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	d11b      	bne.n	8005f30 <HAL_I2C_Master_Transmit+0x188>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d017      	beq.n	8005f30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f04:	781a      	ldrb	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	1c5a      	adds	r2, r3, #1
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	6a39      	ldr	r1, [r7, #32]
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 fd53 	bl	80069e0 <I2C_WaitOnBTFFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00d      	beq.n	8005f5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f44:	2b04      	cmp	r3, #4
 8005f46:	d107      	bne.n	8005f58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e01a      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d194      	bne.n	8005e8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	e000      	b.n	8005f92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005f90:	2302      	movs	r3, #2
  }
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3718      	adds	r7, #24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	00100002 	.word	0x00100002
 8005fa0:	ffff0000 	.word	0xffff0000

08005fa4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08c      	sub	sp, #48	; 0x30
 8005fa8:	af02      	add	r7, sp, #8
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	607a      	str	r2, [r7, #4]
 8005fae:	461a      	mov	r2, r3
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	817b      	strh	r3, [r7, #10]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005fbc:	f7ff faa6 	bl	800550c <HAL_GetTick>
 8005fc0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b20      	cmp	r3, #32
 8005fcc:	f040 824b 	bne.w	8006466 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	2319      	movs	r3, #25
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	497f      	ldr	r1, [pc, #508]	; (80061d8 <HAL_I2C_Master_Receive+0x234>)
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f000 fb9e 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e23e      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d101      	bne.n	8005ff8 <HAL_I2C_Master_Receive+0x54>
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	e237      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b01      	cmp	r3, #1
 800600c:	d007      	beq.n	800601e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0201 	orr.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800602c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2222      	movs	r2, #34	; 0x22
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2210      	movs	r2, #16
 800603a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	893a      	ldrh	r2, [r7, #8]
 800604e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a5f      	ldr	r2, [pc, #380]	; (80061dc <HAL_I2C_Master_Receive+0x238>)
 800605e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006060:	8979      	ldrh	r1, [r7, #10]
 8006062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 fa8a 	bl	8006580 <I2C_MasterRequestRead>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e1f8      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800607a:	2b00      	cmp	r3, #0
 800607c:	d113      	bne.n	80060a6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800607e:	2300      	movs	r3, #0
 8006080:	61fb      	str	r3, [r7, #28]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	61fb      	str	r3, [r7, #28]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	61fb      	str	r3, [r7, #28]
 8006092:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	e1cc      	b.n	8006440 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d11e      	bne.n	80060ec <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80060be:	b672      	cpsid	i
}
 80060c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060c2:	2300      	movs	r3, #0
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	61bb      	str	r3, [r7, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	61bb      	str	r3, [r7, #24]
 80060d6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80060e8:	b662      	cpsie	i
}
 80060ea:	e035      	b.n	8006158 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d11e      	bne.n	8006132 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006102:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006104:	b672      	cpsid	i
}
 8006106:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800612e:	b662      	cpsie	i
}
 8006130:	e012      	b.n	8006158 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006140:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006142:	2300      	movs	r3, #0
 8006144:	613b      	str	r3, [r7, #16]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	613b      	str	r3, [r7, #16]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006158:	e172      	b.n	8006440 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615e:	2b03      	cmp	r3, #3
 8006160:	f200 811f 	bhi.w	80063a2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006168:	2b01      	cmp	r3, #1
 800616a:	d123      	bne.n	80061b4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800616c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800616e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f000 fc7d 	bl	8006a70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e173      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	b2d2      	uxtb	r2, r2
 800618c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	3b01      	subs	r3, #1
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80061b2:	e145      	b.n	8006440 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d152      	bne.n	8006262 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80061bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c2:	2200      	movs	r2, #0
 80061c4:	4906      	ldr	r1, [pc, #24]	; (80061e0 <HAL_I2C_Master_Receive+0x23c>)
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 faa8 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e148      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
 80061d6:	bf00      	nop
 80061d8:	00100002 	.word	0x00100002
 80061dc:	ffff0000 	.word	0xffff0000
 80061e0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80061e4:	b672      	cpsid	i
}
 80061e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	691a      	ldr	r2, [r3, #16]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006202:	b2d2      	uxtb	r2, r2
 8006204:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006214:	3b01      	subs	r3, #1
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006220:	b29b      	uxth	r3, r3
 8006222:	3b01      	subs	r3, #1
 8006224:	b29a      	uxth	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800622a:	b662      	cpsie	i
}
 800622c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	691a      	ldr	r2, [r3, #16]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	1c5a      	adds	r2, r3, #1
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006256:	b29b      	uxth	r3, r3
 8006258:	3b01      	subs	r3, #1
 800625a:	b29a      	uxth	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006260:	e0ee      	b.n	8006440 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006268:	2200      	movs	r2, #0
 800626a:	4981      	ldr	r1, [pc, #516]	; (8006470 <HAL_I2C_Master_Receive+0x4cc>)
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 fa55 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e0f5      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800628a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800628c:	b672      	cpsid	i
}
 800628e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29a      	uxth	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80062c2:	4b6c      	ldr	r3, [pc, #432]	; (8006474 <HAL_I2C_Master_Receive+0x4d0>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	08db      	lsrs	r3, r3, #3
 80062c8:	4a6b      	ldr	r2, [pc, #428]	; (8006478 <HAL_I2C_Master_Receive+0x4d4>)
 80062ca:	fba2 2303 	umull	r2, r3, r2, r3
 80062ce:	0a1a      	lsrs	r2, r3, #8
 80062d0:	4613      	mov	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	4413      	add	r3, r2
 80062d6:	00da      	lsls	r2, r3, #3
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	3b01      	subs	r3, #1
 80062e0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d118      	bne.n	800631a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006302:	f043 0220 	orr.w	r2, r3, #32
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800630a:	b662      	cpsie	i
}
 800630c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e0a6      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	f003 0304 	and.w	r3, r3, #4
 8006324:	2b04      	cmp	r3, #4
 8006326:	d1d9      	bne.n	80062dc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006354:	3b01      	subs	r3, #1
 8006356:	b29a      	uxth	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800636a:	b662      	cpsie	i
}
 800636c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	691a      	ldr	r2, [r3, #16]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800638a:	3b01      	subs	r3, #1
 800638c:	b29a      	uxth	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006396:	b29b      	uxth	r3, r3
 8006398:	3b01      	subs	r3, #1
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80063a0:	e04e      	b.n	8006440 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 fb62 	bl	8006a70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d001      	beq.n	80063b6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e058      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	691a      	ldr	r2, [r3, #16]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c8:	1c5a      	adds	r2, r3, #1
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063de:	b29b      	uxth	r3, r3
 80063e0:	3b01      	subs	r3, #1
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	2b04      	cmp	r3, #4
 80063f4:	d124      	bne.n	8006440 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063fa:	2b03      	cmp	r3, #3
 80063fc:	d107      	bne.n	800640e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800640c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006420:	1c5a      	adds	r2, r3, #1
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800642a:	3b01      	subs	r3, #1
 800642c:	b29a      	uxth	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006436:	b29b      	uxth	r3, r3
 8006438:	3b01      	subs	r3, #1
 800643a:	b29a      	uxth	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006444:	2b00      	cmp	r3, #0
 8006446:	f47f ae88 	bne.w	800615a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2220      	movs	r2, #32
 800644e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006462:	2300      	movs	r3, #0
 8006464:	e000      	b.n	8006468 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8006466:	2302      	movs	r3, #2
  }
}
 8006468:	4618      	mov	r0, r3
 800646a:	3728      	adds	r7, #40	; 0x28
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	00010004 	.word	0x00010004
 8006474:	2000003c 	.word	0x2000003c
 8006478:	14f8b589 	.word	0x14f8b589

0800647c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b088      	sub	sp, #32
 8006480:	af02      	add	r7, sp, #8
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	607a      	str	r2, [r7, #4]
 8006486:	603b      	str	r3, [r7, #0]
 8006488:	460b      	mov	r3, r1
 800648a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006490:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	2b08      	cmp	r3, #8
 8006496:	d006      	beq.n	80064a6 <I2C_MasterRequestWrite+0x2a>
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d003      	beq.n	80064a6 <I2C_MasterRequestWrite+0x2a>
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064a4:	d108      	bne.n	80064b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e00b      	b.n	80064d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064bc:	2b12      	cmp	r3, #18
 80064be:	d107      	bne.n	80064d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f91d 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00d      	beq.n	8006504 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064f6:	d103      	bne.n	8006500 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e035      	b.n	8006570 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800650c:	d108      	bne.n	8006520 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800650e:	897b      	ldrh	r3, [r7, #10]
 8006510:	b2db      	uxtb	r3, r3
 8006512:	461a      	mov	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800651c:	611a      	str	r2, [r3, #16]
 800651e:	e01b      	b.n	8006558 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006520:	897b      	ldrh	r3, [r7, #10]
 8006522:	11db      	asrs	r3, r3, #7
 8006524:	b2db      	uxtb	r3, r3
 8006526:	f003 0306 	and.w	r3, r3, #6
 800652a:	b2db      	uxtb	r3, r3
 800652c:	f063 030f 	orn	r3, r3, #15
 8006530:	b2da      	uxtb	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	490e      	ldr	r1, [pc, #56]	; (8006578 <I2C_MasterRequestWrite+0xfc>)
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f000 f966 	bl	8006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d001      	beq.n	800654e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e010      	b.n	8006570 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800654e:	897b      	ldrh	r3, [r7, #10]
 8006550:	b2da      	uxtb	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4907      	ldr	r1, [pc, #28]	; (800657c <I2C_MasterRequestWrite+0x100>)
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 f956 	bl	8006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e000      	b.n	8006570 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3718      	adds	r7, #24
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	00010008 	.word	0x00010008
 800657c:	00010002 	.word	0x00010002

08006580 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af02      	add	r7, sp, #8
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	607a      	str	r2, [r7, #4]
 800658a:	603b      	str	r3, [r7, #0]
 800658c:	460b      	mov	r3, r1
 800658e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006594:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	2b08      	cmp	r3, #8
 80065aa:	d006      	beq.n	80065ba <I2C_MasterRequestRead+0x3a>
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d003      	beq.n	80065ba <I2C_MasterRequestRead+0x3a>
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065b8:	d108      	bne.n	80065cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	e00b      	b.n	80065e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d0:	2b11      	cmp	r3, #17
 80065d2:	d107      	bne.n	80065e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	9300      	str	r3, [sp, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f893 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00d      	beq.n	8006618 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800660a:	d103      	bne.n	8006614 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006612:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e079      	b.n	800670c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006620:	d108      	bne.n	8006634 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006622:	897b      	ldrh	r3, [r7, #10]
 8006624:	b2db      	uxtb	r3, r3
 8006626:	f043 0301 	orr.w	r3, r3, #1
 800662a:	b2da      	uxtb	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	611a      	str	r2, [r3, #16]
 8006632:	e05f      	b.n	80066f4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006634:	897b      	ldrh	r3, [r7, #10]
 8006636:	11db      	asrs	r3, r3, #7
 8006638:	b2db      	uxtb	r3, r3
 800663a:	f003 0306 	and.w	r3, r3, #6
 800663e:	b2db      	uxtb	r3, r3
 8006640:	f063 030f 	orn	r3, r3, #15
 8006644:	b2da      	uxtb	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	4930      	ldr	r1, [pc, #192]	; (8006714 <I2C_MasterRequestRead+0x194>)
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f8dc 	bl	8006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e054      	b.n	800670c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006662:	897b      	ldrh	r3, [r7, #10]
 8006664:	b2da      	uxtb	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	4929      	ldr	r1, [pc, #164]	; (8006718 <I2C_MasterRequestRead+0x198>)
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 f8cc 	bl	8006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e044      	b.n	800670c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006682:	2300      	movs	r3, #0
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	613b      	str	r3, [r7, #16]
 8006696:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066a6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 f831 	bl	800671c <I2C_WaitOnFlagUntilTimeout>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00d      	beq.n	80066dc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ce:	d103      	bne.n	80066d8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066d6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e017      	b.n	800670c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80066dc:	897b      	ldrh	r3, [r7, #10]
 80066de:	11db      	asrs	r3, r3, #7
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	f003 0306 	and.w	r3, r3, #6
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	f063 030e 	orn	r3, r3, #14
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	4907      	ldr	r1, [pc, #28]	; (8006718 <I2C_MasterRequestRead+0x198>)
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 f888 	bl	8006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e000      	b.n	800670c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3718      	adds	r7, #24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	00010008 	.word	0x00010008
 8006718:	00010002 	.word	0x00010002

0800671c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	603b      	str	r3, [r7, #0]
 8006728:	4613      	mov	r3, r2
 800672a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800672c:	e048      	b.n	80067c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006734:	d044      	beq.n	80067c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006736:	f7fe fee9 	bl	800550c <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	683a      	ldr	r2, [r7, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d302      	bcc.n	800674c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d139      	bne.n	80067c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	0c1b      	lsrs	r3, r3, #16
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b01      	cmp	r3, #1
 8006754:	d10d      	bne.n	8006772 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	43da      	mvns	r2, r3
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	4013      	ands	r3, r2
 8006762:	b29b      	uxth	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	bf0c      	ite	eq
 8006768:	2301      	moveq	r3, #1
 800676a:	2300      	movne	r3, #0
 800676c:	b2db      	uxtb	r3, r3
 800676e:	461a      	mov	r2, r3
 8006770:	e00c      	b.n	800678c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	43da      	mvns	r2, r3
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	4013      	ands	r3, r2
 800677e:	b29b      	uxth	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	bf0c      	ite	eq
 8006784:	2301      	moveq	r3, #1
 8006786:	2300      	movne	r3, #0
 8006788:	b2db      	uxtb	r3, r3
 800678a:	461a      	mov	r2, r3
 800678c:	79fb      	ldrb	r3, [r7, #7]
 800678e:	429a      	cmp	r2, r3
 8006790:	d116      	bne.n	80067c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2220      	movs	r2, #32
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ac:	f043 0220 	orr.w	r2, r3, #32
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e023      	b.n	8006808 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	0c1b      	lsrs	r3, r3, #16
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d10d      	bne.n	80067e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	43da      	mvns	r2, r3
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	4013      	ands	r3, r2
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bf0c      	ite	eq
 80067dc:	2301      	moveq	r3, #1
 80067de:	2300      	movne	r3, #0
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	461a      	mov	r2, r3
 80067e4:	e00c      	b.n	8006800 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	43da      	mvns	r2, r3
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	4013      	ands	r3, r2
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bf0c      	ite	eq
 80067f8:	2301      	moveq	r3, #1
 80067fa:	2300      	movne	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	461a      	mov	r2, r3
 8006800:	79fb      	ldrb	r3, [r7, #7]
 8006802:	429a      	cmp	r2, r3
 8006804:	d093      	beq.n	800672e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800681e:	e071      	b.n	8006904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800682e:	d123      	bne.n	8006878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800683e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006848:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006864:	f043 0204 	orr.w	r2, r3, #4
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e067      	b.n	8006948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800687e:	d041      	beq.n	8006904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006880:	f7fe fe44 	bl	800550c <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	429a      	cmp	r2, r3
 800688e:	d302      	bcc.n	8006896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d136      	bne.n	8006904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	0c1b      	lsrs	r3, r3, #16
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b01      	cmp	r3, #1
 800689e:	d10c      	bne.n	80068ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	695b      	ldr	r3, [r3, #20]
 80068a6:	43da      	mvns	r2, r3
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4013      	ands	r3, r2
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	bf14      	ite	ne
 80068b2:	2301      	movne	r3, #1
 80068b4:	2300      	moveq	r3, #0
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	e00b      	b.n	80068d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	43da      	mvns	r2, r3
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	bf14      	ite	ne
 80068cc:	2301      	movne	r3, #1
 80068ce:	2300      	moveq	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d016      	beq.n	8006904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f0:	f043 0220 	orr.w	r2, r3, #32
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e021      	b.n	8006948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	0c1b      	lsrs	r3, r3, #16
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b01      	cmp	r3, #1
 800690c:	d10c      	bne.n	8006928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	43da      	mvns	r2, r3
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	4013      	ands	r3, r2
 800691a:	b29b      	uxth	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	bf14      	ite	ne
 8006920:	2301      	movne	r3, #1
 8006922:	2300      	moveq	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	e00b      	b.n	8006940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	43da      	mvns	r2, r3
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4013      	ands	r3, r2
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	bf14      	ite	ne
 800693a:	2301      	movne	r3, #1
 800693c:	2300      	moveq	r3, #0
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b00      	cmp	r3, #0
 8006942:	f47f af6d 	bne.w	8006820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800695c:	e034      	b.n	80069c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 f8e3 	bl	8006b2a <I2C_IsAcknowledgeFailed>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e034      	b.n	80069d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006974:	d028      	beq.n	80069c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006976:	f7fe fdc9 	bl	800550c <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	429a      	cmp	r2, r3
 8006984:	d302      	bcc.n	800698c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d11d      	bne.n	80069c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006996:	2b80      	cmp	r3, #128	; 0x80
 8006998:	d016      	beq.n	80069c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2220      	movs	r2, #32
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b4:	f043 0220 	orr.w	r2, r3, #32
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e007      	b.n	80069d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069d2:	2b80      	cmp	r3, #128	; 0x80
 80069d4:	d1c3      	bne.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069ec:	e034      	b.n	8006a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 f89b 	bl	8006b2a <I2C_IsAcknowledgeFailed>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e034      	b.n	8006a68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a04:	d028      	beq.n	8006a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a06:	f7fe fd81 	bl	800550c <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d302      	bcc.n	8006a1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d11d      	bne.n	8006a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	f003 0304 	and.w	r3, r3, #4
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	d016      	beq.n	8006a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2220      	movs	r2, #32
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a44:	f043 0220 	orr.w	r2, r3, #32
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e007      	b.n	8006a68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	f003 0304 	and.w	r3, r3, #4
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d1c3      	bne.n	80069ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a7c:	e049      	b.n	8006b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	695b      	ldr	r3, [r3, #20]
 8006a84:	f003 0310 	and.w	r3, r3, #16
 8006a88:	2b10      	cmp	r3, #16
 8006a8a:	d119      	bne.n	8006ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f06f 0210 	mvn.w	r2, #16
 8006a94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e030      	b.n	8006b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ac0:	f7fe fd24 	bl	800550c <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d302      	bcc.n	8006ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d11d      	bne.n	8006b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae0:	2b40      	cmp	r3, #64	; 0x40
 8006ae2:	d016      	beq.n	8006b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2220      	movs	r2, #32
 8006aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afe:	f043 0220 	orr.w	r2, r3, #32
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e007      	b.n	8006b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	695b      	ldr	r3, [r3, #20]
 8006b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b1c:	2b40      	cmp	r3, #64	; 0x40
 8006b1e:	d1ae      	bne.n	8006a7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b40:	d11b      	bne.n	8006b7a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b4a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2220      	movs	r2, #32
 8006b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	f043 0204 	orr.w	r2, r3, #4
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e000      	b.n	8006b7c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr
	...

08006b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b086      	sub	sp, #24
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e272      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f000 8087 	beq.w	8006cb6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ba8:	4b92      	ldr	r3, [pc, #584]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f003 030c 	and.w	r3, r3, #12
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d00c      	beq.n	8006bce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006bb4:	4b8f      	ldr	r3, [pc, #572]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f003 030c 	and.w	r3, r3, #12
 8006bbc:	2b08      	cmp	r3, #8
 8006bbe:	d112      	bne.n	8006be6 <HAL_RCC_OscConfig+0x5e>
 8006bc0:	4b8c      	ldr	r3, [pc, #560]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bcc:	d10b      	bne.n	8006be6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bce:	4b89      	ldr	r3, [pc, #548]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d06c      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x12c>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d168      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e24c      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bee:	d106      	bne.n	8006bfe <HAL_RCC_OscConfig+0x76>
 8006bf0:	4b80      	ldr	r3, [pc, #512]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a7f      	ldr	r2, [pc, #508]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bfa:	6013      	str	r3, [r2, #0]
 8006bfc:	e02e      	b.n	8006c5c <HAL_RCC_OscConfig+0xd4>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10c      	bne.n	8006c20 <HAL_RCC_OscConfig+0x98>
 8006c06:	4b7b      	ldr	r3, [pc, #492]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a7a      	ldr	r2, [pc, #488]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c10:	6013      	str	r3, [r2, #0]
 8006c12:	4b78      	ldr	r3, [pc, #480]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a77      	ldr	r2, [pc, #476]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	e01d      	b.n	8006c5c <HAL_RCC_OscConfig+0xd4>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c28:	d10c      	bne.n	8006c44 <HAL_RCC_OscConfig+0xbc>
 8006c2a:	4b72      	ldr	r3, [pc, #456]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a71      	ldr	r2, [pc, #452]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	4b6f      	ldr	r3, [pc, #444]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a6e      	ldr	r2, [pc, #440]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	e00b      	b.n	8006c5c <HAL_RCC_OscConfig+0xd4>
 8006c44:	4b6b      	ldr	r3, [pc, #428]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a6a      	ldr	r2, [pc, #424]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	4b68      	ldr	r3, [pc, #416]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a67      	ldr	r2, [pc, #412]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d013      	beq.n	8006c8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c64:	f7fe fc52 	bl	800550c <HAL_GetTick>
 8006c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c6c:	f7fe fc4e 	bl	800550c <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b64      	cmp	r3, #100	; 0x64
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e200      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c7e:	4b5d      	ldr	r3, [pc, #372]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d0f0      	beq.n	8006c6c <HAL_RCC_OscConfig+0xe4>
 8006c8a:	e014      	b.n	8006cb6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c8c:	f7fe fc3e 	bl	800550c <HAL_GetTick>
 8006c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c92:	e008      	b.n	8006ca6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c94:	f7fe fc3a 	bl	800550c <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	2b64      	cmp	r3, #100	; 0x64
 8006ca0:	d901      	bls.n	8006ca6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e1ec      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ca6:	4b53      	ldr	r3, [pc, #332]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1f0      	bne.n	8006c94 <HAL_RCC_OscConfig+0x10c>
 8006cb2:	e000      	b.n	8006cb6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d063      	beq.n	8006d8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006cc2:	4b4c      	ldr	r3, [pc, #304]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f003 030c 	and.w	r3, r3, #12
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00b      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006cce:	4b49      	ldr	r3, [pc, #292]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	f003 030c 	and.w	r3, r3, #12
 8006cd6:	2b08      	cmp	r3, #8
 8006cd8:	d11c      	bne.n	8006d14 <HAL_RCC_OscConfig+0x18c>
 8006cda:	4b46      	ldr	r3, [pc, #280]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d116      	bne.n	8006d14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ce6:	4b43      	ldr	r3, [pc, #268]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d005      	beq.n	8006cfe <HAL_RCC_OscConfig+0x176>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d001      	beq.n	8006cfe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e1c0      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cfe:	4b3d      	ldr	r3, [pc, #244]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	00db      	lsls	r3, r3, #3
 8006d0c:	4939      	ldr	r1, [pc, #228]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d12:	e03a      	b.n	8006d8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d020      	beq.n	8006d5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d1c:	4b36      	ldr	r3, [pc, #216]	; (8006df8 <HAL_RCC_OscConfig+0x270>)
 8006d1e:	2201      	movs	r2, #1
 8006d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d22:	f7fe fbf3 	bl	800550c <HAL_GetTick>
 8006d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d28:	e008      	b.n	8006d3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d2a:	f7fe fbef 	bl	800550c <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d901      	bls.n	8006d3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e1a1      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d3c:	4b2d      	ldr	r3, [pc, #180]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d0f0      	beq.n	8006d2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d48:	4b2a      	ldr	r3, [pc, #168]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	695b      	ldr	r3, [r3, #20]
 8006d54:	00db      	lsls	r3, r3, #3
 8006d56:	4927      	ldr	r1, [pc, #156]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	600b      	str	r3, [r1, #0]
 8006d5c:	e015      	b.n	8006d8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d5e:	4b26      	ldr	r3, [pc, #152]	; (8006df8 <HAL_RCC_OscConfig+0x270>)
 8006d60:	2200      	movs	r2, #0
 8006d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d64:	f7fe fbd2 	bl	800550c <HAL_GetTick>
 8006d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d6a:	e008      	b.n	8006d7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d6c:	f7fe fbce 	bl	800550c <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d901      	bls.n	8006d7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e180      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d7e:	4b1d      	ldr	r3, [pc, #116]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1f0      	bne.n	8006d6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0308 	and.w	r3, r3, #8
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d03a      	beq.n	8006e0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d019      	beq.n	8006dd2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d9e:	4b17      	ldr	r3, [pc, #92]	; (8006dfc <HAL_RCC_OscConfig+0x274>)
 8006da0:	2201      	movs	r2, #1
 8006da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006da4:	f7fe fbb2 	bl	800550c <HAL_GetTick>
 8006da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006daa:	e008      	b.n	8006dbe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dac:	f7fe fbae 	bl	800550c <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d901      	bls.n	8006dbe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e160      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dbe:	4b0d      	ldr	r3, [pc, #52]	; (8006df4 <HAL_RCC_OscConfig+0x26c>)
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d0f0      	beq.n	8006dac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006dca:	2001      	movs	r0, #1
 8006dcc:	f000 face 	bl	800736c <RCC_Delay>
 8006dd0:	e01c      	b.n	8006e0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006dd2:	4b0a      	ldr	r3, [pc, #40]	; (8006dfc <HAL_RCC_OscConfig+0x274>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dd8:	f7fe fb98 	bl	800550c <HAL_GetTick>
 8006ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006dde:	e00f      	b.n	8006e00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006de0:	f7fe fb94 	bl	800550c <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d908      	bls.n	8006e00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e146      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
 8006df2:	bf00      	nop
 8006df4:	40021000 	.word	0x40021000
 8006df8:	42420000 	.word	0x42420000
 8006dfc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e00:	4b92      	ldr	r3, [pc, #584]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1e9      	bne.n	8006de0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0304 	and.w	r3, r3, #4
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 80a6 	beq.w	8006f66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e1e:	4b8b      	ldr	r3, [pc, #556]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e20:	69db      	ldr	r3, [r3, #28]
 8006e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10d      	bne.n	8006e46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e2a:	4b88      	ldr	r3, [pc, #544]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	4a87      	ldr	r2, [pc, #540]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e34:	61d3      	str	r3, [r2, #28]
 8006e36:	4b85      	ldr	r3, [pc, #532]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e38:	69db      	ldr	r3, [r3, #28]
 8006e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e3e:	60bb      	str	r3, [r7, #8]
 8006e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e42:	2301      	movs	r3, #1
 8006e44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e46:	4b82      	ldr	r3, [pc, #520]	; (8007050 <HAL_RCC_OscConfig+0x4c8>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d118      	bne.n	8006e84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e52:	4b7f      	ldr	r3, [pc, #508]	; (8007050 <HAL_RCC_OscConfig+0x4c8>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a7e      	ldr	r2, [pc, #504]	; (8007050 <HAL_RCC_OscConfig+0x4c8>)
 8006e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e5e:	f7fe fb55 	bl	800550c <HAL_GetTick>
 8006e62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e64:	e008      	b.n	8006e78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e66:	f7fe fb51 	bl	800550c <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	2b64      	cmp	r3, #100	; 0x64
 8006e72:	d901      	bls.n	8006e78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e103      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e78:	4b75      	ldr	r3, [pc, #468]	; (8007050 <HAL_RCC_OscConfig+0x4c8>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d0f0      	beq.n	8006e66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d106      	bne.n	8006e9a <HAL_RCC_OscConfig+0x312>
 8006e8c:	4b6f      	ldr	r3, [pc, #444]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	4a6e      	ldr	r2, [pc, #440]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006e92:	f043 0301 	orr.w	r3, r3, #1
 8006e96:	6213      	str	r3, [r2, #32]
 8006e98:	e02d      	b.n	8006ef6 <HAL_RCC_OscConfig+0x36e>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10c      	bne.n	8006ebc <HAL_RCC_OscConfig+0x334>
 8006ea2:	4b6a      	ldr	r3, [pc, #424]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	4a69      	ldr	r2, [pc, #420]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ea8:	f023 0301 	bic.w	r3, r3, #1
 8006eac:	6213      	str	r3, [r2, #32]
 8006eae:	4b67      	ldr	r3, [pc, #412]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	4a66      	ldr	r2, [pc, #408]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006eb4:	f023 0304 	bic.w	r3, r3, #4
 8006eb8:	6213      	str	r3, [r2, #32]
 8006eba:	e01c      	b.n	8006ef6 <HAL_RCC_OscConfig+0x36e>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	2b05      	cmp	r3, #5
 8006ec2:	d10c      	bne.n	8006ede <HAL_RCC_OscConfig+0x356>
 8006ec4:	4b61      	ldr	r3, [pc, #388]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ec6:	6a1b      	ldr	r3, [r3, #32]
 8006ec8:	4a60      	ldr	r2, [pc, #384]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006eca:	f043 0304 	orr.w	r3, r3, #4
 8006ece:	6213      	str	r3, [r2, #32]
 8006ed0:	4b5e      	ldr	r3, [pc, #376]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	4a5d      	ldr	r2, [pc, #372]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ed6:	f043 0301 	orr.w	r3, r3, #1
 8006eda:	6213      	str	r3, [r2, #32]
 8006edc:	e00b      	b.n	8006ef6 <HAL_RCC_OscConfig+0x36e>
 8006ede:	4b5b      	ldr	r3, [pc, #364]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	4a5a      	ldr	r2, [pc, #360]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ee4:	f023 0301 	bic.w	r3, r3, #1
 8006ee8:	6213      	str	r3, [r2, #32]
 8006eea:	4b58      	ldr	r3, [pc, #352]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	4a57      	ldr	r2, [pc, #348]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006ef0:	f023 0304 	bic.w	r3, r3, #4
 8006ef4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d015      	beq.n	8006f2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006efe:	f7fe fb05 	bl	800550c <HAL_GetTick>
 8006f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f04:	e00a      	b.n	8006f1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f06:	f7fe fb01 	bl	800550c <HAL_GetTick>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d901      	bls.n	8006f1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e0b1      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f1c:	4b4b      	ldr	r3, [pc, #300]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	f003 0302 	and.w	r3, r3, #2
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0ee      	beq.n	8006f06 <HAL_RCC_OscConfig+0x37e>
 8006f28:	e014      	b.n	8006f54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f2a:	f7fe faef 	bl	800550c <HAL_GetTick>
 8006f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f30:	e00a      	b.n	8006f48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f32:	f7fe faeb 	bl	800550c <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d901      	bls.n	8006f48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e09b      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f48:	4b40      	ldr	r3, [pc, #256]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006f4a:	6a1b      	ldr	r3, [r3, #32]
 8006f4c:	f003 0302 	and.w	r3, r3, #2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1ee      	bne.n	8006f32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006f54:	7dfb      	ldrb	r3, [r7, #23]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d105      	bne.n	8006f66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f5a:	4b3c      	ldr	r3, [pc, #240]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	4a3b      	ldr	r2, [pc, #236]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006f60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 8087 	beq.w	800707e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f70:	4b36      	ldr	r3, [pc, #216]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f003 030c 	and.w	r3, r3, #12
 8006f78:	2b08      	cmp	r3, #8
 8006f7a:	d061      	beq.n	8007040 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d146      	bne.n	8007012 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f84:	4b33      	ldr	r3, [pc, #204]	; (8007054 <HAL_RCC_OscConfig+0x4cc>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f8a:	f7fe fabf 	bl	800550c <HAL_GetTick>
 8006f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f90:	e008      	b.n	8006fa4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f92:	f7fe fabb 	bl	800550c <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d901      	bls.n	8006fa4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e06d      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006fa4:	4b29      	ldr	r3, [pc, #164]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1f0      	bne.n	8006f92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fb8:	d108      	bne.n	8006fcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006fba:	4b24      	ldr	r3, [pc, #144]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	4921      	ldr	r1, [pc, #132]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006fcc:	4b1f      	ldr	r3, [pc, #124]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a19      	ldr	r1, [r3, #32]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	491b      	ldr	r1, [pc, #108]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fe4:	4b1b      	ldr	r3, [pc, #108]	; (8007054 <HAL_RCC_OscConfig+0x4cc>)
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fea:	f7fe fa8f 	bl	800550c <HAL_GetTick>
 8006fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006ff0:	e008      	b.n	8007004 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff2:	f7fe fa8b 	bl	800550c <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d901      	bls.n	8007004 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e03d      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007004:	4b11      	ldr	r3, [pc, #68]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d0f0      	beq.n	8006ff2 <HAL_RCC_OscConfig+0x46a>
 8007010:	e035      	b.n	800707e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007012:	4b10      	ldr	r3, [pc, #64]	; (8007054 <HAL_RCC_OscConfig+0x4cc>)
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007018:	f7fe fa78 	bl	800550c <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007020:	f7fe fa74 	bl	800550c <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e026      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007032:	4b06      	ldr	r3, [pc, #24]	; (800704c <HAL_RCC_OscConfig+0x4c4>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x498>
 800703e:	e01e      	b.n	800707e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	69db      	ldr	r3, [r3, #28]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d107      	bne.n	8007058 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e019      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
 800704c:	40021000 	.word	0x40021000
 8007050:	40007000 	.word	0x40007000
 8007054:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007058:	4b0b      	ldr	r3, [pc, #44]	; (8007088 <HAL_RCC_OscConfig+0x500>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	429a      	cmp	r2, r3
 800706a:	d106      	bne.n	800707a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007076:	429a      	cmp	r2, r3
 8007078:	d001      	beq.n	800707e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e000      	b.n	8007080 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3718      	adds	r7, #24
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	40021000 	.word	0x40021000

0800708c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e0d0      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070a0:	4b6a      	ldr	r3, [pc, #424]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0307 	and.w	r3, r3, #7
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d910      	bls.n	80070d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ae:	4b67      	ldr	r3, [pc, #412]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f023 0207 	bic.w	r2, r3, #7
 80070b6:	4965      	ldr	r1, [pc, #404]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070be:	4b63      	ldr	r3, [pc, #396]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0307 	and.w	r3, r3, #7
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d001      	beq.n	80070d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e0b8      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0302 	and.w	r3, r3, #2
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d020      	beq.n	800711e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0304 	and.w	r3, r3, #4
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d005      	beq.n	80070f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070e8:	4b59      	ldr	r3, [pc, #356]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	4a58      	ldr	r2, [pc, #352]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 80070ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80070f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0308 	and.w	r3, r3, #8
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d005      	beq.n	800710c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007100:	4b53      	ldr	r3, [pc, #332]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	4a52      	ldr	r2, [pc, #328]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007106:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800710a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800710c:	4b50      	ldr	r3, [pc, #320]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	494d      	ldr	r1, [pc, #308]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800711a:	4313      	orrs	r3, r2
 800711c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 0301 	and.w	r3, r3, #1
 8007126:	2b00      	cmp	r3, #0
 8007128:	d040      	beq.n	80071ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d107      	bne.n	8007142 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007132:	4b47      	ldr	r3, [pc, #284]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d115      	bne.n	800716a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e07f      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	2b02      	cmp	r3, #2
 8007148:	d107      	bne.n	800715a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800714a:	4b41      	ldr	r3, [pc, #260]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d109      	bne.n	800716a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e073      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800715a:	4b3d      	ldr	r3, [pc, #244]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e06b      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800716a:	4b39      	ldr	r3, [pc, #228]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f023 0203 	bic.w	r2, r3, #3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	4936      	ldr	r1, [pc, #216]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007178:	4313      	orrs	r3, r2
 800717a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800717c:	f7fe f9c6 	bl	800550c <HAL_GetTick>
 8007180:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007182:	e00a      	b.n	800719a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007184:	f7fe f9c2 	bl	800550c <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007192:	4293      	cmp	r3, r2
 8007194:	d901      	bls.n	800719a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e053      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800719a:	4b2d      	ldr	r3, [pc, #180]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f003 020c 	and.w	r2, r3, #12
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d1eb      	bne.n	8007184 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071ac:	4b27      	ldr	r3, [pc, #156]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d210      	bcs.n	80071dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071ba:	4b24      	ldr	r3, [pc, #144]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f023 0207 	bic.w	r2, r3, #7
 80071c2:	4922      	ldr	r1, [pc, #136]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071ca:	4b20      	ldr	r3, [pc, #128]	; (800724c <HAL_RCC_ClockConfig+0x1c0>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0307 	and.w	r3, r3, #7
 80071d2:	683a      	ldr	r2, [r7, #0]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d001      	beq.n	80071dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e032      	b.n	8007242 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0304 	and.w	r3, r3, #4
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d008      	beq.n	80071fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071e8:	4b19      	ldr	r3, [pc, #100]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	4916      	ldr	r1, [pc, #88]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 80071f6:	4313      	orrs	r3, r2
 80071f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0308 	and.w	r3, r3, #8
 8007202:	2b00      	cmp	r3, #0
 8007204:	d009      	beq.n	800721a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007206:	4b12      	ldr	r3, [pc, #72]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	00db      	lsls	r3, r3, #3
 8007214:	490e      	ldr	r1, [pc, #56]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007216:	4313      	orrs	r3, r2
 8007218:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800721a:	f000 f821 	bl	8007260 <HAL_RCC_GetSysClockFreq>
 800721e:	4602      	mov	r2, r0
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <HAL_RCC_ClockConfig+0x1c4>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	091b      	lsrs	r3, r3, #4
 8007226:	f003 030f 	and.w	r3, r3, #15
 800722a:	490a      	ldr	r1, [pc, #40]	; (8007254 <HAL_RCC_ClockConfig+0x1c8>)
 800722c:	5ccb      	ldrb	r3, [r1, r3]
 800722e:	fa22 f303 	lsr.w	r3, r2, r3
 8007232:	4a09      	ldr	r2, [pc, #36]	; (8007258 <HAL_RCC_ClockConfig+0x1cc>)
 8007234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007236:	4b09      	ldr	r3, [pc, #36]	; (800725c <HAL_RCC_ClockConfig+0x1d0>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4618      	mov	r0, r3
 800723c:	f7fe f924 	bl	8005488 <HAL_InitTick>

  return HAL_OK;
 8007240:	2300      	movs	r3, #0
}
 8007242:	4618      	mov	r0, r3
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	40022000 	.word	0x40022000
 8007250:	40021000 	.word	0x40021000
 8007254:	08008d78 	.word	0x08008d78
 8007258:	2000003c 	.word	0x2000003c
 800725c:	20000040 	.word	0x20000040

08007260 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007260:	b480      	push	{r7}
 8007262:	b087      	sub	sp, #28
 8007264:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007266:	2300      	movs	r3, #0
 8007268:	60fb      	str	r3, [r7, #12]
 800726a:	2300      	movs	r3, #0
 800726c:	60bb      	str	r3, [r7, #8]
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]
 8007272:	2300      	movs	r3, #0
 8007274:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800727a:	4b1e      	ldr	r3, [pc, #120]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f003 030c 	and.w	r3, r3, #12
 8007286:	2b04      	cmp	r3, #4
 8007288:	d002      	beq.n	8007290 <HAL_RCC_GetSysClockFreq+0x30>
 800728a:	2b08      	cmp	r3, #8
 800728c:	d003      	beq.n	8007296 <HAL_RCC_GetSysClockFreq+0x36>
 800728e:	e027      	b.n	80072e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007290:	4b19      	ldr	r3, [pc, #100]	; (80072f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8007292:	613b      	str	r3, [r7, #16]
      break;
 8007294:	e027      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	0c9b      	lsrs	r3, r3, #18
 800729a:	f003 030f 	and.w	r3, r3, #15
 800729e:	4a17      	ldr	r2, [pc, #92]	; (80072fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80072a0:	5cd3      	ldrb	r3, [r2, r3]
 80072a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d010      	beq.n	80072d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80072ae:	4b11      	ldr	r3, [pc, #68]	; (80072f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	0c5b      	lsrs	r3, r3, #17
 80072b4:	f003 0301 	and.w	r3, r3, #1
 80072b8:	4a11      	ldr	r2, [pc, #68]	; (8007300 <HAL_RCC_GetSysClockFreq+0xa0>)
 80072ba:	5cd3      	ldrb	r3, [r2, r3]
 80072bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a0d      	ldr	r2, [pc, #52]	; (80072f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80072c2:	fb03 f202 	mul.w	r2, r3, r2
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072cc:	617b      	str	r3, [r7, #20]
 80072ce:	e004      	b.n	80072da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a0c      	ldr	r2, [pc, #48]	; (8007304 <HAL_RCC_GetSysClockFreq+0xa4>)
 80072d4:	fb02 f303 	mul.w	r3, r2, r3
 80072d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	613b      	str	r3, [r7, #16]
      break;
 80072de:	e002      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80072e0:	4b05      	ldr	r3, [pc, #20]	; (80072f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80072e2:	613b      	str	r3, [r7, #16]
      break;
 80072e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80072e6:	693b      	ldr	r3, [r7, #16]
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	371c      	adds	r7, #28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bc80      	pop	{r7}
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	40021000 	.word	0x40021000
 80072f8:	007a1200 	.word	0x007a1200
 80072fc:	08008d90 	.word	0x08008d90
 8007300:	08008da0 	.word	0x08008da0
 8007304:	003d0900 	.word	0x003d0900

08007308 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007308:	b480      	push	{r7}
 800730a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800730c:	4b02      	ldr	r3, [pc, #8]	; (8007318 <HAL_RCC_GetHCLKFreq+0x10>)
 800730e:	681b      	ldr	r3, [r3, #0]
}
 8007310:	4618      	mov	r0, r3
 8007312:	46bd      	mov	sp, r7
 8007314:	bc80      	pop	{r7}
 8007316:	4770      	bx	lr
 8007318:	2000003c 	.word	0x2000003c

0800731c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007320:	f7ff fff2 	bl	8007308 <HAL_RCC_GetHCLKFreq>
 8007324:	4602      	mov	r2, r0
 8007326:	4b05      	ldr	r3, [pc, #20]	; (800733c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	0a1b      	lsrs	r3, r3, #8
 800732c:	f003 0307 	and.w	r3, r3, #7
 8007330:	4903      	ldr	r1, [pc, #12]	; (8007340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007332:	5ccb      	ldrb	r3, [r1, r3]
 8007334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007338:	4618      	mov	r0, r3
 800733a:	bd80      	pop	{r7, pc}
 800733c:	40021000 	.word	0x40021000
 8007340:	08008d88 	.word	0x08008d88

08007344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007348:	f7ff ffde 	bl	8007308 <HAL_RCC_GetHCLKFreq>
 800734c:	4602      	mov	r2, r0
 800734e:	4b05      	ldr	r3, [pc, #20]	; (8007364 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	0adb      	lsrs	r3, r3, #11
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	4903      	ldr	r1, [pc, #12]	; (8007368 <HAL_RCC_GetPCLK2Freq+0x24>)
 800735a:	5ccb      	ldrb	r3, [r1, r3]
 800735c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007360:	4618      	mov	r0, r3
 8007362:	bd80      	pop	{r7, pc}
 8007364:	40021000 	.word	0x40021000
 8007368:	08008d88 	.word	0x08008d88

0800736c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007374:	4b0a      	ldr	r3, [pc, #40]	; (80073a0 <RCC_Delay+0x34>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a0a      	ldr	r2, [pc, #40]	; (80073a4 <RCC_Delay+0x38>)
 800737a:	fba2 2303 	umull	r2, r3, r2, r3
 800737e:	0a5b      	lsrs	r3, r3, #9
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	fb02 f303 	mul.w	r3, r2, r3
 8007386:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007388:	bf00      	nop
  }
  while (Delay --);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	1e5a      	subs	r2, r3, #1
 800738e:	60fa      	str	r2, [r7, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1f9      	bne.n	8007388 <RCC_Delay+0x1c>
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	bc80      	pop	{r7}
 800739e:	4770      	bx	lr
 80073a0:	2000003c 	.word	0x2000003c
 80073a4:	10624dd3 	.word	0x10624dd3

080073a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e041      	b.n	800743e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d106      	bne.n	80073d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7fd fefa 	bl	80051c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	3304      	adds	r3, #4
 80073e4:	4619      	mov	r1, r3
 80073e6:	4610      	mov	r0, r2
 80073e8:	f000 faf4 	bl	80079d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
	...

08007448 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b01      	cmp	r3, #1
 800745a:	d001      	beq.n	8007460 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e032      	b.n	80074c6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2202      	movs	r2, #2
 8007464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a18      	ldr	r2, [pc, #96]	; (80074d0 <HAL_TIM_Base_Start+0x88>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d00e      	beq.n	8007490 <HAL_TIM_Base_Start+0x48>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800747a:	d009      	beq.n	8007490 <HAL_TIM_Base_Start+0x48>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a14      	ldr	r2, [pc, #80]	; (80074d4 <HAL_TIM_Base_Start+0x8c>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d004      	beq.n	8007490 <HAL_TIM_Base_Start+0x48>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a13      	ldr	r2, [pc, #76]	; (80074d8 <HAL_TIM_Base_Start+0x90>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d111      	bne.n	80074b4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2b06      	cmp	r3, #6
 80074a0:	d010      	beq.n	80074c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f042 0201 	orr.w	r2, r2, #1
 80074b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074b2:	e007      	b.n	80074c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f042 0201 	orr.w	r2, r2, #1
 80074c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bc80      	pop	{r7}
 80074ce:	4770      	bx	lr
 80074d0:	40012c00 	.word	0x40012c00
 80074d4:	40000400 	.word	0x40000400
 80074d8:	40000800 	.word	0x40000800

080074dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e041      	b.n	8007572 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d106      	bne.n	8007508 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f7fd fe90 	bl	8005228 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2202      	movs	r2, #2
 800750c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f000 fa5a 	bl	80079d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
	...

0800757c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d109      	bne.n	80075a0 <HAL_TIM_PWM_Start+0x24>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b01      	cmp	r3, #1
 8007596:	bf14      	ite	ne
 8007598:	2301      	movne	r3, #1
 800759a:	2300      	moveq	r3, #0
 800759c:	b2db      	uxtb	r3, r3
 800759e:	e022      	b.n	80075e6 <HAL_TIM_PWM_Start+0x6a>
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	d109      	bne.n	80075ba <HAL_TIM_PWM_Start+0x3e>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	bf14      	ite	ne
 80075b2:	2301      	movne	r3, #1
 80075b4:	2300      	moveq	r3, #0
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	e015      	b.n	80075e6 <HAL_TIM_PWM_Start+0x6a>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b08      	cmp	r3, #8
 80075be:	d109      	bne.n	80075d4 <HAL_TIM_PWM_Start+0x58>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	bf14      	ite	ne
 80075cc:	2301      	movne	r3, #1
 80075ce:	2300      	moveq	r3, #0
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	e008      	b.n	80075e6 <HAL_TIM_PWM_Start+0x6a>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b01      	cmp	r3, #1
 80075de:	bf14      	ite	ne
 80075e0:	2301      	movne	r3, #1
 80075e2:	2300      	moveq	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e05e      	b.n	80076ac <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d104      	bne.n	80075fe <HAL_TIM_PWM_Start+0x82>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075fc:	e013      	b.n	8007626 <HAL_TIM_PWM_Start+0xaa>
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2b04      	cmp	r3, #4
 8007602:	d104      	bne.n	800760e <HAL_TIM_PWM_Start+0x92>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800760c:	e00b      	b.n	8007626 <HAL_TIM_PWM_Start+0xaa>
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	2b08      	cmp	r3, #8
 8007612:	d104      	bne.n	800761e <HAL_TIM_PWM_Start+0xa2>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2202      	movs	r2, #2
 8007618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800761c:	e003      	b.n	8007626 <HAL_TIM_PWM_Start+0xaa>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2202      	movs	r2, #2
 8007622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2201      	movs	r2, #1
 800762c:	6839      	ldr	r1, [r7, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f000 fc50 	bl	8007ed4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a1e      	ldr	r2, [pc, #120]	; (80076b4 <HAL_TIM_PWM_Start+0x138>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d107      	bne.n	800764e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800764c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a18      	ldr	r2, [pc, #96]	; (80076b4 <HAL_TIM_PWM_Start+0x138>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d00e      	beq.n	8007676 <HAL_TIM_PWM_Start+0xfa>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007660:	d009      	beq.n	8007676 <HAL_TIM_PWM_Start+0xfa>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a14      	ldr	r2, [pc, #80]	; (80076b8 <HAL_TIM_PWM_Start+0x13c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d004      	beq.n	8007676 <HAL_TIM_PWM_Start+0xfa>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a12      	ldr	r2, [pc, #72]	; (80076bc <HAL_TIM_PWM_Start+0x140>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d111      	bne.n	800769a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2b06      	cmp	r3, #6
 8007686:	d010      	beq.n	80076aa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007698:	e007      	b.n	80076aa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0201 	orr.w	r2, r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	40012c00 	.word	0x40012c00
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800

080076c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b086      	sub	sp, #24
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076cc:	2300      	movs	r3, #0
 80076ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d101      	bne.n	80076de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076da:	2302      	movs	r3, #2
 80076dc:	e0ae      	b.n	800783c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b0c      	cmp	r3, #12
 80076ea:	f200 809f 	bhi.w	800782c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80076ee:	a201      	add	r2, pc, #4	; (adr r2, 80076f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80076f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f4:	08007729 	.word	0x08007729
 80076f8:	0800782d 	.word	0x0800782d
 80076fc:	0800782d 	.word	0x0800782d
 8007700:	0800782d 	.word	0x0800782d
 8007704:	08007769 	.word	0x08007769
 8007708:	0800782d 	.word	0x0800782d
 800770c:	0800782d 	.word	0x0800782d
 8007710:	0800782d 	.word	0x0800782d
 8007714:	080077ab 	.word	0x080077ab
 8007718:	0800782d 	.word	0x0800782d
 800771c:	0800782d 	.word	0x0800782d
 8007720:	0800782d 	.word	0x0800782d
 8007724:	080077eb 	.word	0x080077eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68b9      	ldr	r1, [r7, #8]
 800772e:	4618      	mov	r0, r3
 8007730:	f000 f9b2 	bl	8007a98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699a      	ldr	r2, [r3, #24]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f042 0208 	orr.w	r2, r2, #8
 8007742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	699a      	ldr	r2, [r3, #24]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f022 0204 	bic.w	r2, r2, #4
 8007752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6999      	ldr	r1, [r3, #24]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	691a      	ldr	r2, [r3, #16]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	430a      	orrs	r2, r1
 8007764:	619a      	str	r2, [r3, #24]
      break;
 8007766:	e064      	b.n	8007832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68b9      	ldr	r1, [r7, #8]
 800776e:	4618      	mov	r0, r3
 8007770:	f000 f9f8 	bl	8007b64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	699a      	ldr	r2, [r3, #24]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	699a      	ldr	r2, [r3, #24]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	6999      	ldr	r1, [r3, #24]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	021a      	lsls	r2, r3, #8
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	430a      	orrs	r2, r1
 80077a6:	619a      	str	r2, [r3, #24]
      break;
 80077a8:	e043      	b.n	8007832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 fa41 	bl	8007c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	69da      	ldr	r2, [r3, #28]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f042 0208 	orr.w	r2, r2, #8
 80077c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	69da      	ldr	r2, [r3, #28]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f022 0204 	bic.w	r2, r2, #4
 80077d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	69d9      	ldr	r1, [r3, #28]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	691a      	ldr	r2, [r3, #16]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	430a      	orrs	r2, r1
 80077e6:	61da      	str	r2, [r3, #28]
      break;
 80077e8:	e023      	b.n	8007832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68b9      	ldr	r1, [r7, #8]
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fa8b 	bl	8007d0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69da      	ldr	r2, [r3, #28]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	69da      	ldr	r2, [r3, #28]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	69d9      	ldr	r1, [r3, #28]
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	021a      	lsls	r2, r3, #8
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	61da      	str	r2, [r3, #28]
      break;
 800782a:	e002      	b.n	8007832 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	75fb      	strb	r3, [r7, #23]
      break;
 8007830:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800783a:	7dfb      	ldrb	r3, [r7, #23]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007858:	2b01      	cmp	r3, #1
 800785a:	d101      	bne.n	8007860 <HAL_TIM_ConfigClockSource+0x1c>
 800785c:	2302      	movs	r3, #2
 800785e:	e0b4      	b.n	80079ca <HAL_TIM_ConfigClockSource+0x186>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800787e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007886:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007898:	d03e      	beq.n	8007918 <HAL_TIM_ConfigClockSource+0xd4>
 800789a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800789e:	f200 8087 	bhi.w	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078a6:	f000 8086 	beq.w	80079b6 <HAL_TIM_ConfigClockSource+0x172>
 80078aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078ae:	d87f      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078b0:	2b70      	cmp	r3, #112	; 0x70
 80078b2:	d01a      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0xa6>
 80078b4:	2b70      	cmp	r3, #112	; 0x70
 80078b6:	d87b      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078b8:	2b60      	cmp	r3, #96	; 0x60
 80078ba:	d050      	beq.n	800795e <HAL_TIM_ConfigClockSource+0x11a>
 80078bc:	2b60      	cmp	r3, #96	; 0x60
 80078be:	d877      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078c0:	2b50      	cmp	r3, #80	; 0x50
 80078c2:	d03c      	beq.n	800793e <HAL_TIM_ConfigClockSource+0xfa>
 80078c4:	2b50      	cmp	r3, #80	; 0x50
 80078c6:	d873      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078c8:	2b40      	cmp	r3, #64	; 0x40
 80078ca:	d058      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x13a>
 80078cc:	2b40      	cmp	r3, #64	; 0x40
 80078ce:	d86f      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078d0:	2b30      	cmp	r3, #48	; 0x30
 80078d2:	d064      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x15a>
 80078d4:	2b30      	cmp	r3, #48	; 0x30
 80078d6:	d86b      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078d8:	2b20      	cmp	r3, #32
 80078da:	d060      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x15a>
 80078dc:	2b20      	cmp	r3, #32
 80078de:	d867      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d05c      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x15a>
 80078e4:	2b10      	cmp	r3, #16
 80078e6:	d05a      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x15a>
 80078e8:	e062      	b.n	80079b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	6899      	ldr	r1, [r3, #8]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f000 facc 	bl	8007e96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800790c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	609a      	str	r2, [r3, #8]
      break;
 8007916:	e04f      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6818      	ldr	r0, [r3, #0]
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	6899      	ldr	r1, [r3, #8]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	685a      	ldr	r2, [r3, #4]
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	f000 fab5 	bl	8007e96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689a      	ldr	r2, [r3, #8]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800793a:	609a      	str	r2, [r3, #8]
      break;
 800793c:	e03c      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6818      	ldr	r0, [r3, #0]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	6859      	ldr	r1, [r3, #4]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	461a      	mov	r2, r3
 800794c:	f000 fa2c 	bl	8007da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2150      	movs	r1, #80	; 0x50
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fa83 	bl	8007e62 <TIM_ITRx_SetConfig>
      break;
 800795c:	e02c      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6818      	ldr	r0, [r3, #0]
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	6859      	ldr	r1, [r3, #4]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	461a      	mov	r2, r3
 800796c:	f000 fa4a 	bl	8007e04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2160      	movs	r1, #96	; 0x60
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fa73 	bl	8007e62 <TIM_ITRx_SetConfig>
      break;
 800797c:	e01c      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6818      	ldr	r0, [r3, #0]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	6859      	ldr	r1, [r3, #4]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	461a      	mov	r2, r3
 800798c:	f000 fa0c 	bl	8007da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2140      	movs	r1, #64	; 0x40
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fa63 	bl	8007e62 <TIM_ITRx_SetConfig>
      break;
 800799c:	e00c      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4619      	mov	r1, r3
 80079a8:	4610      	mov	r0, r2
 80079aa:	f000 fa5a 	bl	8007e62 <TIM_ITRx_SetConfig>
      break;
 80079ae:	e003      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	73fb      	strb	r3, [r7, #15]
      break;
 80079b4:	e000      	b.n	80079b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a29      	ldr	r2, [pc, #164]	; (8007a8c <TIM_Base_SetConfig+0xb8>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00b      	beq.n	8007a04 <TIM_Base_SetConfig+0x30>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079f2:	d007      	beq.n	8007a04 <TIM_Base_SetConfig+0x30>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a26      	ldr	r2, [pc, #152]	; (8007a90 <TIM_Base_SetConfig+0xbc>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d003      	beq.n	8007a04 <TIM_Base_SetConfig+0x30>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a25      	ldr	r2, [pc, #148]	; (8007a94 <TIM_Base_SetConfig+0xc0>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d108      	bne.n	8007a16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	68fa      	ldr	r2, [r7, #12]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a1c      	ldr	r2, [pc, #112]	; (8007a8c <TIM_Base_SetConfig+0xb8>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d00b      	beq.n	8007a36 <TIM_Base_SetConfig+0x62>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a24:	d007      	beq.n	8007a36 <TIM_Base_SetConfig+0x62>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a19      	ldr	r2, [pc, #100]	; (8007a90 <TIM_Base_SetConfig+0xbc>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d003      	beq.n	8007a36 <TIM_Base_SetConfig+0x62>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a18      	ldr	r2, [pc, #96]	; (8007a94 <TIM_Base_SetConfig+0xc0>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d108      	bne.n	8007a48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a07      	ldr	r2, [pc, #28]	; (8007a8c <TIM_Base_SetConfig+0xb8>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d103      	bne.n	8007a7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	691a      	ldr	r2, [r3, #16]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	615a      	str	r2, [r3, #20]
}
 8007a82:	bf00      	nop
 8007a84:	3714      	adds	r7, #20
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bc80      	pop	{r7}
 8007a8a:	4770      	bx	lr
 8007a8c:	40012c00 	.word	0x40012c00
 8007a90:	40000400 	.word	0x40000400
 8007a94:	40000800 	.word	0x40000800

08007a98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b087      	sub	sp, #28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a1b      	ldr	r3, [r3, #32]
 8007aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a1b      	ldr	r3, [r3, #32]
 8007aac:	f023 0201 	bic.w	r2, r3, #1
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0303 	bic.w	r3, r3, #3
 8007ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f023 0302 	bic.w	r3, r3, #2
 8007ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	; (8007b60 <TIM_OC1_SetConfig+0xc8>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d10c      	bne.n	8007b0e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	f023 0308 	bic.w	r3, r3, #8
 8007afa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	697a      	ldr	r2, [r7, #20]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f023 0304 	bic.w	r3, r3, #4
 8007b0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a13      	ldr	r2, [pc, #76]	; (8007b60 <TIM_OC1_SetConfig+0xc8>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d111      	bne.n	8007b3a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	685a      	ldr	r2, [r3, #4]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	621a      	str	r2, [r3, #32]
}
 8007b54:	bf00      	nop
 8007b56:	371c      	adds	r7, #28
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bc80      	pop	{r7}
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40012c00 	.word	0x40012c00

08007b64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	f023 0210 	bic.w	r2, r3, #16
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	699b      	ldr	r3, [r3, #24]
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	021b      	lsls	r3, r3, #8
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	f023 0320 	bic.w	r3, r3, #32
 8007bae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	011b      	lsls	r3, r3, #4
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a1d      	ldr	r2, [pc, #116]	; (8007c34 <TIM_OC2_SetConfig+0xd0>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d10d      	bne.n	8007be0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bde:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a14      	ldr	r2, [pc, #80]	; (8007c34 <TIM_OC2_SetConfig+0xd0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d113      	bne.n	8007c10 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	621a      	str	r2, [r3, #32]
}
 8007c2a:	bf00      	nop
 8007c2c:	371c      	adds	r7, #28
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bc80      	pop	{r7}
 8007c32:	4770      	bx	lr
 8007c34:	40012c00 	.word	0x40012c00

08007c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a1b      	ldr	r3, [r3, #32]
 8007c4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0303 	bic.w	r3, r3, #3
 8007c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	021b      	lsls	r3, r3, #8
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a1d      	ldr	r2, [pc, #116]	; (8007d08 <TIM_OC3_SetConfig+0xd0>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d10d      	bne.n	8007cb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	021b      	lsls	r3, r3, #8
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a14      	ldr	r2, [pc, #80]	; (8007d08 <TIM_OC3_SetConfig+0xd0>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d113      	bne.n	8007ce2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	011b      	lsls	r3, r3, #4
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	699b      	ldr	r3, [r3, #24]
 8007cda:	011b      	lsls	r3, r3, #4
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	685a      	ldr	r2, [r3, #4]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	697a      	ldr	r2, [r7, #20]
 8007cfa:	621a      	str	r2, [r3, #32]
}
 8007cfc:	bf00      	nop
 8007cfe:	371c      	adds	r7, #28
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bc80      	pop	{r7}
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	40012c00 	.word	0x40012c00

08007d0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b087      	sub	sp, #28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a1b      	ldr	r3, [r3, #32]
 8007d1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a1b      	ldr	r3, [r3, #32]
 8007d20:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	69db      	ldr	r3, [r3, #28]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	021b      	lsls	r3, r3, #8
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	031b      	lsls	r3, r3, #12
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a0f      	ldr	r2, [pc, #60]	; (8007da4 <TIM_OC4_SetConfig+0x98>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d109      	bne.n	8007d80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	019b      	lsls	r3, r3, #6
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	685a      	ldr	r2, [r3, #4]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	693a      	ldr	r2, [r7, #16]
 8007d98:	621a      	str	r2, [r3, #32]
}
 8007d9a:	bf00      	nop
 8007d9c:	371c      	adds	r7, #28
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bc80      	pop	{r7}
 8007da2:	4770      	bx	lr
 8007da4:	40012c00 	.word	0x40012c00

08007da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b087      	sub	sp, #28
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	f023 0201 	bic.w	r2, r3, #1
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f023 030a 	bic.w	r3, r3, #10
 8007de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	621a      	str	r2, [r3, #32]
}
 8007dfa:	bf00      	nop
 8007dfc:	371c      	adds	r7, #28
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bc80      	pop	{r7}
 8007e02:	4770      	bx	lr

08007e04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b087      	sub	sp, #28
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	f023 0210 	bic.w	r2, r3, #16
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	031b      	lsls	r3, r3, #12
 8007e34:	693a      	ldr	r2, [r7, #16]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	011b      	lsls	r3, r3, #4
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	693a      	ldr	r2, [r7, #16]
 8007e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	697a      	ldr	r2, [r7, #20]
 8007e56:	621a      	str	r2, [r3, #32]
}
 8007e58:	bf00      	nop
 8007e5a:	371c      	adds	r7, #28
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr

08007e62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e62:	b480      	push	{r7}
 8007e64:	b085      	sub	sp, #20
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
 8007e6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	f043 0307 	orr.w	r3, r3, #7
 8007e84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	609a      	str	r2, [r3, #8]
}
 8007e8c:	bf00      	nop
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bc80      	pop	{r7}
 8007e94:	4770      	bx	lr

08007e96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b087      	sub	sp, #28
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	60f8      	str	r0, [r7, #12]
 8007e9e:	60b9      	str	r1, [r7, #8]
 8007ea0:	607a      	str	r2, [r7, #4]
 8007ea2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	021a      	lsls	r2, r3, #8
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	431a      	orrs	r2, r3
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	697a      	ldr	r2, [r7, #20]
 8007ec8:	609a      	str	r2, [r3, #8]
}
 8007eca:	bf00      	nop
 8007ecc:	371c      	adds	r7, #28
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bc80      	pop	{r7}
 8007ed2:	4770      	bx	lr

08007ed4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	f003 031f 	and.w	r3, r3, #31
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a1a      	ldr	r2, [r3, #32]
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	43db      	mvns	r3, r3
 8007ef6:	401a      	ands	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6a1a      	ldr	r2, [r3, #32]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	f003 031f 	and.w	r3, r3, #31
 8007f06:	6879      	ldr	r1, [r7, #4]
 8007f08:	fa01 f303 	lsl.w	r3, r1, r3
 8007f0c:	431a      	orrs	r2, r3
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	621a      	str	r2, [r3, #32]
}
 8007f12:	bf00      	nop
 8007f14:	371c      	adds	r7, #28
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bc80      	pop	{r7}
 8007f1a:	4770      	bx	lr

08007f1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d101      	bne.n	8007f34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f30:	2302      	movs	r3, #2
 8007f32:	e046      	b.n	8007fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a16      	ldr	r2, [pc, #88]	; (8007fcc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d00e      	beq.n	8007f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f80:	d009      	beq.n	8007f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a12      	ldr	r2, [pc, #72]	; (8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d004      	beq.n	8007f96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a10      	ldr	r2, [pc, #64]	; (8007fd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d10c      	bne.n	8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68ba      	ldr	r2, [r7, #8]
 8007fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3714      	adds	r7, #20
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bc80      	pop	{r7}
 8007fca:	4770      	bx	lr
 8007fcc:	40012c00 	.word	0x40012c00
 8007fd0:	40000400 	.word	0x40000400
 8007fd4:	40000800 	.word	0x40000800

08007fd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d101      	bne.n	8007fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e042      	b.n	8008070 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d106      	bne.n	8008004 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f7fd f97c 	bl	80052fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2224      	movs	r2, #36	; 0x24
 8008008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68da      	ldr	r2, [r3, #12]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800801a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 f82b 	bl	8008078 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	691a      	ldr	r2, [r3, #16]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008030:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	695a      	ldr	r2, [r3, #20]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008040:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68da      	ldr	r2, [r3, #12]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008050:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2220      	movs	r2, #32
 800805c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800806e:	2300      	movs	r3, #0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3708      	adds	r7, #8
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	430a      	orrs	r2, r1
 8008094:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	689a      	ldr	r2, [r3, #8]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	431a      	orrs	r2, r3
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80080b2:	f023 030c 	bic.w	r3, r3, #12
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	6812      	ldr	r2, [r2, #0]
 80080ba:	68b9      	ldr	r1, [r7, #8]
 80080bc:	430b      	orrs	r3, r1
 80080be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	699a      	ldr	r2, [r3, #24]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a2c      	ldr	r2, [pc, #176]	; (800818c <UART_SetConfig+0x114>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d103      	bne.n	80080e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80080e0:	f7ff f930 	bl	8007344 <HAL_RCC_GetPCLK2Freq>
 80080e4:	60f8      	str	r0, [r7, #12]
 80080e6:	e002      	b.n	80080ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80080e8:	f7ff f918 	bl	800731c <HAL_RCC_GetPCLK1Freq>
 80080ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	4613      	mov	r3, r2
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4413      	add	r3, r2
 80080f6:	009a      	lsls	r2, r3, #2
 80080f8:	441a      	add	r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	fbb2 f3f3 	udiv	r3, r2, r3
 8008104:	4a22      	ldr	r2, [pc, #136]	; (8008190 <UART_SetConfig+0x118>)
 8008106:	fba2 2303 	umull	r2, r3, r2, r3
 800810a:	095b      	lsrs	r3, r3, #5
 800810c:	0119      	lsls	r1, r3, #4
 800810e:	68fa      	ldr	r2, [r7, #12]
 8008110:	4613      	mov	r3, r2
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	4413      	add	r3, r2
 8008116:	009a      	lsls	r2, r3, #2
 8008118:	441a      	add	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	fbb2 f2f3 	udiv	r2, r2, r3
 8008124:	4b1a      	ldr	r3, [pc, #104]	; (8008190 <UART_SetConfig+0x118>)
 8008126:	fba3 0302 	umull	r0, r3, r3, r2
 800812a:	095b      	lsrs	r3, r3, #5
 800812c:	2064      	movs	r0, #100	; 0x64
 800812e:	fb00 f303 	mul.w	r3, r0, r3
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	3332      	adds	r3, #50	; 0x32
 8008138:	4a15      	ldr	r2, [pc, #84]	; (8008190 <UART_SetConfig+0x118>)
 800813a:	fba2 2303 	umull	r2, r3, r2, r3
 800813e:	095b      	lsrs	r3, r3, #5
 8008140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008144:	4419      	add	r1, r3
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	4613      	mov	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	009a      	lsls	r2, r3, #2
 8008150:	441a      	add	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	fbb2 f2f3 	udiv	r2, r2, r3
 800815c:	4b0c      	ldr	r3, [pc, #48]	; (8008190 <UART_SetConfig+0x118>)
 800815e:	fba3 0302 	umull	r0, r3, r3, r2
 8008162:	095b      	lsrs	r3, r3, #5
 8008164:	2064      	movs	r0, #100	; 0x64
 8008166:	fb00 f303 	mul.w	r3, r0, r3
 800816a:	1ad3      	subs	r3, r2, r3
 800816c:	011b      	lsls	r3, r3, #4
 800816e:	3332      	adds	r3, #50	; 0x32
 8008170:	4a07      	ldr	r2, [pc, #28]	; (8008190 <UART_SetConfig+0x118>)
 8008172:	fba2 2303 	umull	r2, r3, r2, r3
 8008176:	095b      	lsrs	r3, r3, #5
 8008178:	f003 020f 	and.w	r2, r3, #15
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	440a      	add	r2, r1
 8008182:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008184:	bf00      	nop
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	40013800 	.word	0x40013800
 8008190:	51eb851f 	.word	0x51eb851f

08008194 <__errno>:
 8008194:	4b01      	ldr	r3, [pc, #4]	; (800819c <__errno+0x8>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	20000048 	.word	0x20000048

080081a0 <__libc_init_array>:
 80081a0:	b570      	push	{r4, r5, r6, lr}
 80081a2:	2600      	movs	r6, #0
 80081a4:	4d0c      	ldr	r5, [pc, #48]	; (80081d8 <__libc_init_array+0x38>)
 80081a6:	4c0d      	ldr	r4, [pc, #52]	; (80081dc <__libc_init_array+0x3c>)
 80081a8:	1b64      	subs	r4, r4, r5
 80081aa:	10a4      	asrs	r4, r4, #2
 80081ac:	42a6      	cmp	r6, r4
 80081ae:	d109      	bne.n	80081c4 <__libc_init_array+0x24>
 80081b0:	f000 fdd6 	bl	8008d60 <_init>
 80081b4:	2600      	movs	r6, #0
 80081b6:	4d0a      	ldr	r5, [pc, #40]	; (80081e0 <__libc_init_array+0x40>)
 80081b8:	4c0a      	ldr	r4, [pc, #40]	; (80081e4 <__libc_init_array+0x44>)
 80081ba:	1b64      	subs	r4, r4, r5
 80081bc:	10a4      	asrs	r4, r4, #2
 80081be:	42a6      	cmp	r6, r4
 80081c0:	d105      	bne.n	80081ce <__libc_init_array+0x2e>
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081c8:	4798      	blx	r3
 80081ca:	3601      	adds	r6, #1
 80081cc:	e7ee      	b.n	80081ac <__libc_init_array+0xc>
 80081ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80081d2:	4798      	blx	r3
 80081d4:	3601      	adds	r6, #1
 80081d6:	e7f2      	b.n	80081be <__libc_init_array+0x1e>
 80081d8:	08008e24 	.word	0x08008e24
 80081dc:	08008e24 	.word	0x08008e24
 80081e0:	08008e24 	.word	0x08008e24
 80081e4:	08008e28 	.word	0x08008e28

080081e8 <memset>:
 80081e8:	4603      	mov	r3, r0
 80081ea:	4402      	add	r2, r0
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d100      	bne.n	80081f2 <memset+0xa>
 80081f0:	4770      	bx	lr
 80081f2:	f803 1b01 	strb.w	r1, [r3], #1
 80081f6:	e7f9      	b.n	80081ec <memset+0x4>

080081f8 <atan>:
 80081f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	4bb6      	ldr	r3, [pc, #728]	; (80084d8 <atan+0x2e0>)
 80081fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008202:	429e      	cmp	r6, r3
 8008204:	4604      	mov	r4, r0
 8008206:	460d      	mov	r5, r1
 8008208:	468b      	mov	fp, r1
 800820a:	dd17      	ble.n	800823c <atan+0x44>
 800820c:	4bb3      	ldr	r3, [pc, #716]	; (80084dc <atan+0x2e4>)
 800820e:	429e      	cmp	r6, r3
 8008210:	dc01      	bgt.n	8008216 <atan+0x1e>
 8008212:	d109      	bne.n	8008228 <atan+0x30>
 8008214:	b140      	cbz	r0, 8008228 <atan+0x30>
 8008216:	4622      	mov	r2, r4
 8008218:	462b      	mov	r3, r5
 800821a:	4620      	mov	r0, r4
 800821c:	4629      	mov	r1, r5
 800821e:	f7f7 ff9d 	bl	800015c <__adddf3>
 8008222:	4604      	mov	r4, r0
 8008224:	460d      	mov	r5, r1
 8008226:	e005      	b.n	8008234 <atan+0x3c>
 8008228:	f1bb 0f00 	cmp.w	fp, #0
 800822c:	4cac      	ldr	r4, [pc, #688]	; (80084e0 <atan+0x2e8>)
 800822e:	f300 8121 	bgt.w	8008474 <atan+0x27c>
 8008232:	4dac      	ldr	r5, [pc, #688]	; (80084e4 <atan+0x2ec>)
 8008234:	4620      	mov	r0, r4
 8008236:	4629      	mov	r1, r5
 8008238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823c:	4baa      	ldr	r3, [pc, #680]	; (80084e8 <atan+0x2f0>)
 800823e:	429e      	cmp	r6, r3
 8008240:	dc11      	bgt.n	8008266 <atan+0x6e>
 8008242:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008246:	429e      	cmp	r6, r3
 8008248:	dc0a      	bgt.n	8008260 <atan+0x68>
 800824a:	a38b      	add	r3, pc, #556	; (adr r3, 8008478 <atan+0x280>)
 800824c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008250:	f7f7 ff84 	bl	800015c <__adddf3>
 8008254:	2200      	movs	r2, #0
 8008256:	4ba5      	ldr	r3, [pc, #660]	; (80084ec <atan+0x2f4>)
 8008258:	f7f8 fbc6 	bl	80009e8 <__aeabi_dcmpgt>
 800825c:	2800      	cmp	r0, #0
 800825e:	d1e9      	bne.n	8008234 <atan+0x3c>
 8008260:	f04f 3aff 	mov.w	sl, #4294967295
 8008264:	e027      	b.n	80082b6 <atan+0xbe>
 8008266:	f000 f951 	bl	800850c <fabs>
 800826a:	4ba1      	ldr	r3, [pc, #644]	; (80084f0 <atan+0x2f8>)
 800826c:	4604      	mov	r4, r0
 800826e:	429e      	cmp	r6, r3
 8008270:	460d      	mov	r5, r1
 8008272:	f300 80b8 	bgt.w	80083e6 <atan+0x1ee>
 8008276:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800827a:	429e      	cmp	r6, r3
 800827c:	f300 809c 	bgt.w	80083b8 <atan+0x1c0>
 8008280:	4602      	mov	r2, r0
 8008282:	460b      	mov	r3, r1
 8008284:	f7f7 ff6a 	bl	800015c <__adddf3>
 8008288:	2200      	movs	r2, #0
 800828a:	4b98      	ldr	r3, [pc, #608]	; (80084ec <atan+0x2f4>)
 800828c:	f7f7 ff64 	bl	8000158 <__aeabi_dsub>
 8008290:	2200      	movs	r2, #0
 8008292:	4606      	mov	r6, r0
 8008294:	460f      	mov	r7, r1
 8008296:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800829a:	4620      	mov	r0, r4
 800829c:	4629      	mov	r1, r5
 800829e:	f7f7 ff5d 	bl	800015c <__adddf3>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4630      	mov	r0, r6
 80082a8:	4639      	mov	r1, r7
 80082aa:	f7f8 fa37 	bl	800071c <__aeabi_ddiv>
 80082ae:	f04f 0a00 	mov.w	sl, #0
 80082b2:	4604      	mov	r4, r0
 80082b4:	460d      	mov	r5, r1
 80082b6:	4622      	mov	r2, r4
 80082b8:	462b      	mov	r3, r5
 80082ba:	4620      	mov	r0, r4
 80082bc:	4629      	mov	r1, r5
 80082be:	f7f8 f903 	bl	80004c8 <__aeabi_dmul>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	4680      	mov	r8, r0
 80082c8:	4689      	mov	r9, r1
 80082ca:	f7f8 f8fd 	bl	80004c8 <__aeabi_dmul>
 80082ce:	a36c      	add	r3, pc, #432	; (adr r3, 8008480 <atan+0x288>)
 80082d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d4:	4606      	mov	r6, r0
 80082d6:	460f      	mov	r7, r1
 80082d8:	f7f8 f8f6 	bl	80004c8 <__aeabi_dmul>
 80082dc:	a36a      	add	r3, pc, #424	; (adr r3, 8008488 <atan+0x290>)
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	f7f7 ff3b 	bl	800015c <__adddf3>
 80082e6:	4632      	mov	r2, r6
 80082e8:	463b      	mov	r3, r7
 80082ea:	f7f8 f8ed 	bl	80004c8 <__aeabi_dmul>
 80082ee:	a368      	add	r3, pc, #416	; (adr r3, 8008490 <atan+0x298>)
 80082f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f4:	f7f7 ff32 	bl	800015c <__adddf3>
 80082f8:	4632      	mov	r2, r6
 80082fa:	463b      	mov	r3, r7
 80082fc:	f7f8 f8e4 	bl	80004c8 <__aeabi_dmul>
 8008300:	a365      	add	r3, pc, #404	; (adr r3, 8008498 <atan+0x2a0>)
 8008302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008306:	f7f7 ff29 	bl	800015c <__adddf3>
 800830a:	4632      	mov	r2, r6
 800830c:	463b      	mov	r3, r7
 800830e:	f7f8 f8db 	bl	80004c8 <__aeabi_dmul>
 8008312:	a363      	add	r3, pc, #396	; (adr r3, 80084a0 <atan+0x2a8>)
 8008314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008318:	f7f7 ff20 	bl	800015c <__adddf3>
 800831c:	4632      	mov	r2, r6
 800831e:	463b      	mov	r3, r7
 8008320:	f7f8 f8d2 	bl	80004c8 <__aeabi_dmul>
 8008324:	a360      	add	r3, pc, #384	; (adr r3, 80084a8 <atan+0x2b0>)
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	f7f7 ff17 	bl	800015c <__adddf3>
 800832e:	4642      	mov	r2, r8
 8008330:	464b      	mov	r3, r9
 8008332:	f7f8 f8c9 	bl	80004c8 <__aeabi_dmul>
 8008336:	a35e      	add	r3, pc, #376	; (adr r3, 80084b0 <atan+0x2b8>)
 8008338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833c:	4680      	mov	r8, r0
 800833e:	4689      	mov	r9, r1
 8008340:	4630      	mov	r0, r6
 8008342:	4639      	mov	r1, r7
 8008344:	f7f8 f8c0 	bl	80004c8 <__aeabi_dmul>
 8008348:	a35b      	add	r3, pc, #364	; (adr r3, 80084b8 <atan+0x2c0>)
 800834a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834e:	f7f7 ff03 	bl	8000158 <__aeabi_dsub>
 8008352:	4632      	mov	r2, r6
 8008354:	463b      	mov	r3, r7
 8008356:	f7f8 f8b7 	bl	80004c8 <__aeabi_dmul>
 800835a:	a359      	add	r3, pc, #356	; (adr r3, 80084c0 <atan+0x2c8>)
 800835c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008360:	f7f7 fefa 	bl	8000158 <__aeabi_dsub>
 8008364:	4632      	mov	r2, r6
 8008366:	463b      	mov	r3, r7
 8008368:	f7f8 f8ae 	bl	80004c8 <__aeabi_dmul>
 800836c:	a356      	add	r3, pc, #344	; (adr r3, 80084c8 <atan+0x2d0>)
 800836e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008372:	f7f7 fef1 	bl	8000158 <__aeabi_dsub>
 8008376:	4632      	mov	r2, r6
 8008378:	463b      	mov	r3, r7
 800837a:	f7f8 f8a5 	bl	80004c8 <__aeabi_dmul>
 800837e:	a354      	add	r3, pc, #336	; (adr r3, 80084d0 <atan+0x2d8>)
 8008380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008384:	f7f7 fee8 	bl	8000158 <__aeabi_dsub>
 8008388:	4632      	mov	r2, r6
 800838a:	463b      	mov	r3, r7
 800838c:	f7f8 f89c 	bl	80004c8 <__aeabi_dmul>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	4640      	mov	r0, r8
 8008396:	4649      	mov	r1, r9
 8008398:	f7f7 fee0 	bl	800015c <__adddf3>
 800839c:	4622      	mov	r2, r4
 800839e:	462b      	mov	r3, r5
 80083a0:	f7f8 f892 	bl	80004c8 <__aeabi_dmul>
 80083a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80083a8:	4602      	mov	r2, r0
 80083aa:	460b      	mov	r3, r1
 80083ac:	d144      	bne.n	8008438 <atan+0x240>
 80083ae:	4620      	mov	r0, r4
 80083b0:	4629      	mov	r1, r5
 80083b2:	f7f7 fed1 	bl	8000158 <__aeabi_dsub>
 80083b6:	e734      	b.n	8008222 <atan+0x2a>
 80083b8:	2200      	movs	r2, #0
 80083ba:	4b4c      	ldr	r3, [pc, #304]	; (80084ec <atan+0x2f4>)
 80083bc:	f7f7 fecc 	bl	8000158 <__aeabi_dsub>
 80083c0:	2200      	movs	r2, #0
 80083c2:	4606      	mov	r6, r0
 80083c4:	460f      	mov	r7, r1
 80083c6:	4620      	mov	r0, r4
 80083c8:	4629      	mov	r1, r5
 80083ca:	4b48      	ldr	r3, [pc, #288]	; (80084ec <atan+0x2f4>)
 80083cc:	f7f7 fec6 	bl	800015c <__adddf3>
 80083d0:	4602      	mov	r2, r0
 80083d2:	460b      	mov	r3, r1
 80083d4:	4630      	mov	r0, r6
 80083d6:	4639      	mov	r1, r7
 80083d8:	f7f8 f9a0 	bl	800071c <__aeabi_ddiv>
 80083dc:	f04f 0a01 	mov.w	sl, #1
 80083e0:	4604      	mov	r4, r0
 80083e2:	460d      	mov	r5, r1
 80083e4:	e767      	b.n	80082b6 <atan+0xbe>
 80083e6:	4b43      	ldr	r3, [pc, #268]	; (80084f4 <atan+0x2fc>)
 80083e8:	429e      	cmp	r6, r3
 80083ea:	da1a      	bge.n	8008422 <atan+0x22a>
 80083ec:	2200      	movs	r2, #0
 80083ee:	4b42      	ldr	r3, [pc, #264]	; (80084f8 <atan+0x300>)
 80083f0:	f7f7 feb2 	bl	8000158 <__aeabi_dsub>
 80083f4:	2200      	movs	r2, #0
 80083f6:	4606      	mov	r6, r0
 80083f8:	460f      	mov	r7, r1
 80083fa:	4620      	mov	r0, r4
 80083fc:	4629      	mov	r1, r5
 80083fe:	4b3e      	ldr	r3, [pc, #248]	; (80084f8 <atan+0x300>)
 8008400:	f7f8 f862 	bl	80004c8 <__aeabi_dmul>
 8008404:	2200      	movs	r2, #0
 8008406:	4b39      	ldr	r3, [pc, #228]	; (80084ec <atan+0x2f4>)
 8008408:	f7f7 fea8 	bl	800015c <__adddf3>
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 f982 	bl	800071c <__aeabi_ddiv>
 8008418:	f04f 0a02 	mov.w	sl, #2
 800841c:	4604      	mov	r4, r0
 800841e:	460d      	mov	r5, r1
 8008420:	e749      	b.n	80082b6 <atan+0xbe>
 8008422:	4602      	mov	r2, r0
 8008424:	460b      	mov	r3, r1
 8008426:	2000      	movs	r0, #0
 8008428:	4934      	ldr	r1, [pc, #208]	; (80084fc <atan+0x304>)
 800842a:	f7f8 f977 	bl	800071c <__aeabi_ddiv>
 800842e:	f04f 0a03 	mov.w	sl, #3
 8008432:	4604      	mov	r4, r0
 8008434:	460d      	mov	r5, r1
 8008436:	e73e      	b.n	80082b6 <atan+0xbe>
 8008438:	4b31      	ldr	r3, [pc, #196]	; (8008500 <atan+0x308>)
 800843a:	4e32      	ldr	r6, [pc, #200]	; (8008504 <atan+0x30c>)
 800843c:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008440:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008444:	e9da 2300 	ldrd	r2, r3, [sl]
 8008448:	f7f7 fe86 	bl	8000158 <__aeabi_dsub>
 800844c:	4622      	mov	r2, r4
 800844e:	462b      	mov	r3, r5
 8008450:	f7f7 fe82 	bl	8000158 <__aeabi_dsub>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	e9d6 0100 	ldrd	r0, r1, [r6]
 800845c:	f7f7 fe7c 	bl	8000158 <__aeabi_dsub>
 8008460:	f1bb 0f00 	cmp.w	fp, #0
 8008464:	4604      	mov	r4, r0
 8008466:	460d      	mov	r5, r1
 8008468:	f6bf aee4 	bge.w	8008234 <atan+0x3c>
 800846c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008470:	461d      	mov	r5, r3
 8008472:	e6df      	b.n	8008234 <atan+0x3c>
 8008474:	4d24      	ldr	r5, [pc, #144]	; (8008508 <atan+0x310>)
 8008476:	e6dd      	b.n	8008234 <atan+0x3c>
 8008478:	8800759c 	.word	0x8800759c
 800847c:	7e37e43c 	.word	0x7e37e43c
 8008480:	e322da11 	.word	0xe322da11
 8008484:	3f90ad3a 	.word	0x3f90ad3a
 8008488:	24760deb 	.word	0x24760deb
 800848c:	3fa97b4b 	.word	0x3fa97b4b
 8008490:	a0d03d51 	.word	0xa0d03d51
 8008494:	3fb10d66 	.word	0x3fb10d66
 8008498:	c54c206e 	.word	0xc54c206e
 800849c:	3fb745cd 	.word	0x3fb745cd
 80084a0:	920083ff 	.word	0x920083ff
 80084a4:	3fc24924 	.word	0x3fc24924
 80084a8:	5555550d 	.word	0x5555550d
 80084ac:	3fd55555 	.word	0x3fd55555
 80084b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80084b4:	bfa2b444 	.word	0xbfa2b444
 80084b8:	52defd9a 	.word	0x52defd9a
 80084bc:	3fadde2d 	.word	0x3fadde2d
 80084c0:	af749a6d 	.word	0xaf749a6d
 80084c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80084c8:	fe231671 	.word	0xfe231671
 80084cc:	3fbc71c6 	.word	0x3fbc71c6
 80084d0:	9998ebc4 	.word	0x9998ebc4
 80084d4:	3fc99999 	.word	0x3fc99999
 80084d8:	440fffff 	.word	0x440fffff
 80084dc:	7ff00000 	.word	0x7ff00000
 80084e0:	54442d18 	.word	0x54442d18
 80084e4:	bff921fb 	.word	0xbff921fb
 80084e8:	3fdbffff 	.word	0x3fdbffff
 80084ec:	3ff00000 	.word	0x3ff00000
 80084f0:	3ff2ffff 	.word	0x3ff2ffff
 80084f4:	40038000 	.word	0x40038000
 80084f8:	3ff80000 	.word	0x3ff80000
 80084fc:	bff00000 	.word	0xbff00000
 8008500:	08008dc8 	.word	0x08008dc8
 8008504:	08008da8 	.word	0x08008da8
 8008508:	3ff921fb 	.word	0x3ff921fb

0800850c <fabs>:
 800850c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008510:	4770      	bx	lr

08008512 <sqrt>:
 8008512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008514:	4606      	mov	r6, r0
 8008516:	460f      	mov	r7, r1
 8008518:	f000 f842 	bl	80085a0 <__ieee754_sqrt>
 800851c:	4632      	mov	r2, r6
 800851e:	4604      	mov	r4, r0
 8008520:	460d      	mov	r5, r1
 8008522:	463b      	mov	r3, r7
 8008524:	4630      	mov	r0, r6
 8008526:	4639      	mov	r1, r7
 8008528:	f7f8 fa68 	bl	80009fc <__aeabi_dcmpun>
 800852c:	b990      	cbnz	r0, 8008554 <sqrt+0x42>
 800852e:	2200      	movs	r2, #0
 8008530:	2300      	movs	r3, #0
 8008532:	4630      	mov	r0, r6
 8008534:	4639      	mov	r1, r7
 8008536:	f7f8 fa39 	bl	80009ac <__aeabi_dcmplt>
 800853a:	b158      	cbz	r0, 8008554 <sqrt+0x42>
 800853c:	f7ff fe2a 	bl	8008194 <__errno>
 8008540:	2321      	movs	r3, #33	; 0x21
 8008542:	2200      	movs	r2, #0
 8008544:	6003      	str	r3, [r0, #0]
 8008546:	2300      	movs	r3, #0
 8008548:	4610      	mov	r0, r2
 800854a:	4619      	mov	r1, r3
 800854c:	f7f8 f8e6 	bl	800071c <__aeabi_ddiv>
 8008550:	4604      	mov	r4, r0
 8008552:	460d      	mov	r5, r1
 8008554:	4620      	mov	r0, r4
 8008556:	4629      	mov	r1, r5
 8008558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800855c <asinf>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	4604      	mov	r4, r0
 8008560:	f000 f8ce 	bl	8008700 <__ieee754_asinf>
 8008564:	4621      	mov	r1, r4
 8008566:	4605      	mov	r5, r0
 8008568:	4620      	mov	r0, r4
 800856a:	f7f8 fd81 	bl	8001070 <__aeabi_fcmpun>
 800856e:	b980      	cbnz	r0, 8008592 <asinf+0x36>
 8008570:	4620      	mov	r0, r4
 8008572:	f000 fbed 	bl	8008d50 <fabsf>
 8008576:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800857a:	f7f8 fd6f 	bl	800105c <__aeabi_fcmpgt>
 800857e:	b140      	cbz	r0, 8008592 <asinf+0x36>
 8008580:	f7ff fe08 	bl	8008194 <__errno>
 8008584:	2321      	movs	r3, #33	; 0x21
 8008586:	6003      	str	r3, [r0, #0]
 8008588:	4803      	ldr	r0, [pc, #12]	; (8008598 <asinf+0x3c>)
 800858a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800858e:	f000 bbe3 	b.w	8008d58 <nanf>
 8008592:	4628      	mov	r0, r5
 8008594:	bd38      	pop	{r3, r4, r5, pc}
 8008596:	bf00      	nop
 8008598:	08008de8 	.word	0x08008de8

0800859c <atan2f>:
 800859c:	f000 b9f4 	b.w	8008988 <__ieee754_atan2f>

080085a0 <__ieee754_sqrt>:
 80085a0:	f8df c158 	ldr.w	ip, [pc, #344]	; 80086fc <__ieee754_sqrt+0x15c>
 80085a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a8:	ea3c 0c01 	bics.w	ip, ip, r1
 80085ac:	4606      	mov	r6, r0
 80085ae:	460d      	mov	r5, r1
 80085b0:	460c      	mov	r4, r1
 80085b2:	460a      	mov	r2, r1
 80085b4:	4607      	mov	r7, r0
 80085b6:	4603      	mov	r3, r0
 80085b8:	d10f      	bne.n	80085da <__ieee754_sqrt+0x3a>
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	f7f7 ff83 	bl	80004c8 <__aeabi_dmul>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	4630      	mov	r0, r6
 80085c8:	4629      	mov	r1, r5
 80085ca:	f7f7 fdc7 	bl	800015c <__adddf3>
 80085ce:	4606      	mov	r6, r0
 80085d0:	460d      	mov	r5, r1
 80085d2:	4630      	mov	r0, r6
 80085d4:	4629      	mov	r1, r5
 80085d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085da:	2900      	cmp	r1, #0
 80085dc:	dc0e      	bgt.n	80085fc <__ieee754_sqrt+0x5c>
 80085de:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80085e2:	ea5c 0707 	orrs.w	r7, ip, r7
 80085e6:	d0f4      	beq.n	80085d2 <__ieee754_sqrt+0x32>
 80085e8:	b141      	cbz	r1, 80085fc <__ieee754_sqrt+0x5c>
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	f7f7 fdb3 	bl	8000158 <__aeabi_dsub>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	f7f8 f891 	bl	800071c <__aeabi_ddiv>
 80085fa:	e7e8      	b.n	80085ce <__ieee754_sqrt+0x2e>
 80085fc:	1521      	asrs	r1, r4, #20
 80085fe:	d075      	beq.n	80086ec <__ieee754_sqrt+0x14c>
 8008600:	07cc      	lsls	r4, r1, #31
 8008602:	f04f 0400 	mov.w	r4, #0
 8008606:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800860a:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800860e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008612:	bf5e      	ittt	pl
 8008614:	0fd9      	lsrpl	r1, r3, #31
 8008616:	005b      	lslpl	r3, r3, #1
 8008618:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 800861c:	0fd9      	lsrs	r1, r3, #31
 800861e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008622:	2516      	movs	r5, #22
 8008624:	4620      	mov	r0, r4
 8008626:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800862a:	107f      	asrs	r7, r7, #1
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	1846      	adds	r6, r0, r1
 8008630:	4296      	cmp	r6, r2
 8008632:	bfde      	ittt	le
 8008634:	1b92      	suble	r2, r2, r6
 8008636:	1870      	addle	r0, r6, r1
 8008638:	1864      	addle	r4, r4, r1
 800863a:	0052      	lsls	r2, r2, #1
 800863c:	3d01      	subs	r5, #1
 800863e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008642:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008646:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800864a:	d1f0      	bne.n	800862e <__ieee754_sqrt+0x8e>
 800864c:	4629      	mov	r1, r5
 800864e:	f04f 0e20 	mov.w	lr, #32
 8008652:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008656:	4282      	cmp	r2, r0
 8008658:	eb06 0c05 	add.w	ip, r6, r5
 800865c:	dc02      	bgt.n	8008664 <__ieee754_sqrt+0xc4>
 800865e:	d113      	bne.n	8008688 <__ieee754_sqrt+0xe8>
 8008660:	459c      	cmp	ip, r3
 8008662:	d811      	bhi.n	8008688 <__ieee754_sqrt+0xe8>
 8008664:	f1bc 0f00 	cmp.w	ip, #0
 8008668:	eb0c 0506 	add.w	r5, ip, r6
 800866c:	da43      	bge.n	80086f6 <__ieee754_sqrt+0x156>
 800866e:	2d00      	cmp	r5, #0
 8008670:	db41      	blt.n	80086f6 <__ieee754_sqrt+0x156>
 8008672:	f100 0801 	add.w	r8, r0, #1
 8008676:	1a12      	subs	r2, r2, r0
 8008678:	4640      	mov	r0, r8
 800867a:	459c      	cmp	ip, r3
 800867c:	bf88      	it	hi
 800867e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008682:	eba3 030c 	sub.w	r3, r3, ip
 8008686:	4431      	add	r1, r6
 8008688:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800868c:	f1be 0e01 	subs.w	lr, lr, #1
 8008690:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8008694:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008698:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800869c:	d1db      	bne.n	8008656 <__ieee754_sqrt+0xb6>
 800869e:	4313      	orrs	r3, r2
 80086a0:	d006      	beq.n	80086b0 <__ieee754_sqrt+0x110>
 80086a2:	1c48      	adds	r0, r1, #1
 80086a4:	bf0b      	itete	eq
 80086a6:	4671      	moveq	r1, lr
 80086a8:	3101      	addne	r1, #1
 80086aa:	3401      	addeq	r4, #1
 80086ac:	f021 0101 	bicne.w	r1, r1, #1
 80086b0:	1063      	asrs	r3, r4, #1
 80086b2:	0849      	lsrs	r1, r1, #1
 80086b4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80086b8:	07e2      	lsls	r2, r4, #31
 80086ba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80086be:	bf48      	it	mi
 80086c0:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80086c4:	460e      	mov	r6, r1
 80086c6:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80086ca:	e782      	b.n	80085d2 <__ieee754_sqrt+0x32>
 80086cc:	0ada      	lsrs	r2, r3, #11
 80086ce:	3815      	subs	r0, #21
 80086d0:	055b      	lsls	r3, r3, #21
 80086d2:	2a00      	cmp	r2, #0
 80086d4:	d0fa      	beq.n	80086cc <__ieee754_sqrt+0x12c>
 80086d6:	02d5      	lsls	r5, r2, #11
 80086d8:	d50a      	bpl.n	80086f0 <__ieee754_sqrt+0x150>
 80086da:	f1c1 0420 	rsb	r4, r1, #32
 80086de:	fa23 f404 	lsr.w	r4, r3, r4
 80086e2:	1e4d      	subs	r5, r1, #1
 80086e4:	408b      	lsls	r3, r1
 80086e6:	4322      	orrs	r2, r4
 80086e8:	1b41      	subs	r1, r0, r5
 80086ea:	e789      	b.n	8008600 <__ieee754_sqrt+0x60>
 80086ec:	4608      	mov	r0, r1
 80086ee:	e7f0      	b.n	80086d2 <__ieee754_sqrt+0x132>
 80086f0:	0052      	lsls	r2, r2, #1
 80086f2:	3101      	adds	r1, #1
 80086f4:	e7ef      	b.n	80086d6 <__ieee754_sqrt+0x136>
 80086f6:	4680      	mov	r8, r0
 80086f8:	e7bd      	b.n	8008676 <__ieee754_sqrt+0xd6>
 80086fa:	bf00      	nop
 80086fc:	7ff00000 	.word	0x7ff00000

08008700 <__ieee754_asinf>:
 8008700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008704:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8008708:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800870c:	4604      	mov	r4, r0
 800870e:	4605      	mov	r5, r0
 8008710:	d10c      	bne.n	800872c <__ieee754_asinf+0x2c>
 8008712:	498d      	ldr	r1, [pc, #564]	; (8008948 <__ieee754_asinf+0x248>)
 8008714:	f7f8 fae6 	bl	8000ce4 <__aeabi_fmul>
 8008718:	498c      	ldr	r1, [pc, #560]	; (800894c <__ieee754_asinf+0x24c>)
 800871a:	4605      	mov	r5, r0
 800871c:	4620      	mov	r0, r4
 800871e:	f7f8 fae1 	bl	8000ce4 <__aeabi_fmul>
 8008722:	4601      	mov	r1, r0
 8008724:	4628      	mov	r0, r5
 8008726:	f7f8 f9d5 	bl	8000ad4 <__addsf3>
 800872a:	e006      	b.n	800873a <__ieee754_asinf+0x3a>
 800872c:	dd07      	ble.n	800873e <__ieee754_asinf+0x3e>
 800872e:	4601      	mov	r1, r0
 8008730:	f7f8 f9ce 	bl	8000ad0 <__aeabi_fsub>
 8008734:	4601      	mov	r1, r0
 8008736:	f7f8 fb89 	bl	8000e4c <__aeabi_fdiv>
 800873a:	4604      	mov	r4, r0
 800873c:	e00e      	b.n	800875c <__ieee754_asinf+0x5c>
 800873e:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8008742:	da58      	bge.n	80087f6 <__ieee754_asinf+0xf6>
 8008744:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8008748:	da0b      	bge.n	8008762 <__ieee754_asinf+0x62>
 800874a:	4981      	ldr	r1, [pc, #516]	; (8008950 <__ieee754_asinf+0x250>)
 800874c:	f7f8 f9c2 	bl	8000ad4 <__addsf3>
 8008750:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008754:	f7f8 fc82 	bl	800105c <__aeabi_fcmpgt>
 8008758:	2800      	cmp	r0, #0
 800875a:	d04c      	beq.n	80087f6 <__ieee754_asinf+0xf6>
 800875c:	4620      	mov	r0, r4
 800875e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008762:	4601      	mov	r1, r0
 8008764:	f7f8 fabe 	bl	8000ce4 <__aeabi_fmul>
 8008768:	4605      	mov	r5, r0
 800876a:	497a      	ldr	r1, [pc, #488]	; (8008954 <__ieee754_asinf+0x254>)
 800876c:	f7f8 faba 	bl	8000ce4 <__aeabi_fmul>
 8008770:	4979      	ldr	r1, [pc, #484]	; (8008958 <__ieee754_asinf+0x258>)
 8008772:	f7f8 f9af 	bl	8000ad4 <__addsf3>
 8008776:	4629      	mov	r1, r5
 8008778:	f7f8 fab4 	bl	8000ce4 <__aeabi_fmul>
 800877c:	4977      	ldr	r1, [pc, #476]	; (800895c <__ieee754_asinf+0x25c>)
 800877e:	f7f8 f9a7 	bl	8000ad0 <__aeabi_fsub>
 8008782:	4629      	mov	r1, r5
 8008784:	f7f8 faae 	bl	8000ce4 <__aeabi_fmul>
 8008788:	4975      	ldr	r1, [pc, #468]	; (8008960 <__ieee754_asinf+0x260>)
 800878a:	f7f8 f9a3 	bl	8000ad4 <__addsf3>
 800878e:	4629      	mov	r1, r5
 8008790:	f7f8 faa8 	bl	8000ce4 <__aeabi_fmul>
 8008794:	4973      	ldr	r1, [pc, #460]	; (8008964 <__ieee754_asinf+0x264>)
 8008796:	f7f8 f99b 	bl	8000ad0 <__aeabi_fsub>
 800879a:	4629      	mov	r1, r5
 800879c:	f7f8 faa2 	bl	8000ce4 <__aeabi_fmul>
 80087a0:	4971      	ldr	r1, [pc, #452]	; (8008968 <__ieee754_asinf+0x268>)
 80087a2:	f7f8 f997 	bl	8000ad4 <__addsf3>
 80087a6:	4629      	mov	r1, r5
 80087a8:	f7f8 fa9c 	bl	8000ce4 <__aeabi_fmul>
 80087ac:	496f      	ldr	r1, [pc, #444]	; (800896c <__ieee754_asinf+0x26c>)
 80087ae:	4606      	mov	r6, r0
 80087b0:	4628      	mov	r0, r5
 80087b2:	f7f8 fa97 	bl	8000ce4 <__aeabi_fmul>
 80087b6:	496e      	ldr	r1, [pc, #440]	; (8008970 <__ieee754_asinf+0x270>)
 80087b8:	f7f8 f98a 	bl	8000ad0 <__aeabi_fsub>
 80087bc:	4629      	mov	r1, r5
 80087be:	f7f8 fa91 	bl	8000ce4 <__aeabi_fmul>
 80087c2:	496c      	ldr	r1, [pc, #432]	; (8008974 <__ieee754_asinf+0x274>)
 80087c4:	f7f8 f986 	bl	8000ad4 <__addsf3>
 80087c8:	4629      	mov	r1, r5
 80087ca:	f7f8 fa8b 	bl	8000ce4 <__aeabi_fmul>
 80087ce:	496a      	ldr	r1, [pc, #424]	; (8008978 <__ieee754_asinf+0x278>)
 80087d0:	f7f8 f97e 	bl	8000ad0 <__aeabi_fsub>
 80087d4:	4629      	mov	r1, r5
 80087d6:	f7f8 fa85 	bl	8000ce4 <__aeabi_fmul>
 80087da:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80087de:	f7f8 f979 	bl	8000ad4 <__addsf3>
 80087e2:	4601      	mov	r1, r0
 80087e4:	4630      	mov	r0, r6
 80087e6:	f7f8 fb31 	bl	8000e4c <__aeabi_fdiv>
 80087ea:	4621      	mov	r1, r4
 80087ec:	f7f8 fa7a 	bl	8000ce4 <__aeabi_fmul>
 80087f0:	4601      	mov	r1, r0
 80087f2:	4620      	mov	r0, r4
 80087f4:	e797      	b.n	8008726 <__ieee754_asinf+0x26>
 80087f6:	4620      	mov	r0, r4
 80087f8:	f000 faaa 	bl	8008d50 <fabsf>
 80087fc:	4601      	mov	r1, r0
 80087fe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008802:	f7f8 f965 	bl	8000ad0 <__aeabi_fsub>
 8008806:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800880a:	f7f8 fa6b 	bl	8000ce4 <__aeabi_fmul>
 800880e:	4606      	mov	r6, r0
 8008810:	4950      	ldr	r1, [pc, #320]	; (8008954 <__ieee754_asinf+0x254>)
 8008812:	f7f8 fa67 	bl	8000ce4 <__aeabi_fmul>
 8008816:	4950      	ldr	r1, [pc, #320]	; (8008958 <__ieee754_asinf+0x258>)
 8008818:	f7f8 f95c 	bl	8000ad4 <__addsf3>
 800881c:	4631      	mov	r1, r6
 800881e:	f7f8 fa61 	bl	8000ce4 <__aeabi_fmul>
 8008822:	494e      	ldr	r1, [pc, #312]	; (800895c <__ieee754_asinf+0x25c>)
 8008824:	f7f8 f954 	bl	8000ad0 <__aeabi_fsub>
 8008828:	4631      	mov	r1, r6
 800882a:	f7f8 fa5b 	bl	8000ce4 <__aeabi_fmul>
 800882e:	494c      	ldr	r1, [pc, #304]	; (8008960 <__ieee754_asinf+0x260>)
 8008830:	f7f8 f950 	bl	8000ad4 <__addsf3>
 8008834:	4631      	mov	r1, r6
 8008836:	f7f8 fa55 	bl	8000ce4 <__aeabi_fmul>
 800883a:	494a      	ldr	r1, [pc, #296]	; (8008964 <__ieee754_asinf+0x264>)
 800883c:	f7f8 f948 	bl	8000ad0 <__aeabi_fsub>
 8008840:	4631      	mov	r1, r6
 8008842:	f7f8 fa4f 	bl	8000ce4 <__aeabi_fmul>
 8008846:	4948      	ldr	r1, [pc, #288]	; (8008968 <__ieee754_asinf+0x268>)
 8008848:	f7f8 f944 	bl	8000ad4 <__addsf3>
 800884c:	4631      	mov	r1, r6
 800884e:	f7f8 fa49 	bl	8000ce4 <__aeabi_fmul>
 8008852:	4946      	ldr	r1, [pc, #280]	; (800896c <__ieee754_asinf+0x26c>)
 8008854:	4681      	mov	r9, r0
 8008856:	4630      	mov	r0, r6
 8008858:	f7f8 fa44 	bl	8000ce4 <__aeabi_fmul>
 800885c:	4944      	ldr	r1, [pc, #272]	; (8008970 <__ieee754_asinf+0x270>)
 800885e:	f7f8 f937 	bl	8000ad0 <__aeabi_fsub>
 8008862:	4631      	mov	r1, r6
 8008864:	f7f8 fa3e 	bl	8000ce4 <__aeabi_fmul>
 8008868:	4942      	ldr	r1, [pc, #264]	; (8008974 <__ieee754_asinf+0x274>)
 800886a:	f7f8 f933 	bl	8000ad4 <__addsf3>
 800886e:	4631      	mov	r1, r6
 8008870:	f7f8 fa38 	bl	8000ce4 <__aeabi_fmul>
 8008874:	4940      	ldr	r1, [pc, #256]	; (8008978 <__ieee754_asinf+0x278>)
 8008876:	f7f8 f92b 	bl	8000ad0 <__aeabi_fsub>
 800887a:	4631      	mov	r1, r6
 800887c:	f7f8 fa32 	bl	8000ce4 <__aeabi_fmul>
 8008880:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008884:	f7f8 f926 	bl	8000ad4 <__addsf3>
 8008888:	4682      	mov	sl, r0
 800888a:	4630      	mov	r0, r6
 800888c:	f000 f902 	bl	8008a94 <__ieee754_sqrtf>
 8008890:	4b3a      	ldr	r3, [pc, #232]	; (800897c <__ieee754_asinf+0x27c>)
 8008892:	4607      	mov	r7, r0
 8008894:	4598      	cmp	r8, r3
 8008896:	dd1a      	ble.n	80088ce <__ieee754_asinf+0x1ce>
 8008898:	4651      	mov	r1, sl
 800889a:	4648      	mov	r0, r9
 800889c:	f7f8 fad6 	bl	8000e4c <__aeabi_fdiv>
 80088a0:	4639      	mov	r1, r7
 80088a2:	f7f8 fa1f 	bl	8000ce4 <__aeabi_fmul>
 80088a6:	4639      	mov	r1, r7
 80088a8:	f7f8 f914 	bl	8000ad4 <__addsf3>
 80088ac:	4601      	mov	r1, r0
 80088ae:	f7f8 f911 	bl	8000ad4 <__addsf3>
 80088b2:	4933      	ldr	r1, [pc, #204]	; (8008980 <__ieee754_asinf+0x280>)
 80088b4:	f7f8 f90e 	bl	8000ad4 <__addsf3>
 80088b8:	4601      	mov	r1, r0
 80088ba:	4823      	ldr	r0, [pc, #140]	; (8008948 <__ieee754_asinf+0x248>)
 80088bc:	f7f8 f908 	bl	8000ad0 <__aeabi_fsub>
 80088c0:	2d00      	cmp	r5, #0
 80088c2:	4604      	mov	r4, r0
 80088c4:	f73f af4a 	bgt.w	800875c <__ieee754_asinf+0x5c>
 80088c8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80088cc:	e735      	b.n	800873a <__ieee754_asinf+0x3a>
 80088ce:	4601      	mov	r1, r0
 80088d0:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 80088d4:	f7f8 f8fe 	bl	8000ad4 <__addsf3>
 80088d8:	4651      	mov	r1, sl
 80088da:	4604      	mov	r4, r0
 80088dc:	4648      	mov	r0, r9
 80088de:	f7f8 fab5 	bl	8000e4c <__aeabi_fdiv>
 80088e2:	4601      	mov	r1, r0
 80088e4:	4620      	mov	r0, r4
 80088e6:	f7f8 f9fd 	bl	8000ce4 <__aeabi_fmul>
 80088ea:	f028 080f 	bic.w	r8, r8, #15
 80088ee:	4681      	mov	r9, r0
 80088f0:	4641      	mov	r1, r8
 80088f2:	4640      	mov	r0, r8
 80088f4:	f7f8 f9f6 	bl	8000ce4 <__aeabi_fmul>
 80088f8:	4601      	mov	r1, r0
 80088fa:	4630      	mov	r0, r6
 80088fc:	f7f8 f8e8 	bl	8000ad0 <__aeabi_fsub>
 8008900:	4641      	mov	r1, r8
 8008902:	4604      	mov	r4, r0
 8008904:	4638      	mov	r0, r7
 8008906:	f7f8 f8e5 	bl	8000ad4 <__addsf3>
 800890a:	4601      	mov	r1, r0
 800890c:	4620      	mov	r0, r4
 800890e:	f7f8 fa9d 	bl	8000e4c <__aeabi_fdiv>
 8008912:	4601      	mov	r1, r0
 8008914:	f7f8 f8de 	bl	8000ad4 <__addsf3>
 8008918:	4601      	mov	r1, r0
 800891a:	480c      	ldr	r0, [pc, #48]	; (800894c <__ieee754_asinf+0x24c>)
 800891c:	f7f8 f8d8 	bl	8000ad0 <__aeabi_fsub>
 8008920:	4601      	mov	r1, r0
 8008922:	4648      	mov	r0, r9
 8008924:	f7f8 f8d4 	bl	8000ad0 <__aeabi_fsub>
 8008928:	4641      	mov	r1, r8
 800892a:	4604      	mov	r4, r0
 800892c:	4640      	mov	r0, r8
 800892e:	f7f8 f8d1 	bl	8000ad4 <__addsf3>
 8008932:	4601      	mov	r1, r0
 8008934:	4813      	ldr	r0, [pc, #76]	; (8008984 <__ieee754_asinf+0x284>)
 8008936:	f7f8 f8cb 	bl	8000ad0 <__aeabi_fsub>
 800893a:	4601      	mov	r1, r0
 800893c:	4620      	mov	r0, r4
 800893e:	f7f8 f8c7 	bl	8000ad0 <__aeabi_fsub>
 8008942:	4601      	mov	r1, r0
 8008944:	480f      	ldr	r0, [pc, #60]	; (8008984 <__ieee754_asinf+0x284>)
 8008946:	e7b9      	b.n	80088bc <__ieee754_asinf+0x1bc>
 8008948:	3fc90fdb 	.word	0x3fc90fdb
 800894c:	b33bbd2e 	.word	0xb33bbd2e
 8008950:	7149f2ca 	.word	0x7149f2ca
 8008954:	3811ef08 	.word	0x3811ef08
 8008958:	3a4f7f04 	.word	0x3a4f7f04
 800895c:	3d241146 	.word	0x3d241146
 8008960:	3e4e0aa8 	.word	0x3e4e0aa8
 8008964:	3ea6b090 	.word	0x3ea6b090
 8008968:	3e2aaaab 	.word	0x3e2aaaab
 800896c:	3d9dc62e 	.word	0x3d9dc62e
 8008970:	3f303361 	.word	0x3f303361
 8008974:	4001572d 	.word	0x4001572d
 8008978:	4019d139 	.word	0x4019d139
 800897c:	3f799999 	.word	0x3f799999
 8008980:	333bbd2e 	.word	0x333bbd2e
 8008984:	3f490fdb 	.word	0x3f490fdb

08008988 <__ieee754_atan2f>:
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800898e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008992:	4603      	mov	r3, r0
 8008994:	dc05      	bgt.n	80089a2 <__ieee754_atan2f+0x1a>
 8008996:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800899a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800899e:	4607      	mov	r7, r0
 80089a0:	dd04      	ble.n	80089ac <__ieee754_atan2f+0x24>
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7f8 f896 	bl	8000ad4 <__addsf3>
 80089a8:	4603      	mov	r3, r0
 80089aa:	e011      	b.n	80089d0 <__ieee754_atan2f+0x48>
 80089ac:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 80089b0:	d103      	bne.n	80089ba <__ieee754_atan2f+0x32>
 80089b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089b6:	f000 b8bf 	b.w	8008b38 <atanf>
 80089ba:	178c      	asrs	r4, r1, #30
 80089bc:	f004 0402 	and.w	r4, r4, #2
 80089c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80089c4:	b932      	cbnz	r2, 80089d4 <__ieee754_atan2f+0x4c>
 80089c6:	2c02      	cmp	r4, #2
 80089c8:	d04c      	beq.n	8008a64 <__ieee754_atan2f+0xdc>
 80089ca:	2c03      	cmp	r4, #3
 80089cc:	d100      	bne.n	80089d0 <__ieee754_atan2f+0x48>
 80089ce:	4b29      	ldr	r3, [pc, #164]	; (8008a74 <__ieee754_atan2f+0xec>)
 80089d0:	4618      	mov	r0, r3
 80089d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089d4:	b91e      	cbnz	r6, 80089de <__ieee754_atan2f+0x56>
 80089d6:	2f00      	cmp	r7, #0
 80089d8:	da4a      	bge.n	8008a70 <__ieee754_atan2f+0xe8>
 80089da:	4b27      	ldr	r3, [pc, #156]	; (8008a78 <__ieee754_atan2f+0xf0>)
 80089dc:	e7f8      	b.n	80089d0 <__ieee754_atan2f+0x48>
 80089de:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80089e2:	d10e      	bne.n	8008a02 <__ieee754_atan2f+0x7a>
 80089e4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80089e8:	f104 34ff 	add.w	r4, r4, #4294967295
 80089ec:	d105      	bne.n	80089fa <__ieee754_atan2f+0x72>
 80089ee:	2c02      	cmp	r4, #2
 80089f0:	d83a      	bhi.n	8008a68 <__ieee754_atan2f+0xe0>
 80089f2:	4b22      	ldr	r3, [pc, #136]	; (8008a7c <__ieee754_atan2f+0xf4>)
 80089f4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80089f8:	e7ea      	b.n	80089d0 <__ieee754_atan2f+0x48>
 80089fa:	2c02      	cmp	r4, #2
 80089fc:	d836      	bhi.n	8008a6c <__ieee754_atan2f+0xe4>
 80089fe:	4b20      	ldr	r3, [pc, #128]	; (8008a80 <__ieee754_atan2f+0xf8>)
 8008a00:	e7f8      	b.n	80089f4 <__ieee754_atan2f+0x6c>
 8008a02:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008a06:	d0e6      	beq.n	80089d6 <__ieee754_atan2f+0x4e>
 8008a08:	1b92      	subs	r2, r2, r6
 8008a0a:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8008a0e:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8008a12:	da17      	bge.n	8008a44 <__ieee754_atan2f+0xbc>
 8008a14:	2900      	cmp	r1, #0
 8008a16:	da01      	bge.n	8008a1c <__ieee754_atan2f+0x94>
 8008a18:	303c      	adds	r0, #60	; 0x3c
 8008a1a:	db15      	blt.n	8008a48 <__ieee754_atan2f+0xc0>
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7f8 fa15 	bl	8000e4c <__aeabi_fdiv>
 8008a22:	f000 f995 	bl	8008d50 <fabsf>
 8008a26:	f000 f887 	bl	8008b38 <atanf>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2c01      	cmp	r4, #1
 8008a2e:	d00d      	beq.n	8008a4c <__ieee754_atan2f+0xc4>
 8008a30:	2c02      	cmp	r4, #2
 8008a32:	d00e      	beq.n	8008a52 <__ieee754_atan2f+0xca>
 8008a34:	2c00      	cmp	r4, #0
 8008a36:	d0cb      	beq.n	80089d0 <__ieee754_atan2f+0x48>
 8008a38:	4912      	ldr	r1, [pc, #72]	; (8008a84 <__ieee754_atan2f+0xfc>)
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f7f8 f84a 	bl	8000ad4 <__addsf3>
 8008a40:	4911      	ldr	r1, [pc, #68]	; (8008a88 <__ieee754_atan2f+0x100>)
 8008a42:	e00c      	b.n	8008a5e <__ieee754_atan2f+0xd6>
 8008a44:	4b11      	ldr	r3, [pc, #68]	; (8008a8c <__ieee754_atan2f+0x104>)
 8008a46:	e7f1      	b.n	8008a2c <__ieee754_atan2f+0xa4>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e7ef      	b.n	8008a2c <__ieee754_atan2f+0xa4>
 8008a4c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008a50:	e7be      	b.n	80089d0 <__ieee754_atan2f+0x48>
 8008a52:	490c      	ldr	r1, [pc, #48]	; (8008a84 <__ieee754_atan2f+0xfc>)
 8008a54:	4618      	mov	r0, r3
 8008a56:	f7f8 f83d 	bl	8000ad4 <__addsf3>
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	480a      	ldr	r0, [pc, #40]	; (8008a88 <__ieee754_atan2f+0x100>)
 8008a5e:	f7f8 f837 	bl	8000ad0 <__aeabi_fsub>
 8008a62:	e7a1      	b.n	80089a8 <__ieee754_atan2f+0x20>
 8008a64:	4b08      	ldr	r3, [pc, #32]	; (8008a88 <__ieee754_atan2f+0x100>)
 8008a66:	e7b3      	b.n	80089d0 <__ieee754_atan2f+0x48>
 8008a68:	4b09      	ldr	r3, [pc, #36]	; (8008a90 <__ieee754_atan2f+0x108>)
 8008a6a:	e7b1      	b.n	80089d0 <__ieee754_atan2f+0x48>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	e7af      	b.n	80089d0 <__ieee754_atan2f+0x48>
 8008a70:	4b06      	ldr	r3, [pc, #24]	; (8008a8c <__ieee754_atan2f+0x104>)
 8008a72:	e7ad      	b.n	80089d0 <__ieee754_atan2f+0x48>
 8008a74:	c0490fdb 	.word	0xc0490fdb
 8008a78:	bfc90fdb 	.word	0xbfc90fdb
 8008a7c:	08008dec 	.word	0x08008dec
 8008a80:	08008df8 	.word	0x08008df8
 8008a84:	33bbbd2e 	.word	0x33bbbd2e
 8008a88:	40490fdb 	.word	0x40490fdb
 8008a8c:	3fc90fdb 	.word	0x3fc90fdb
 8008a90:	3f490fdb 	.word	0x3f490fdb

08008a94 <__ieee754_sqrtf>:
 8008a94:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008a98:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008a9c:	b570      	push	{r4, r5, r6, lr}
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	d309      	bcc.n	8008ab8 <__ieee754_sqrtf+0x24>
 8008aa4:	4601      	mov	r1, r0
 8008aa6:	f7f8 f91d 	bl	8000ce4 <__aeabi_fmul>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4620      	mov	r0, r4
 8008aae:	f7f8 f811 	bl	8000ad4 <__addsf3>
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	bd70      	pop	{r4, r5, r6, pc}
 8008ab8:	2a00      	cmp	r2, #0
 8008aba:	d0fb      	beq.n	8008ab4 <__ieee754_sqrtf+0x20>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	da06      	bge.n	8008ace <__ieee754_sqrtf+0x3a>
 8008ac0:	4601      	mov	r1, r0
 8008ac2:	f7f8 f805 	bl	8000ad0 <__aeabi_fsub>
 8008ac6:	4601      	mov	r1, r0
 8008ac8:	f7f8 f9c0 	bl	8000e4c <__aeabi_fdiv>
 8008acc:	e7f1      	b.n	8008ab2 <__ieee754_sqrtf+0x1e>
 8008ace:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8008ad2:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008ad6:	d029      	beq.n	8008b2c <__ieee754_sqrtf+0x98>
 8008ad8:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8008adc:	07cb      	lsls	r3, r1, #31
 8008ade:	f04f 0300 	mov.w	r3, #0
 8008ae2:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8008ae6:	f04f 0419 	mov.w	r4, #25
 8008aea:	461e      	mov	r6, r3
 8008aec:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008af0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008af4:	bf58      	it	pl
 8008af6:	0052      	lslpl	r2, r2, #1
 8008af8:	1040      	asrs	r0, r0, #1
 8008afa:	0052      	lsls	r2, r2, #1
 8008afc:	1875      	adds	r5, r6, r1
 8008afe:	4295      	cmp	r5, r2
 8008b00:	bfde      	ittt	le
 8008b02:	186e      	addle	r6, r5, r1
 8008b04:	1b52      	suble	r2, r2, r5
 8008b06:	185b      	addle	r3, r3, r1
 8008b08:	3c01      	subs	r4, #1
 8008b0a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008b0e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008b12:	d1f3      	bne.n	8008afc <__ieee754_sqrtf+0x68>
 8008b14:	b112      	cbz	r2, 8008b1c <__ieee754_sqrtf+0x88>
 8008b16:	3301      	adds	r3, #1
 8008b18:	f023 0301 	bic.w	r3, r3, #1
 8008b1c:	105c      	asrs	r4, r3, #1
 8008b1e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8008b22:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8008b26:	e7c5      	b.n	8008ab4 <__ieee754_sqrtf+0x20>
 8008b28:	005b      	lsls	r3, r3, #1
 8008b2a:	3201      	adds	r2, #1
 8008b2c:	0218      	lsls	r0, r3, #8
 8008b2e:	d5fb      	bpl.n	8008b28 <__ieee754_sqrtf+0x94>
 8008b30:	3a01      	subs	r2, #1
 8008b32:	1a89      	subs	r1, r1, r2
 8008b34:	e7d0      	b.n	8008ad8 <__ieee754_sqrtf+0x44>
	...

08008b38 <atanf>:
 8008b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b3c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8008b40:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8008b44:	4604      	mov	r4, r0
 8008b46:	4680      	mov	r8, r0
 8008b48:	db0e      	blt.n	8008b68 <atanf+0x30>
 8008b4a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008b4e:	dd04      	ble.n	8008b5a <atanf+0x22>
 8008b50:	4601      	mov	r1, r0
 8008b52:	f7f7 ffbf 	bl	8000ad4 <__addsf3>
 8008b56:	4604      	mov	r4, r0
 8008b58:	e003      	b.n	8008b62 <atanf+0x2a>
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	f300 80ce 	bgt.w	8008cfc <atanf+0x1c4>
 8008b60:	4c67      	ldr	r4, [pc, #412]	; (8008d00 <atanf+0x1c8>)
 8008b62:	4620      	mov	r0, r4
 8008b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b68:	4b66      	ldr	r3, [pc, #408]	; (8008d04 <atanf+0x1cc>)
 8008b6a:	429d      	cmp	r5, r3
 8008b6c:	dc0e      	bgt.n	8008b8c <atanf+0x54>
 8008b6e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8008b72:	da08      	bge.n	8008b86 <atanf+0x4e>
 8008b74:	4964      	ldr	r1, [pc, #400]	; (8008d08 <atanf+0x1d0>)
 8008b76:	f7f7 ffad 	bl	8000ad4 <__addsf3>
 8008b7a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008b7e:	f7f8 fa6d 	bl	800105c <__aeabi_fcmpgt>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d1ed      	bne.n	8008b62 <atanf+0x2a>
 8008b86:	f04f 36ff 	mov.w	r6, #4294967295
 8008b8a:	e01c      	b.n	8008bc6 <atanf+0x8e>
 8008b8c:	f000 f8e0 	bl	8008d50 <fabsf>
 8008b90:	4b5e      	ldr	r3, [pc, #376]	; (8008d0c <atanf+0x1d4>)
 8008b92:	4604      	mov	r4, r0
 8008b94:	429d      	cmp	r5, r3
 8008b96:	dc7c      	bgt.n	8008c92 <atanf+0x15a>
 8008b98:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008b9c:	429d      	cmp	r5, r3
 8008b9e:	dc67      	bgt.n	8008c70 <atanf+0x138>
 8008ba0:	4601      	mov	r1, r0
 8008ba2:	f7f7 ff97 	bl	8000ad4 <__addsf3>
 8008ba6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008baa:	f7f7 ff91 	bl	8000ad0 <__aeabi_fsub>
 8008bae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	f7f7 ff8d 	bl	8000ad4 <__addsf3>
 8008bba:	4601      	mov	r1, r0
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	f7f8 f945 	bl	8000e4c <__aeabi_fdiv>
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	4621      	mov	r1, r4
 8008bc8:	4620      	mov	r0, r4
 8008bca:	f7f8 f88b 	bl	8000ce4 <__aeabi_fmul>
 8008bce:	4601      	mov	r1, r0
 8008bd0:	4607      	mov	r7, r0
 8008bd2:	f7f8 f887 	bl	8000ce4 <__aeabi_fmul>
 8008bd6:	4605      	mov	r5, r0
 8008bd8:	494d      	ldr	r1, [pc, #308]	; (8008d10 <atanf+0x1d8>)
 8008bda:	f7f8 f883 	bl	8000ce4 <__aeabi_fmul>
 8008bde:	494d      	ldr	r1, [pc, #308]	; (8008d14 <atanf+0x1dc>)
 8008be0:	f7f7 ff78 	bl	8000ad4 <__addsf3>
 8008be4:	4629      	mov	r1, r5
 8008be6:	f7f8 f87d 	bl	8000ce4 <__aeabi_fmul>
 8008bea:	494b      	ldr	r1, [pc, #300]	; (8008d18 <atanf+0x1e0>)
 8008bec:	f7f7 ff72 	bl	8000ad4 <__addsf3>
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	f7f8 f877 	bl	8000ce4 <__aeabi_fmul>
 8008bf6:	4949      	ldr	r1, [pc, #292]	; (8008d1c <atanf+0x1e4>)
 8008bf8:	f7f7 ff6c 	bl	8000ad4 <__addsf3>
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	f7f8 f871 	bl	8000ce4 <__aeabi_fmul>
 8008c02:	4947      	ldr	r1, [pc, #284]	; (8008d20 <atanf+0x1e8>)
 8008c04:	f7f7 ff66 	bl	8000ad4 <__addsf3>
 8008c08:	4629      	mov	r1, r5
 8008c0a:	f7f8 f86b 	bl	8000ce4 <__aeabi_fmul>
 8008c0e:	4945      	ldr	r1, [pc, #276]	; (8008d24 <atanf+0x1ec>)
 8008c10:	f7f7 ff60 	bl	8000ad4 <__addsf3>
 8008c14:	4639      	mov	r1, r7
 8008c16:	f7f8 f865 	bl	8000ce4 <__aeabi_fmul>
 8008c1a:	4943      	ldr	r1, [pc, #268]	; (8008d28 <atanf+0x1f0>)
 8008c1c:	4607      	mov	r7, r0
 8008c1e:	4628      	mov	r0, r5
 8008c20:	f7f8 f860 	bl	8000ce4 <__aeabi_fmul>
 8008c24:	4941      	ldr	r1, [pc, #260]	; (8008d2c <atanf+0x1f4>)
 8008c26:	f7f7 ff53 	bl	8000ad0 <__aeabi_fsub>
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	f7f8 f85a 	bl	8000ce4 <__aeabi_fmul>
 8008c30:	493f      	ldr	r1, [pc, #252]	; (8008d30 <atanf+0x1f8>)
 8008c32:	f7f7 ff4d 	bl	8000ad0 <__aeabi_fsub>
 8008c36:	4629      	mov	r1, r5
 8008c38:	f7f8 f854 	bl	8000ce4 <__aeabi_fmul>
 8008c3c:	493d      	ldr	r1, [pc, #244]	; (8008d34 <atanf+0x1fc>)
 8008c3e:	f7f7 ff47 	bl	8000ad0 <__aeabi_fsub>
 8008c42:	4629      	mov	r1, r5
 8008c44:	f7f8 f84e 	bl	8000ce4 <__aeabi_fmul>
 8008c48:	493b      	ldr	r1, [pc, #236]	; (8008d38 <atanf+0x200>)
 8008c4a:	f7f7 ff41 	bl	8000ad0 <__aeabi_fsub>
 8008c4e:	4629      	mov	r1, r5
 8008c50:	f7f8 f848 	bl	8000ce4 <__aeabi_fmul>
 8008c54:	4601      	mov	r1, r0
 8008c56:	4638      	mov	r0, r7
 8008c58:	f7f7 ff3c 	bl	8000ad4 <__addsf3>
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	f7f8 f841 	bl	8000ce4 <__aeabi_fmul>
 8008c62:	1c73      	adds	r3, r6, #1
 8008c64:	4601      	mov	r1, r0
 8008c66:	d133      	bne.n	8008cd0 <atanf+0x198>
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f7f7 ff31 	bl	8000ad0 <__aeabi_fsub>
 8008c6e:	e772      	b.n	8008b56 <atanf+0x1e>
 8008c70:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c74:	f7f7 ff2c 	bl	8000ad0 <__aeabi_fsub>
 8008c78:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c7c:	4605      	mov	r5, r0
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f7f7 ff28 	bl	8000ad4 <__addsf3>
 8008c84:	4601      	mov	r1, r0
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7f8 f8e0 	bl	8000e4c <__aeabi_fdiv>
 8008c8c:	2601      	movs	r6, #1
 8008c8e:	4604      	mov	r4, r0
 8008c90:	e799      	b.n	8008bc6 <atanf+0x8e>
 8008c92:	4b2a      	ldr	r3, [pc, #168]	; (8008d3c <atanf+0x204>)
 8008c94:	429d      	cmp	r5, r3
 8008c96:	dc14      	bgt.n	8008cc2 <atanf+0x18a>
 8008c98:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008c9c:	f7f7 ff18 	bl	8000ad0 <__aeabi_fsub>
 8008ca0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008ca4:	4605      	mov	r5, r0
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f7f8 f81c 	bl	8000ce4 <__aeabi_fmul>
 8008cac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008cb0:	f7f7 ff10 	bl	8000ad4 <__addsf3>
 8008cb4:	4601      	mov	r1, r0
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	f7f8 f8c8 	bl	8000e4c <__aeabi_fdiv>
 8008cbc:	2602      	movs	r6, #2
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	e781      	b.n	8008bc6 <atanf+0x8e>
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	481e      	ldr	r0, [pc, #120]	; (8008d40 <atanf+0x208>)
 8008cc6:	f7f8 f8c1 	bl	8000e4c <__aeabi_fdiv>
 8008cca:	2603      	movs	r6, #3
 8008ccc:	4604      	mov	r4, r0
 8008cce:	e77a      	b.n	8008bc6 <atanf+0x8e>
 8008cd0:	4b1c      	ldr	r3, [pc, #112]	; (8008d44 <atanf+0x20c>)
 8008cd2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8008cd6:	f7f7 fefb 	bl	8000ad0 <__aeabi_fsub>
 8008cda:	4621      	mov	r1, r4
 8008cdc:	f7f7 fef8 	bl	8000ad0 <__aeabi_fsub>
 8008ce0:	4b19      	ldr	r3, [pc, #100]	; (8008d48 <atanf+0x210>)
 8008ce2:	4601      	mov	r1, r0
 8008ce4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008ce8:	f7f7 fef2 	bl	8000ad0 <__aeabi_fsub>
 8008cec:	f1b8 0f00 	cmp.w	r8, #0
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	f6bf af36 	bge.w	8008b62 <atanf+0x2a>
 8008cf6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008cfa:	e72c      	b.n	8008b56 <atanf+0x1e>
 8008cfc:	4c13      	ldr	r4, [pc, #76]	; (8008d4c <atanf+0x214>)
 8008cfe:	e730      	b.n	8008b62 <atanf+0x2a>
 8008d00:	bfc90fdb 	.word	0xbfc90fdb
 8008d04:	3edfffff 	.word	0x3edfffff
 8008d08:	7149f2ca 	.word	0x7149f2ca
 8008d0c:	3f97ffff 	.word	0x3f97ffff
 8008d10:	3c8569d7 	.word	0x3c8569d7
 8008d14:	3d4bda59 	.word	0x3d4bda59
 8008d18:	3d886b35 	.word	0x3d886b35
 8008d1c:	3dba2e6e 	.word	0x3dba2e6e
 8008d20:	3e124925 	.word	0x3e124925
 8008d24:	3eaaaaab 	.word	0x3eaaaaab
 8008d28:	bd15a221 	.word	0xbd15a221
 8008d2c:	3d6ef16b 	.word	0x3d6ef16b
 8008d30:	3d9d8795 	.word	0x3d9d8795
 8008d34:	3de38e38 	.word	0x3de38e38
 8008d38:	3e4ccccd 	.word	0x3e4ccccd
 8008d3c:	401bffff 	.word	0x401bffff
 8008d40:	bf800000 	.word	0xbf800000
 8008d44:	08008e14 	.word	0x08008e14
 8008d48:	08008e04 	.word	0x08008e04
 8008d4c:	3fc90fdb 	.word	0x3fc90fdb

08008d50 <fabsf>:
 8008d50:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008d54:	4770      	bx	lr
	...

08008d58 <nanf>:
 8008d58:	4800      	ldr	r0, [pc, #0]	; (8008d5c <nanf+0x4>)
 8008d5a:	4770      	bx	lr
 8008d5c:	7fc00000 	.word	0x7fc00000

08008d60 <_init>:
 8008d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d62:	bf00      	nop
 8008d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d66:	bc08      	pop	{r3}
 8008d68:	469e      	mov	lr, r3
 8008d6a:	4770      	bx	lr

08008d6c <_fini>:
 8008d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6e:	bf00      	nop
 8008d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d72:	bc08      	pop	{r3}
 8008d74:	469e      	mov	lr, r3
 8008d76:	4770      	bx	lr
