Number of solutions: 92.

C:\Users\mlabadm\Desktop\Github\FPGA\nqueens\nqueens\solution1\sim\vhdl>set PATH= 

C:\Users\mlabadm\Desktop\Github\FPGA\nqueens\nqueens\solution1\sim\vhdl>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_nqueens_top glbl -prj nqueens.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s nqueens  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_nqueens_top glbl -prj nqueens.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s nqueens 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_AXILiteS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_nqueens_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nqueens'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nqueens_a_ram'
INFO: [VRFC 10-3107] analyzing entity 'nqueens_a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nqueens_AXILiteS_s_axi'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.nqueens_AXILiteS_s_axi [nqueens_axilites_s_axi_default]
Compiling architecture rtl of entity xil_defaultlib.nqueens_a_ram [\nqueens_a_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.nqueens_a [nqueens_a_default]
Compiling architecture behav of entity xil_defaultlib.nqueens [nqueens_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_nqueens_top
Built simulation snapshot nqueens

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/xsim.dir/nqueens/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/xsim.dir/nqueens/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 30 18:27:34 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 30 18:27:34 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/nqueens/xsim_script.tcl
# xsim {nqueens} -autoloadwcfg -tclbatch {nqueens.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source nqueens.tcl
## run all
Note: simulation done!
Time: 801175 ns  Iteration: 1  Process: /apatb_nqueens_top/generate_sim_done_proc  File: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 801175 ns  Iteration: 1  Process: /apatb_nqueens_top/generate_sim_done_proc  File: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd
$finish called at time : 801175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 30 18:27:41 2021...
Number of solutions: 100.
