Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 24 18:59:09 2025
| Host         : wangzhangzhuo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multi_cycle_cpu_display_timing_summary_routed.rpt -pb multi_cycle_cpu_display_timing_summary_routed.pb -rpx multi_cycle_cpu_display_timing_summary_routed.rpx -warn_on_violation
| Design       : multi_cycle_cpu_display
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
HPDR-2     Warning           Port pin INOUT inconsistency  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1803)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3690)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1803)
---------------------------
 There are 1697 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: lcd_module/clk_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3690)
---------------------------------------------------
 There are 3690 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3713          inf        0.000                      0                 3713           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3713 Endpoints
Min Delay          3713 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.283ns  (logic 2.235ns (16.826%)  route 11.048ns (83.174%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.801    13.178    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X7Y153         LUT6 (Prop_lut6_I4_O)        0.105    13.283 r  cpu/rf_module/pc[31]_i_2/O
                         net (fo=1, routed)           0.000    13.283    cpu/IF_module/pc_reg[31]_1[29]
    SLICE_X7Y153         FDRE                                         r  cpu/IF_module/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.260ns  (logic 2.235ns (16.856%)  route 11.025ns (83.145%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.778    13.155    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X8Y144         LUT6 (Prop_lut6_I4_O)        0.105    13.260 r  cpu/rf_module/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    13.260    cpu/IF_module/pc_reg[31]_1[5]
    SLICE_X8Y144         FDRE                                         r  cpu/IF_module/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.259ns  (logic 2.235ns (16.857%)  route 11.024ns (83.143%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.777    13.154    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X8Y144         LUT6 (Prop_lut6_I4_O)        0.105    13.259 r  cpu/rf_module/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    13.259    cpu/IF_module/pc_reg[31]_1[1]
    SLICE_X8Y144         FDRE                                         r  cpu/IF_module/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.115ns  (logic 2.235ns (17.041%)  route 10.880ns (82.959%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.633    13.010    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X9Y145         LUT6 (Prop_lut6_I4_O)        0.105    13.115 r  cpu/rf_module/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    13.115    cpu/IF_module/pc_reg[31]_1[4]
    SLICE_X9Y145         FDRE                                         r  cpu/IF_module/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.090ns  (logic 2.235ns (17.075%)  route 10.855ns (82.925%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.608    12.985    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X4Y153         LUT6 (Prop_lut6_I4_O)        0.105    13.090 r  cpu/rf_module/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    13.090    cpu/IF_module/pc_reg[31]_1[28]
    SLICE_X4Y153         FDRE                                         r  cpu/IF_module/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.046ns  (logic 2.235ns (17.132%)  route 10.811ns (82.868%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.564    12.941    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X9Y144         LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  cpu/rf_module/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    13.046    cpu/IF_module/pc_reg[31]_1[0]
    SLICE_X9Y144         FDRE                                         r  cpu/IF_module/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.010ns  (logic 2.235ns (17.180%)  route 10.775ns (82.820%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.528    12.905    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X7Y151         LUT6 (Prop_lut6_I4_O)        0.105    13.010 r  cpu/rf_module/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    13.010    cpu/IF_module/pc_reg[31]_1[25]
    SLICE_X7Y151         FDRE                                         r  cpu/IF_module/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.979ns  (logic 2.235ns (17.221%)  route 10.744ns (82.779%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.497    12.874    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X4Y152         LUT6 (Prop_lut6_I4_O)        0.105    12.979 r  cpu/rf_module/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    12.979    cpu/IF_module/pc_reg[31]_1[26]
    SLICE_X4Y152         FDRE                                         r  cpu/IF_module/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.971ns  (logic 2.235ns (17.231%)  route 10.736ns (82.769%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.489    12.866    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X4Y152         LUT6 (Prop_lut6_I4_O)        0.105    12.971 r  cpu/rf_module/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    12.971    cpu/IF_module/pc_reg[31]_1[27]
    SLICE_X4Y152         FDRE                                         r  cpu/IF_module/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_module/pc_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.938ns  (logic 2.235ns (17.275%)  route 10.703ns (82.725%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  cpu/IF_ID_bus_r_reg[17]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  cpu/IF_ID_bus_r_reg[17]/Q
                         net (fo=262, routed)         6.658     7.037    cpu/rf_module/Q[17]
    SLICE_X11Y140        LUT6 (Prop_lut6_I2_O)        0.105     7.142 r  cpu/rf_module/ID_EXE_bus_r[43]_i_10/O
                         net (fo=1, routed)           0.000     7.142    cpu/rf_module/ID_EXE_bus_r[43]_i_10_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.178     7.320 r  cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4/O
                         net (fo=1, routed)           0.370     7.690    cpu/rf_module/ID_EXE_bus_r_reg[43]_i_4_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I3_O)        0.252     7.942 r  cpu/rf_module/ID_EXE_bus_r[43]_i_1/O
                         net (fo=3, routed)           0.982     8.924    cpu/rf_module/D[5]
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     9.029 r  cpu/rf_module/rs_equql_rt_carry_i_3/O
                         net (fo=1, routed)           0.000     9.029    cpu/ID_module/rs_equql_rt_carry__0_0[1]
    SLICE_X11Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.486 r  cpu/ID_module/rs_equql_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/ID_module/rs_equql_rt_carry_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.584 r  cpu/ID_module/rs_equql_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/ID_module/rs_equql_rt_carry__0_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.774 r  cpu/ID_module/rs_equql_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.684    10.458    cpu/rf_module/CO[0]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.261    10.719 r  cpu/rf_module/pc[31]_i_14/O
                         net (fo=1, routed)           0.553    11.272    cpu/rf_module/pc[31]_i_14_n_0
    SLICE_X12Y148        LUT4 (Prop_lut4_I3_O)        0.105    11.377 r  cpu/rf_module/pc[31]_i_6/O
                         net (fo=32, routed)          1.456    12.833    cpu/rf_module/IF_ID_bus_r_reg[16]
    SLICE_X7Y152         LUT6 (Prop_lut6_I4_O)        0.105    12.938 r  cpu/rf_module/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    12.938    cpu/IF_module/pc_reg[31]_1[24]
    SLICE_X7Y152         FDRE                                         r  cpu/IF_module/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ID_EXE_bus_r_reg[70]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EXE_MEM_bus_r_reg[102]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.420%)  route 0.085ns (37.580%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDRE                         0.000     0.000 r  cpu/ID_EXE_bus_r_reg[70]/C
    SLICE_X4Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/ID_EXE_bus_r_reg[70]/Q
                         net (fo=1, routed)           0.085     0.226    cpu/EXE_MEM_bus[102]
    SLICE_X5Y147         FDRE                                         r  cpu/EXE_MEM_bus_r_reg[102]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EXE_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EXE_MEM_bus_r_reg[94]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.093%)  route 0.118ns (47.907%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE                         0.000     0.000 r  cpu/ID_EXE_bus_r_reg[62]/C
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ID_EXE_bus_r_reg[62]/Q
                         net (fo=1, routed)           0.118     0.246    cpu/EXE_MEM_bus[94]
    SLICE_X9Y150         FDRE                                         r  cpu/EXE_MEM_bus_r_reg[94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/EXE_MEM_bus_r_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB_bus_r_reg[65]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.185%)  route 0.106ns (42.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE                         0.000     0.000 r  cpu/EXE_MEM_bus_r_reg[33]/C
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/EXE_MEM_bus_r_reg[33]/Q
                         net (fo=1, routed)           0.106     0.247    cpu/EXE_MEM_bus_r_reg_n_0_[33]
    SLICE_X13Y145        FDRE                                         r  cpu/MEM_WB_bus_r_reg[65]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/EXE_MEM_bus_r_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB_bus_r_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.871%)  route 0.107ns (43.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE                         0.000     0.000 r  cpu/EXE_MEM_bus_r_reg[29]/C
    SLICE_X5Y153         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/EXE_MEM_bus_r_reg[29]/Q
                         net (fo=2, routed)           0.107     0.248    cpu/EXE_MEM_bus_r_reg_n_0_[29]
    SLICE_X6Y154         FDRE                                         r  cpu/MEM_WB_bus_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/EXE_MEM_bus_r_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB_bus_r_reg[66]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE                         0.000     0.000 r  cpu/EXE_MEM_bus_r_reg[34]/C
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/EXE_MEM_bus_r_reg[34]/Q
                         net (fo=1, routed)           0.108     0.249    cpu/EXE_MEM_bus_r_reg_n_0_[34]
    SLICE_X13Y145        FDRE                                         r  cpu/MEM_WB_bus_r_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/EXE_MEM_bus_r_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB_bus_r_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE                         0.000     0.000 r  cpu/EXE_MEM_bus_r_reg[35]/C
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/EXE_MEM_bus_r_reg[35]/Q
                         net (fo=1, routed)           0.108     0.249    cpu/EXE_MEM_bus_r_reg_n_0_[35]
    SLICE_X13Y145        FDRE                                         r  cpu/MEM_WB_bus_r_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_module/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_ID_bus_r_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.499%)  route 0.109ns (43.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE                         0.000     0.000 r  cpu/IF_module/pc_reg[0]/C
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/IF_module/pc_reg[0]/Q
                         net (fo=3, routed)           0.109     0.250    cpu/IF_ID_bus[32]
    SLICE_X6Y144         FDRE                                         r  cpu/IF_ID_bus_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EXE_bus_r_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EXE_MEM_bus_r_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.278%)  route 0.122ns (48.722%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE                         0.000     0.000 r  cpu/ID_EXE_bus_r_reg[11]/C
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ID_EXE_bus_r_reg[11]/Q
                         net (fo=2, routed)           0.122     0.250    cpu/EXE_MEM_bus[11]
    SLICE_X3Y153         FDRE                                         r  cpu/EXE_MEM_bus_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/touch_module/input_value_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_addr_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.151%)  route 0.122ns (48.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE                         0.000     0.000 r  lcd_module/touch_module/input_value_reg[26]/C
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcd_module/touch_module/input_value_reg[26]/Q
                         net (fo=3, routed)           0.122     0.250    input_value[26]
    SLICE_X5Y156         FDRE                                         r  mem_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EXE_bus_r_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EXE_MEM_bus_r_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.807%)  route 0.124ns (49.193%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE                         0.000     0.000 r  cpu/ID_EXE_bus_r_reg[31]/C
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ID_EXE_bus_r_reg[31]/Q
                         net (fo=2, routed)           0.124     0.252    cpu/EXE_MEM_bus[31]
    SLICE_X3Y153         FDRE                                         r  cpu/EXE_MEM_bus_r_reg[31]/D
  -------------------------------------------------------------------    -------------------





