$date
	Sat Oct 22 22:50:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#697717
b1111 !
1"
#697718
b1111 &
b1111 %
1$
#697719
0"
#697722
b101110 &
b101110 %
#697726
b10111 &
b10111 %
#697730
b1000110 &
b1000110 %
#697734
b100011 &
b100011 %
#697738
b1101010 &
b1101010 %
#697742
b110101 &
b110101 %
#697746
b10100000 &
b10100000 %
#697750
b1010000 &
b1010000 %
#697754
b101000 &
b101000 %
#697758
b10100 &
b10100 %
#697762
b1010 &
b1010 %
#697766
b101 &
b101 %
#697770
b10000 &
b10000 %
#697774
b1000 &
b1000 %
#697778
b100 &
b100 %
#697782
b10 &
b10 %
#697786
b1 &
b1 %
1#
#697790
b0 &
0#
b0 %
0$
#1673098
b100 &
b100 %
1$
b100 !
1"
#1673099
0"
#1673102
b10 &
b10 %
#1673106
b1 &
b1 %
1#
#1673110
b0 &
0#
b0 %
0$
#2683181
b1100 !
1"
#2683182
b1100 &
b1100 %
1$
#2683183
0"
#2683186
b110 &
b110 %
#2683190
b11 &
b11 %
#2683194
b1010 &
b1010 %
#2683198
b101 &
b101 %
#2683202
b10000 &
b10000 %
#2683206
b1000 &
b1000 %
#2683210
b100 &
b100 %
#2683214
b10 &
b10 %
#2683218
b1 &
b1 %
1#
#2683222
b0 &
0#
b0 %
0$
#4500012
