Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:50:45 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.856        0.000                      0                 1595        0.098        0.000                      0                 1595        4.500        0.000                       0                  1104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.856        0.000                      0                 1595        0.098        0.000                      0                 1595        4.500        0.000                       0                  1104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.361ns (47.393%)  route 3.731ns (52.607%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.138     7.766    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.065 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.065    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.361ns (47.413%)  route 3.728ns (52.587%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.135     7.763    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.062 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 3.361ns (47.720%)  route 3.682ns (52.280%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.090     7.717    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.016 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.016    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 3.361ns (47.727%)  route 3.681ns (52.273%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.089     7.716    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I3_O)        0.299     8.015 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.908ns (41.294%)  route 4.134ns (58.706%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.015 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[62]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 3.361ns (48.201%)  route 3.612ns (51.799%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.020     7.647    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.946 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.946    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.361ns (48.278%)  route 3.601ns (51.722%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.008     7.636    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.935 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.935    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 3.361ns (48.299%)  route 3.598ns (51.701%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.005     7.633    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.932 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.932    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.813ns (40.491%)  route 4.134ns (59.509%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[63]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.361ns (48.613%)  route 3.553ns (51.387%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.960     7.588    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.887 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     7.887    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  3.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/r_tdata[46]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X63Y78         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/MANT[23]
    SLICE_X62Y78         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X62Y78         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[15]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[15]
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[19]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[19]
    SLICE_X36Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[23]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[23]
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[27]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[27]
    SLICE_X36Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[31]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[31]
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[35]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[35]
    SLICE_X36Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[39]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[39]
    SLICE_X36Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln20_reg_480_reg[43]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[63]_0[43]
    SLICE_X36Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[43]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y67  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y73  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y67  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y73  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y67  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y67  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[20]/C



