Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 21:01:40 2024
| Host         : LAPTOP-GQFJ7O90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIR_timing_summary_routed.rpt -pb FIR_timing_summary_routed.pb -rpx FIR_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.845ns  (logic 4.724ns (31.824%)  route 10.121ns (68.176%))
  Logic Levels:           16  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.180     4.730 r  y_OBUF[15]_inst_i_252/O
                         net (fo=2, routed)           0.454     5.184    mul4/c24
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.170     5.354 r  y_OBUF[15]_inst_i_189/O
                         net (fo=3, routed)           0.805     6.159    mul4/s26
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.053     6.212 r  y_OBUF[15]_inst_i_186/O
                         net (fo=3, routed)           0.409     6.621    mul4/c1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.053     6.674 r  y_OBUF[15]_inst_i_147/O
                         net (fo=3, routed)           0.440     7.114    mul4/c3
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.053     7.167 r  y_OBUF[15]_inst_i_136/O
                         net (fo=3, routed)           0.571     7.739    mul4/c5
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.053     7.792 r  y_OBUF[15]_inst_i_77/O
                         net (fo=2, routed)           0.655     8.447    baugh_product[4][13]
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.053     8.500 r  y_OBUF[15]_inst_i_36/O
                         net (fo=2, routed)           0.561     9.061    y_OBUF[15]_inst_i_36_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.053     9.114 r  y_OBUF[15]_inst_i_40/O
                         net (fo=1, routed)           0.000     9.114    y_OBUF[15]_inst_i_40_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.213     9.327 r  y_OBUF[15]_inst_i_13/O[3]
                         net (fo=1, routed)           0.718    10.045    y_OBUF[15]_inst_i_13_n_4
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.142    10.187 r  y_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.348    10.535    y_OBUF[15]_inst_i_24_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.053    10.588 r  y_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.588    y_OBUF[15]_inst_i_5_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    10.728 r  y_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           1.606    12.334    y_OBUF[15]
    N16                  OBUF (Prop_obuf_I_O)         2.511    14.845 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.845    y[15]
    N16                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 4.689ns (32.465%)  route 9.755ns (67.535%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.180     4.730 r  y_OBUF[15]_inst_i_252/O
                         net (fo=2, routed)           0.454     5.184    mul4/c24
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.170     5.354 r  y_OBUF[15]_inst_i_189/O
                         net (fo=3, routed)           0.805     6.159    mul4/s26
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.053     6.212 r  y_OBUF[15]_inst_i_186/O
                         net (fo=3, routed)           0.409     6.621    mul4/c1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.053     6.674 r  y_OBUF[15]_inst_i_147/O
                         net (fo=3, routed)           0.440     7.114    mul4/c3
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.053     7.167 r  y_OBUF[15]_inst_i_136/O
                         net (fo=3, routed)           0.571     7.739    mul4/c5
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.053     7.792 r  y_OBUF[15]_inst_i_77/O
                         net (fo=2, routed)           0.882     8.674    baugh_product[4][13]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.053     8.727 r  y_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000     8.727    y_OBUF[15]_inst_i_41_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     8.860 r  y_OBUF[15]_inst_i_13/O[1]
                         net (fo=2, routed)           0.585     9.445    y_OBUF[15]_inst_i_13_n_6
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.152     9.597 r  y_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.455    10.052    y_OBUF[15]_inst_i_2_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.053    10.105 r  y_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.105    y_OBUF[15]_inst_i_6_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    10.245 r  y_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           1.600    11.845    y_OBUF[14]
    K25                  OBUF (Prop_obuf_I_O)         2.599    14.444 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.444    y[14]
    K25                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.159ns  (logic 4.632ns (32.711%)  route 9.528ns (67.289%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.180     4.730 r  y_OBUF[15]_inst_i_252/O
                         net (fo=2, routed)           0.454     5.184    mul4/c24
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.170     5.354 r  y_OBUF[15]_inst_i_189/O
                         net (fo=3, routed)           0.805     6.159    mul4/s26
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.053     6.212 r  y_OBUF[15]_inst_i_186/O
                         net (fo=3, routed)           0.409     6.621    mul4/c1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.053     6.674 r  y_OBUF[15]_inst_i_147/O
                         net (fo=3, routed)           0.440     7.114    mul4/c3
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.053     7.167 r  y_OBUF[15]_inst_i_136/O
                         net (fo=3, routed)           0.571     7.739    mul4/c5
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.053     7.792 r  y_OBUF[15]_inst_i_77/O
                         net (fo=2, routed)           0.882     8.674    baugh_product[4][13]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.053     8.727 r  y_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000     8.727    y_OBUF[15]_inst_i_41_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     8.860 r  y_OBUF[15]_inst_i_13/O[1]
                         net (fo=2, routed)           0.683     9.543    y_OBUF[15]_inst_i_13_n_6
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.152     9.695 r  y_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.695    y_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     9.828 r  y_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           1.730    11.558    y_OBUF[13]
    K26                  OBUF (Prop_obuf_I_O)         2.601    14.159 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.159    y[13]
    K26                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.862ns  (logic 4.855ns (35.022%)  route 9.007ns (64.978%))
  Logic Levels:           15  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.180     4.730 r  y_OBUF[15]_inst_i_252/O
                         net (fo=2, routed)           0.454     5.184    mul4/c24
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.170     5.354 r  y_OBUF[15]_inst_i_189/O
                         net (fo=3, routed)           0.805     6.159    mul4/s26
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.053     6.212 r  y_OBUF[15]_inst_i_186/O
                         net (fo=3, routed)           0.550     6.762    mul4/c1
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.053     6.815 r  y_OBUF[15]_inst_i_112/O
                         net (fo=2, routed)           0.562     7.377    baugh_product[4][9]
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.053     7.430 r  y_OBUF[15]_inst_i_56/O
                         net (fo=2, routed)           0.383     7.813    y_OBUF[15]_inst_i_56_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.053     7.866 r  y_OBUF[15]_inst_i_60/O
                         net (fo=1, routed)           0.000     7.866    y_OBUF[15]_inst_i_60_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140     8.006 r  y_OBUF[15]_inst_i_22/O[2]
                         net (fo=2, routed)           0.584     8.590    y_OBUF[15]_inst_i_22_n_5
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.152     8.742 r  y_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.425     9.167    y_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.053     9.220 r  y_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.220    y_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.453 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    y_OBUF[11]_inst_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     9.592 r  y_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           1.692    11.284    y_OBUF[12]
    R26                  OBUF (Prop_obuf_I_O)         2.578    13.862 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.862    y[12]
    R26                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.532ns  (logic 4.616ns (34.114%)  route 8.916ns (65.886%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.180     4.730 r  y_OBUF[15]_inst_i_252/O
                         net (fo=2, routed)           0.454     5.184    mul4/c24
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.170     5.354 r  y_OBUF[15]_inst_i_189/O
                         net (fo=3, routed)           0.805     6.159    mul4/s26
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.053     6.212 r  y_OBUF[15]_inst_i_186/O
                         net (fo=3, routed)           0.550     6.762    mul4/c1
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.053     6.815 r  y_OBUF[15]_inst_i_112/O
                         net (fo=2, routed)           0.562     7.377    baugh_product[4][9]
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.053     7.430 r  y_OBUF[15]_inst_i_56/O
                         net (fo=2, routed)           0.383     7.813    y_OBUF[15]_inst_i_56_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.053     7.866 r  y_OBUF[15]_inst_i_60/O
                         net (fo=1, routed)           0.000     7.866    y_OBUF[15]_inst_i_60_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140     8.006 r  y_OBUF[15]_inst_i_22/O[2]
                         net (fo=2, routed)           0.584     8.590    y_OBUF[15]_inst_i_22_n_5
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.152     8.742 r  y_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.425     9.167    y_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.053     9.220 r  y_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.220    y_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     9.360 r  y_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           1.600    10.960    y_OBUF[11]
    P26                  OBUF (Prop_obuf_I_O)         2.572    13.532 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.532    y[11]
    P26                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.401ns  (logic 4.922ns (36.730%)  route 8.479ns (63.270%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.169     4.719 r  y_OBUF[15]_inst_i_248/O
                         net (fo=2, routed)           0.564     5.282    mul4/s24
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.053     5.335 r  y_OBUF[15]_inst_i_187/O
                         net (fo=3, routed)           0.468     5.803    mul4/s16
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.055     5.858 r  y_OBUF[15]_inst_i_120/O
                         net (fo=2, routed)           0.583     6.442    baugh_product[4][7]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.179     6.621 r  y_OBUF[15]_inst_i_58/O
                         net (fo=2, routed)           0.601     7.221    y_OBUF[15]_inst_i_58_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.168     7.389 r  y_OBUF[15]_inst_i_62/O
                         net (fo=1, routed)           0.000     7.389    y_OBUF[15]_inst_i_62_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     7.536 r  y_OBUF[15]_inst_i_22/O[0]
                         net (fo=2, routed)           0.591     8.127    y_OBUF[15]_inst_i_22_n_7
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.155     8.282 r  y_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.558     8.840    y_OBUF[11]_inst_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.053     8.893 r  y_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.893    y_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     9.238 r  y_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           1.562    10.801    y_OBUF[10]
    M25                  OBUF (Prop_obuf_I_O)         2.601    13.401 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.401    y[10]
    M25                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.177ns  (logic 4.706ns (35.719%)  route 8.470ns (64.281%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.169     4.719 r  y_OBUF[15]_inst_i_248/O
                         net (fo=2, routed)           0.564     5.282    mul4/s24
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.053     5.335 r  y_OBUF[15]_inst_i_187/O
                         net (fo=3, routed)           0.468     5.803    mul4/s16
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.055     5.858 r  y_OBUF[15]_inst_i_120/O
                         net (fo=2, routed)           0.583     6.442    baugh_product[4][7]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.179     6.621 r  y_OBUF[15]_inst_i_58/O
                         net (fo=2, routed)           0.601     7.221    y_OBUF[15]_inst_i_58_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.168     7.389 r  y_OBUF[15]_inst_i_62/O
                         net (fo=1, routed)           0.000     7.389    y_OBUF[15]_inst_i_62_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     7.536 r  y_OBUF[15]_inst_i_22/O[0]
                         net (fo=2, routed)           0.591     8.127    y_OBUF[15]_inst_i_22_n_7
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.155     8.282 r  y_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.558     8.840    y_OBUF[11]_inst_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.053     8.893 r  y_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.893    y_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     9.026 r  y_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           1.554    10.580    y_OBUF[9]
    L25                  OBUF (Prop_obuf_I_O)         2.597    13.177 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.177    y[9]
    L25                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[5]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.664ns  (logic 4.641ns (36.648%)  route 8.023ns (63.352%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  h4[5] (IN)
                         net (fo=0)                   0.000     0.000    h4[5]
    H26                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  h4_IBUF[5]_inst/O
                         net (fo=14, routed)          2.323     3.200    h4_IBUF[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.053     3.253 r  y_OBUF[11]_inst_i_157/O
                         net (fo=3, routed)           0.671     3.924    mul4/s32
    SLICE_X11Y33         LUT4 (Prop_lut4_I0_O)        0.068     3.992 r  y_OBUF[15]_inst_i_302/O
                         net (fo=3, routed)           0.557     4.550    mul4/c23
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.169     4.719 r  y_OBUF[15]_inst_i_248/O
                         net (fo=2, routed)           0.564     5.282    mul4/s24
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.053     5.335 r  y_OBUF[15]_inst_i_187/O
                         net (fo=3, routed)           0.468     5.803    mul4/s16
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.055     5.858 r  y_OBUF[15]_inst_i_120/O
                         net (fo=2, routed)           0.583     6.442    baugh_product[4][7]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.179     6.621 r  y_OBUF[15]_inst_i_58/O
                         net (fo=2, routed)           0.601     7.221    y_OBUF[15]_inst_i_58_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.168     7.389 r  y_OBUF[15]_inst_i_62/O
                         net (fo=1, routed)           0.000     7.389    y_OBUF[15]_inst_i_62_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     7.536 r  y_OBUF[15]_inst_i_22/O[0]
                         net (fo=2, routed)           0.700     8.236    y_OBUF[15]_inst_i_22_n_7
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.155     8.391 r  y_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.391    y_OBUF[11]_inst_i_9_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     8.538 r  y_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           1.555    10.093    y_OBUF[8]
    P24                  OBUF (Prop_obuf_I_O)         2.570    12.664 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.664    y[8]
    P24                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[2]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.170ns  (logic 4.642ns (38.145%)  route 7.527ns (61.855%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=2 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  h4[2] (IN)
                         net (fo=0)                   0.000     0.000    h4[2]
    H23                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  h4_IBUF[2]_inst/O
                         net (fo=17, routed)          2.234     3.104    h4_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.053     3.157 r  y_OBUF[11]_inst_i_148/O
                         net (fo=2, routed)           0.575     3.732    mul4/c12
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.053     3.785 r  y_OBUF[11]_inst_i_122/O
                         net (fo=2, routed)           0.991     4.775    mul4/s13
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  y_OBUF[11]_inst_i_79/O
                         net (fo=2, routed)           0.580     5.409    baugh_product[4][4]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.063     5.472 r  y_OBUF[11]_inst_i_45/O
                         net (fo=2, routed)           0.458     5.930    y_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.170     6.100 r  y_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.000     6.100    y_OBUF[11]_inst_i_49_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     6.445 r  y_OBUF[11]_inst_i_21/O[2]
                         net (fo=2, routed)           0.662     7.107    y_OBUF[11]_inst_i_21_n_5
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.162     7.269 r  y_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.472     7.741    y_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.165     7.906 r  y_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.906    y_OBUF[7]_inst_i_6_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     8.046 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           1.555     9.601    y_OBUF[7]
    N24                  OBUF (Prop_obuf_I_O)         2.568    12.170 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.170    y[7]
    N24                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h4[2]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.644ns  (logic 4.460ns (38.301%)  route 7.184ns (61.699%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=2 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  h4[2] (IN)
                         net (fo=0)                   0.000     0.000    h4[2]
    H23                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  h4_IBUF[2]_inst/O
                         net (fo=17, routed)          2.234     3.104    h4_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.053     3.157 r  y_OBUF[11]_inst_i_148/O
                         net (fo=2, routed)           0.575     3.732    mul4/c12
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.053     3.785 r  y_OBUF[11]_inst_i_122/O
                         net (fo=2, routed)           0.991     4.775    mul4/s13
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  y_OBUF[11]_inst_i_79/O
                         net (fo=2, routed)           0.580     5.409    baugh_product[4][4]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.063     5.472 r  y_OBUF[11]_inst_i_45/O
                         net (fo=2, routed)           0.458     5.930    y_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.170     6.100 r  y_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.000     6.100    y_OBUF[11]_inst_i_49_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.233 r  y_OBUF[11]_inst_i_21/O[1]
                         net (fo=2, routed)           0.680     6.913    y_OBUF[11]_inst_i_21_n_6
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.167     7.080 r  y_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.204     7.283    y_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.169     7.452 r  y_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.452    y_OBUF[7]_inst_i_7_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140     7.592 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.462     9.055    y_OBUF[6]
    N26                  OBUF (Prop_obuf_I_O)         2.589    11.644 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.644    y[6]
    N26                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_values_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (48.119%)  route 0.108ns (51.881%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  x_values_reg[0][2]/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[0][2]/Q
                         net (fo=16, routed)          0.108     0.208    x_values_reg_n_0_[0][2]
    SLICE_X2Y29          FDRE                                         r  x_values_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.164%)  route 0.112ns (52.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  x_values_reg[0][7]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[0][7]/Q
                         net (fo=20, routed)          0.112     0.212    x_values_reg_n_0_[0][7]
    SLICE_X2Y32          FDRE                                         r  x_values_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.100ns (46.292%)  route 0.116ns (53.708%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  x_values_reg[0][0]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[0][0]/Q
                         net (fo=20, routed)          0.116     0.216    x_values_reg_n_0_[0][0]
    SLICE_X4Y28          FDRE                                         r  x_values_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[2][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.100ns (41.775%)  route 0.139ns (58.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  x_values_reg[2][6]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[2][6]/Q
                         net (fo=20, routed)          0.139     0.239    x_values_reg_n_0_[2][6]
    SLICE_X7Y29          FDRE                                         r  x_values_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.100ns (41.713%)  route 0.140ns (58.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  x_values_reg[2][7]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[2][7]/Q
                         net (fo=20, routed)          0.140     0.240    x_values_reg_n_0_[2][7]
    SLICE_X6Y29          FDRE                                         r  x_values_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.100ns (38.608%)  route 0.159ns (61.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  x_values_reg[1][0]/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[1][0]/Q
                         net (fo=19, routed)          0.159     0.259    x_values_reg_n_0_[1][0]
    SLICE_X3Y27          FDRE                                         r  x_values_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.100ns (36.986%)  route 0.170ns (63.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  x_values_reg[0][5]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[0][5]/Q
                         net (fo=23, routed)          0.170     0.270    x_values_reg_n_0_[0][5]
    SLICE_X2Y32          FDRE                                         r  x_values_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.100ns (36.084%)  route 0.177ns (63.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  x_values_reg[2][5]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  x_values_reg[2][5]/Q
                         net (fo=23, routed)          0.177     0.277    x_values_reg_n_0_[2][5]
    SLICE_X6Y29          FDRE                                         r  x_values_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.118ns (39.872%)  route 0.178ns (60.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE                         0.000     0.000 r  x_values_reg[3][0]/C
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  x_values_reg[3][0]/Q
                         net (fo=19, routed)          0.178     0.296    x_values_reg_n_0_[3][0]
    SLICE_X6Y31          FDRE                                         r  x_values_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_values_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_values_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.118ns (39.681%)  route 0.179ns (60.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  x_values_reg[2][2]/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  x_values_reg[2][2]/Q
                         net (fo=16, routed)          0.179     0.297    x_values_reg_n_0_[2][2]
    SLICE_X6Y29          FDRE                                         r  x_values_reg[3][2]/D
  -------------------------------------------------------------------    -------------------





