--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/gehin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr
datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    7.107(R)|      SLOW  |   -0.195(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
ALU_OUT<0>        |        13.428(R)|      SLOW  |         4.327(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<1>        |        13.750(R)|      SLOW  |         4.444(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<2>        |        13.683(R)|      SLOW  |         4.312(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<3>        |        13.890(R)|      SLOW  |         4.311(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<4>        |        13.979(R)|      SLOW  |         4.194(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<5>        |        13.753(R)|      SLOW  |         3.882(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<6>        |        13.606(R)|      SLOW  |         3.996(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<7>        |        13.560(R)|      SLOW  |         4.057(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<0> |         9.457(R)|      SLOW  |         5.258(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<1> |         8.949(R)|      SLOW  |         4.950(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<2> |         9.122(R)|      SLOW  |         5.090(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<3> |         9.272(R)|      SLOW  |         5.151(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<4> |         8.768(R)|      SLOW  |         4.820(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<5> |         8.796(R)|      SLOW  |         4.891(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<6> |         9.009(R)|      SLOW  |         5.022(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<7> |         8.978(R)|      SLOW  |         4.966(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<8> |         9.063(R)|      SLOW  |         5.083(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<9> |         9.051(R)|      SLOW  |         5.073(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<10>|         8.921(R)|      SLOW  |         4.952(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<11>|         8.557(R)|      SLOW  |         4.729(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<12>|         9.025(R)|      SLOW  |         5.026(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<13>|         8.760(R)|      SLOW  |         4.870(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<14>|         8.538(R)|      SLOW  |         4.709(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<15>|         8.532(R)|      SLOW  |         4.715(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<16>|         8.518(R)|      SLOW  |         4.713(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<17>|         8.489(R)|      SLOW  |         4.676(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<18>|         8.732(R)|      SLOW  |         4.819(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<19>|         8.475(R)|      SLOW  |         4.673(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<20>|         8.487(R)|      SLOW  |         4.697(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<21>|         8.523(R)|      SLOW  |         4.762(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<22>|         8.328(R)|      SLOW  |         4.541(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<23>|         8.377(R)|      SLOW  |         4.567(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<24>|         8.380(R)|      SLOW  |         4.578(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<25>|         8.380(R)|      SLOW  |         4.578(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<26>|         8.530(R)|      SLOW  |         4.679(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<27>|         8.540(R)|      SLOW  |         4.662(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<28>|         8.564(R)|      SLOW  |         4.698(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<29>|         8.555(R)|      SLOW  |         4.695(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<30>|         8.313(R)|      SLOW  |         4.505(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<31>|         8.461(R)|      SLOW  |         4.580(R)|      FAST  |CLK_BUFGP         |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.639|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 19 11:51:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



