cocci_test_suite() {
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-rk3328.c 883 */;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-rk3328.c 882 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-rk3328.c 880 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-rk3328.c 880 */;
	const char *const cocci_id/* drivers/clk/rockchip/clk-rk3328.c 829 */[]__initconst;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3328.c 71 */[];
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3328.c 263 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3328.c 235 */;
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-rk3328.c 213 */[]__initdata;
	enum rk3328_plls{apll, dpll, cpll, gpll, npll,} cocci_id/* drivers/clk/rockchip/clk-rk3328.c 20 */;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-rk3328.c 132 */;
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3328.c 110 */[]__initdata;
}
