--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml Counting_circuit.twx Counting_circuit.ncd -o
Counting_circuit.twr Counting_circuit.pcf

Design file:              Counting_circuit.ncd
Physical constraint file: Counting_circuit.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Ring_in to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
value_out<0> |   10.243(R)|Ring_in_BUFGP     |   0.000|
value_out<1> |   10.666(R)|Ring_in_BUFGP     |   0.000|
value_out<2> |    9.669(R)|Ring_in_BUFGP     |   0.000|
value_out<3> |   10.398(R)|Ring_in_BUFGP     |   0.000|
value_out<4> |   10.067(R)|Ring_in_BUFGP     |   0.000|
value_out<5> |    9.526(R)|Ring_in_BUFGP     |   0.000|
value_out<6> |   10.413(R)|Ring_in_BUFGP     |   0.000|
value_out<7> |    9.935(R)|Ring_in_BUFGP     |   0.000|
value_out<8> |   10.520(R)|Ring_in_BUFGP     |   0.000|
value_out<9> |    9.710(R)|Ring_in_BUFGP     |   0.000|
value_out<10>|    9.758(R)|Ring_in_BUFGP     |   0.000|
value_out<11>|    9.905(R)|Ring_in_BUFGP     |   0.000|
value_out<12>|   10.328(R)|Ring_in_BUFGP     |   0.000|
value_out<13>|   10.675(R)|Ring_in_BUFGP     |   0.000|
value_out<14>|   10.532(R)|Ring_in_BUFGP     |   0.000|
value_out<15>|   11.495(R)|Ring_in_BUFGP     |   0.000|
-------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
value_out<0> |   12.162(R)|clk_BUFGP         |   0.000|
value_out<1> |   13.432(R)|clk_BUFGP         |   0.000|
value_out<2> |   11.766(R)|clk_BUFGP         |   0.000|
value_out<3> |   13.057(R)|clk_BUFGP         |   0.000|
value_out<4> |   12.341(R)|clk_BUFGP         |   0.000|
value_out<5> |   12.397(R)|clk_BUFGP         |   0.000|
value_out<6> |   12.343(R)|clk_BUFGP         |   0.000|
value_out<7> |   12.665(R)|clk_BUFGP         |   0.000|
value_out<8> |   13.001(R)|clk_BUFGP         |   0.000|
value_out<9> |   12.172(R)|clk_BUFGP         |   0.000|
value_out<10>|   12.034(R)|clk_BUFGP         |   0.000|
value_out<11>|   12.720(R)|clk_BUFGP         |   0.000|
value_out<12>|   12.652(R)|clk_BUFGP         |   0.000|
value_out<13>|   12.833(R)|clk_BUFGP         |   0.000|
value_out<14>|   13.985(R)|clk_BUFGP         |   0.000|
value_out<15>|   14.354(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock Ring_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ring_in        |    3.850|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.827|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 03 13:18:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



