Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/mips_tb_isim_beh.exe -prj C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../PREG.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../PC.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../NPC.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../MUX.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../IM.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../HAZARD.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../GPR.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../EXT.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../DM.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../CONTROL.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../CMP.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../ALU.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" into library work
Analyzing Verilog file "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" Line 99: Port great is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" Line 101: Port ALUOp is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" Line 132: Port EXTOp is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" Line 156: Port ALUSrc is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/../mips.v" Line 177: Port ALUSrc is not connected to this instance
Completed static elaboration
Compiling module MUX32_2
Compiling module PC
Compiling module IM
Compiling module PREG
Compiling module GPR
Compiling module EXT
Compiling module MUX32_3
Compiling module CMP
Compiling module CONTROL
Compiling module NPC
Compiling module ALU
Compiling module DM
Compiling module HAZARD
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/cqx/Desktop/Assignment/Computer_Organization/p5/Submit_P5/REVIEW/mips_tb_isim_beh.exe
Fuse Memory Usage: 28748 KB
Fuse CPU Usage: 1559 ms
