#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  2 02:38:39 2021
# Process ID: 4488
# Current directory: C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1
# Command line: vivado.exe -log ethernet_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_top.tcl
# Log file: C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/ethernet_top.vds
# Journal file: C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ethernet_top.tcl -notrace
Command: synth_design -top ethernet_top -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2388 
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.938 ; gain = 241.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_top' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_ref' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_ref' (1#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:5]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:37]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 13 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:178]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii' (6#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_arbi.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_arbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (7#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (8#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/len_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element tx_en_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:209]
WARNING: [Synth 8-6014] Unused sequential element tx_en_d0_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:220]
WARNING: [Synth 8-6014] Unused sequential element tx_en_d1_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:221]
WARNING: [Synth 8-6014] Unused sequential element txd_high_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:235]
WARNING: [Synth 8-6014] Unused sequential element txd_low_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:236]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:55]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_en_d0_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:111]
WARNING: [Synth 8-6014] Unused sequential element len_cnt_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:154]
WARNING: [Synth 8-6014] Unused sequential element pack_len_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:164]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:189]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (9#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (10#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter ENDS bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (11#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (12#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (13#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (14#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (15#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (16#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (17#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (18#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (19#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (20#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (21#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/.Xil/Vivado-4488-FXTVWR85EI30285/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (22#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (23#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/arp_cache.v:1]
WARNING: [Synth 8-3848] Net udp_rec_ram_rdata in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:36]
WARNING: [Synth 8-3848] Net udp_rec_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:38]
WARNING: [Synth 8-3848] Net udp_rec_data_valid in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:39]
WARNING: [Synth 8-3848] Net arp_found in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:41]
WARNING: [Synth 8-3848] Net arp_reply_req in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:48]
WARNING: [Synth 8-3848] Net arp_rec_source_ip_addr in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:49]
WARNING: [Synth 8-3848] Net arp_rec_source_mac_addr in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:50]
WARNING: [Synth 8-3848] Net icmp_send_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:63]
WARNING: [Synth 8-3848] Net mac_rx_dataout in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:53]
WARNING: [Synth 8-3848] Net icmp_rx_req in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:55]
WARNING: [Synth 8-3848] Net icmp_rev_error in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:56]
WARNING: [Synth 8-3848] Net upper_layer_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (24#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:292]
WARNING: [Synth 8-6014] Unused sequential element almost_full_d0_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:222]
WARNING: [Synth 8-6014] Unused sequential element almost_full_d1_reg was removed.  [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:223]
WARNING: [Synth 8-3848] Net arp_request_req in module/entity mac_test does not have driver. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (25#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_test0'. This will prevent further optimization [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:88]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arbi_inst'. This will prevent further optimization [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_gmii_to_rgmii_m0'. This will prevent further optimization [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (26#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (27#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_top' (28#1) [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/ethernet_top.v:1]
WARNING: [Synth 8-3917] design ethernet_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[15]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[14]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[13]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[12]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[11]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[10]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[9]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[8]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_valid
WARNING: [Synth 8-3331] design mac_top has unconnected port rx_dv
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[10]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[9]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[8]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[1]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port link
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port sys_clk_50m
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[2]
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.355 ; gain = 305.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.355 ; gain = 305.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.355 ; gain = 305.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1097.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/clk_ref/clk_ref/clk_ref_in_context.xdc] for cell 'clk_ref_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/clk_ref/clk_ref/clk_ref_in_context.xdc] for cell 'clk_ref_inst'
Parsing XDC File [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[3]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[2]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[1]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[0]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[3]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[2]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[1]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[0]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'eth_reset1'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'eth_reset2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'mdc1'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'mdc2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'mdio1'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'mdio2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxc2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxctl2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txc2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txctl2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxc2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxctl2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txc2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txctl2'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[0]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[1]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[2]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[3]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[0]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[1]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[2]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[3]'. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc:74]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ethernet_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1234.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/clk_ref/clk_ref/clk_ref_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/ip/clk_ref/clk_ref/clk_ref_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_ref_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:176]
INFO: [Synth 8-4471] merging register 'tx_len_rden_reg' into 'tx_len_wren_reg' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:144]
INFO: [Synth 8-4471] merging register 'tx_wren_reg' into 'tx_len_wren_reg' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:173]
INFO: [Synth 8-4471] merging register 'tx_rden_reg' into 'tx_len_wren_reg' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:199]
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              SEND_START |                           000010 |                           000010
           SEND_PREAMBLE |                           000100 |                           000100
               SEND_DATA |                           001000 |                           001000
                SEND_CRC |                           010000 |                           010000
                SEND_END |                           100000 |                           100000
               SEND_IDLE |                           000001 |                           000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                ARP_WAIT |                            00010 |                            00010
                     ARP |                            00100 |                            00100
                 IP_WAIT |                            01000 |                            01000
                      IP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
      ARP_REQUEST_WAIT_0 |                         00000010 |                         00000010
      ARP_REQUEST_WAIT_1 |                         00000100 |                         00000100
             ARP_REQUEST |                         00001000 |                         00001000
        ARP_REPLY_WAIT_0 |                         00010000 |                         00010000
        ARP_REPLY_WAIT_1 |                         00100000 |                         00100000
               ARP_REPLY |                         01000000 |                         01000000
                 ARP_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                          0000001
                   START |                         10000000 |                          0000010
        WAIT_DATA_LENGTH |                         01000000 |                          0000100
            GEN_CHECKSUM |                         00100000 |                          0001000
               SEND_WAIT |                         00010000 |                          0010000
                WAIT_MAC |                         00001000 |                          0100000
                 IP_SEND |                         00000010 |                          1000000
                  iSTATE |                         00000100 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                UDP_WAIT |                            00010 |                            00010
                     UDP |                            00100 |                            00100
               ICMP_WAIT |                            01000 |                            01000
                    ICMP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0011 |                     000000000001
                REC_DATA |                             1000 |                     000000000010
            REC_ODD_DATA |                             0110 |                     000000000100
         VERIFY_CHECKSUM |                             0000 |                     000000001000
               REC_ERROR |                             0001 |                     000000010000
            REC_END_WAIT |                             0010 |                     000000100000
                 REC_END |                             1010 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             0100 |                     000100000000
                    SEND |                             0101 |                     001000000000
                SEND_END |                             1001 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
                    WAIT |                        010000000 |                        010000000
                    ENDS |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 18    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 24    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 17    
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 33    
	   3 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  43 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 14    
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'e_txd_reg[7:0]' into 'tx_buffer_inst/tx_wdata_reg[7:0]' [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/arbi/gmii_arbi.v:34]
WARNING: [Synth 8-3917] design ethernet_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rx_dv
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[3]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[2]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[1]
WARNING: [Synth 8-3331] design mac_test has unconnected port gmii_rxd[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[1]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port link
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[2]
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[0]
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/mac_tx0 /\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\ram_wr_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\reply_check_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_seq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_seq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_id_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_code_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/mac_tx0 /\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /write_sel_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /\icmp_data_length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/icmp0 /icmp_rev_error_d0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\udp_send_data_length_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\mac_top0/cache0/arp_cache_reg[70] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mac_top0/icmp0/FSM_sequential_state_reg[3]) is unused and will be removed from module mac_test.
WARNING: [Synth 8-3332] Sequential element (mac_top0/icmp0/FSM_sequential_state_reg[2]) is unused and will be removed from module mac_test.
WARNING: [Synth 8-3332] Sequential element (mac_top0/icmp0/FSM_sequential_state_reg[1]) is unused and will be removed from module mac_test.
WARNING: [Synth 8-3332] Sequential element (mac_top0/icmp0/FSM_sequential_state_reg[0]) is unused and will be removed from module mac_test.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u1/gmii_tx_er_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/mac_test.v:182]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/ip_tx.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/crc.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:164]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:549]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:495]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/BACK5/eth_test.srcs/sources_1/mac/tx/udp_tx.v:233]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_ref           |         1|
|2     |eth_data_fifo     |         1|
|3     |len_fifo          |         1|
|4     |icmp_rx_ram_8_256 |         1|
|5     |udp_tx_data_fifo  |         1|
|6     |udp_checksum_fifo |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_ref           |     1|
|2     |eth_data_fifo     |     1|
|3     |icmp_rx_ram_8_256 |     1|
|4     |len_fifo          |     1|
|5     |udp_checksum_fifo |     1|
|6     |udp_tx_data_fifo  |     1|
|7     |BUFG              |     1|
|8     |CARRY4            |   132|
|9     |IDDR              |     5|
|10    |IDELAYCTRL        |     1|
|11    |IDELAYE2          |     5|
|12    |LUT1              |   115|
|13    |LUT2              |   360|
|14    |LUT3              |   125|
|15    |LUT4              |   171|
|16    |LUT5              |    58|
|17    |LUT6              |   226|
|18    |ODDR              |     6|
|19    |FDCE              |   703|
|20    |FDPE              |    88|
|21    |FDRE              |    29|
|22    |IBUF              |     7|
|23    |OBUF              |    12|
|24    |OBUFT             |     2|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |  2163|
|2     |  u1                      |ethernet_test      |  2137|
|3     |    util_gmii_to_rgmii_m0 |util_gmii_to_rgmii |    52|
|4     |    arbi_inst             |gmii_arbi          |    92|
|5     |      tx_buffer_inst      |gmii_tx_buffer     |    91|
|6     |    mac_test0             |mac_test           |  1956|
|7     |      mac_top0            |mac_top            |  1812|
|8     |        icmp0             |icmp_reply         |     8|
|9     |        mac_tx0           |mac_tx_top         |  1804|
|10    |          c0              |crc                |    61|
|11    |          arp_tx0         |arp_tx             |     1|
|12    |          ip0             |ip_tx              |   516|
|13    |          ipmode          |ip_tx_mode         |    83|
|14    |          mac0            |mac_tx             |   190|
|15    |          mode0           |mac_tx_mode        |    80|
|16    |          udp0            |udp_tx             |   873|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 821 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1234.777 ; gain = 305.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.777 ; gain = 443.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1234.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 258 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1241.297 ; gain = 782.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1241.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/BACK5/eth_test.runs/synth_1/ethernet_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_top_utilization_synth.rpt -pb ethernet_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 02:39:26 2021...
