<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='796' ll='800' type='unsigned int llvm::MachineRegisterInfo::getSimpleHint(unsigned int VReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='794'>/// getSimpleHint - same as getRegAllocationHint except it will only return
  /// a target independent hint.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='294' u='c' c='_ZN4llvm10MIRPrinter7convertERNS_4yaml15MachineFunctionERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='778' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3070' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='753' u='c' c='_ZNK12_GLOBAL__N_112RegAllocPBQP13finalizeAllocERN4llvm15MachineFunctionERNS1_13LiveIntervalsERNS1_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='103' u='c' c='_ZN4llvm10VirtRegMap16hasPreferredPhysEj'/>
