# Fri Jan 22 17:08:20 2021

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@N: MF238 :"e:\lwd_nmr\code\test_clk\test\hdl\div_fre.v":37:11:37:20|Found 9-bit incrementor, 'un3_count[8:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
0 instances converted, 10 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_clk_0.Core      PLL                    10         div_fre_0.count[8]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Writing Analyst data base E:\LWD_NMR\Code\test_clk\test\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@W: MT420 |Found inferred clock pll_clk|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:pll_clk_0.GLA"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 22 17:08:20 2021
#


Top view:               top
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.769

                               Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                 Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
pll_clk|GLA_inferred_clock     100.0 MHz     138.3 MHz     10.000        7.231         2.769     inferred     Inferred_clkgroup_0
=================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
pll_clk|GLA_inferred_clock  pll_clk|GLA_inferred_clock  |  10.000      2.769  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_clk|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                     Arrival          
Instance               Reference                      Type     Pin     Net          Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
div_fre_0.count[3]     pll_clk|GLA_inferred_clock     DFN1     Q       count[3]     0.737       2.769
div_fre_0.count[2]     pll_clk|GLA_inferred_clock     DFN1     Q       count[2]     0.737       2.874
div_fre_0.count[1]     pll_clk|GLA_inferred_clock     DFN1     Q       count[1]     0.737       2.909
div_fre_0.count[0]     pll_clk|GLA_inferred_clock     DFN1     Q       count[0]     0.737       2.956
div_fre_0.count[4]     pll_clk|GLA_inferred_clock     DFN1     Q       count[4]     0.737       3.728
div_fre_0.count[5]     pll_clk|GLA_inferred_clock     DFN1     Q       count[5]     0.737       3.789
div_fre_0.count[6]     pll_clk|GLA_inferred_clock     DFN1     Q       count[6]     0.737       3.945
div_fre_0.count[7]     pll_clk|GLA_inferred_clock     DFN1     Q       count[7]     0.737       4.209
div_fre_0.count[8]     pll_clk|GLA_inferred_clock     DFN1     Q       count[8]     0.737       4.857
div_fre_0.clk_5k       pll_clk|GLA_inferred_clock     DFN1     Q       clk1k_c      0.737       7.529
=====================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                       Required          
Instance               Reference                      Type     Pin     Net            Time         Slack
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
div_fre_0.clk_5k       pll_clk|GLA_inferred_clock     DFN1     D       clk_5k_RNO     9.427        2.769
div_fre_0.count[4]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[4]     9.461        2.874
div_fre_0.count[2]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[2]     9.461        2.902
div_fre_0.count[5]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[5]     9.461        2.902
div_fre_0.count[6]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[6]     9.461        2.902
div_fre_0.count[7]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[7]     9.461        2.902
div_fre_0.count[8]     pll_clk|GLA_inferred_clock     DFN1     D       count_3[8]     9.461        2.902
div_fre_0.count[3]     pll_clk|GLA_inferred_clock     DFN1     D       I_9            9.461        5.768
div_fre_0.count[1]     pll_clk|GLA_inferred_clock     DFN1     D       I_5            9.461        6.283
div_fre_0.count[0]     pll_clk|GLA_inferred_clock     DFN1     D       I_4            9.461        6.616
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      6.658
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.769

    Number of logic level(s):                3
    Starting point:                          div_fre_0.count[3] / Q
    Ending point:                            div_fre_0.clk_5k / D
    The start point is clocked by            pll_clk|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_clk|GLA_inferred_clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
div_fre_0.count[3]             DFN1     Q        Out     0.737     0.737       -         
count[3]                       Net      -        -       1.423     -           6         
div_fre_0.count_RNIVPO3[2]     NOR2     B        In      -         2.160       -         
div_fre_0.count_RNIVPO3[2]     NOR2     Y        Out     0.646     2.807       -         
un1_countlt8                   Net      -        -       0.322     -           1         
div_fre_0.count_RNI4QH7[5]     OR3B     C        In      -         3.128       -         
div_fre_0.count_RNI4QH7[5]     OR3B     Y        Out     0.681     3.809       -         
un1_countlto8_3                Net      -        -       1.526     -           7         
div_fre_0.clk_5k_RNO           AX1B     B        In      -         5.335       -         
div_fre_0.clk_5k_RNO           AX1B     Y        Out     1.001     6.337       -         
clk_5k_RNO                     Net      -        -       0.322     -           1         
div_fre_0.clk_5k               DFN1     D        In      -         6.658       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.231 is 3.639(50.3%) logic and 3.592(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

--------------------------------------------------------------------------------
Target Part: A3P1000_FBGA144_STD
Report for cell top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     2      1.0        2.0
              AND3     7      1.0        7.0
              AX1B     1      1.0        1.0
               GND     3      0.0        0.0
               INV     1      1.0        1.0
              NOR2     1      1.0        1.0
             NOR2B     2      1.0        2.0
               OA1     6      1.0        6.0
              OR3B     1      1.0        1.0
              OR3C     1      1.0        1.0
               PLL     1      0.0        0.0
               VCC     3      0.0        0.0
              XOR2     8      1.0        8.0


              DFN1    10      1.0       10.0
                   -----          ----------
             TOTAL    47                40.0


  IO Cell usage:
              cell count
             INBUF     1
            OUTBUF     2
                   -----
             TOTAL     3


Core Cells         : 40 of 24576 (0%)
IO Cells           : 3

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 22 17:08:20 2021

###########################################################]
