{"status": "active", "_id": "51811380c4d10425462aae0e", "name": "AXI4 BTC Miner", "preferred_support_tool": "tickets", "preferred_support_url": "", "icon_url": null, "labels": ["fpga", "bitcoin", "miner", "mining", "axi4", "xilinx", "altera", "btc"], "private": false, "creation_date": "2013-05-01", "url": "http://sourceforge.net/p/axi4btcminer/", "short_description": "Configurable FPGA bitcoin miner, from highest performance to the smallest footprint.\r\nEasy to implement thanks to its interface AXI4 lite.\r\nGeneric or vendor specific implementation.\r\n\r\nCurrent performance are 300Mhash/s per core on a Xilinx Virtex-7.", "summary": "Configurable VHDL bitcoin miner that is AXI4 lite compliant", "tools": [{"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "code", "name": "git", "label": "Code"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"sourceforge_group_id": 1719711, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "video_url": "", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}], "moved_to_url": "", "shortname": "axi4btcminer", "developers": [{"url": "http://sourceforge.net/u/masavoyat/", "username": "masavoyat", "name": "Marc0"}], "screenshots": [], "external_homepage": "", "categories": {"developmentstatus": [], "environment": [], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}}
