### ğŸ‘‹ Hello, I'm Udvi Chauhan 

ğŸ“ Final-Year Electronics & Communication Engineering Student | EC_GECG_2022  
ğŸ’¡ Passionate about VLSI, ASIC, FPGA, RTL Design & Simulation  
ğŸ”§ Skilled in Verilog, Vivado, Python  
ğŸ“« Connect with me on [LinkedIn](https://www.linkedin.com/in/udvi-chauhan)


## ğŸš€ Projects

- ğŸ“‚ **3D Laser Scanner using Python**  
  Implemented a low-cost scanner using Raspberry Pi and Python to visualize 3D object.

- ğŸ” **Dual-Port RAM in Verilog in Vivado**
  Designing a synthesizable dual-port memory with testbench, simulation & waveform analysis using Vivado.

- ğŸ§  **Predictive Maintenance for 3D Printers** *(Intel AI Certification Project)*
  AI/ML-based solution for industry-defined problem using sensor data to predict component failure.


## ğŸŒ± Currently Learning & Exploring

-  SystemVerilog and functional verification concepts

-  ASIC design flow and timing fundamentals

-  Building stronger understanding of digital system architecture


## ğŸ“Š Tools & Technologies

- ğŸ› ï¸ **Languages**: Verilog, Python, C, System Verilog  
- ğŸ’» **EDA Tools**: Xilinx Vivado, ModelSim, Cadence Virtuoso  
- ğŸŒ **Platforms**: Streamlit, GitHub, LinkedIn, VS Code  
- ğŸ§° **Concepts**: Digital Electronics, VLSI Design, FPGA Programming 


## ğŸ“Œ Goals

- Gain hands-on experience in RTL Design or ASIC Verification through internships

- Contribute to open digital design projects

- Continuously strengthen VLSI design fundamentals and verification skills


## ğŸ§© Fun Fact

I still get excited seeing "Simulation Successful" in the console ğŸ‰ğŸ˜„
