ISim log file
Running: Z:\Projects\pld-lessons\test-zero\testing\AND2gate_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/Projects/pld-lessons/test-zero/testing/AND2gate_isim_beh.wdb 
ISim P.58f (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /AND2gate/A 0 -radix bin -value 1 -radix bin -time 5 ps -repeat 10 ps
# isim force add /AND2gate/A 0 -radix bin -value 1 -radix bin -time 5 ps -repeat 10 ps
# isim force add /AND2gate/B 0 -radix bin -time 2 ps -value 1 -radix bin -time 7 ps -repeat 10 ps
# isim force add /AND2gate/B 0 -radix bin -time 2 ps -value 1 -radix bin -time 7 ps -repeat 10 ps
# isim force add /AND2gate/C 0 -radix bin -time 5 ps -value 1 -radix bin -time 10 ps -repeat 10 ps
# isim force add /AND2gate/C 0 -radix bin -time 5 ps -value 1 -radix bin -time 10 ps -repeat 10 ps
# run all
Stopped at time : 45294140 ps : File "Z:/Projects/pld-lessons/test-zero/testing/test_verilog.v" Line 8
