// Seed: 2782076140
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3 = id_0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd62
) (
    output wor id_0
    , id_13,
    input supply0 _id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output wand id_11
);
  wire [1 : id_1] id_14;
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
