|MCU
reset_n => MIPS:cpu.reset
reset_n => GPIO_handler:GPIO.reset
PIN_AF14 => pll2:pll0.refclk
HEX5[0] <= GPIO_handler:GPIO.HEX5[0]
HEX5[1] <= GPIO_handler:GPIO.HEX5[1]
HEX5[2] <= GPIO_handler:GPIO.HEX5[2]
HEX5[3] <= GPIO_handler:GPIO.HEX5[3]
HEX5[4] <= GPIO_handler:GPIO.HEX5[4]
HEX5[5] <= GPIO_handler:GPIO.HEX5[5]
HEX5[6] <= GPIO_handler:GPIO.HEX5[6]
LEDR[0] <= GPIO_handler:GPIO.LEDR[0]
LEDR[1] <= GPIO_handler:GPIO.LEDR[1]
LEDR[2] <= GPIO_handler:GPIO.LEDR[2]
LEDR[3] <= GPIO_handler:GPIO.LEDR[3]
LEDR[4] <= GPIO_handler:GPIO.LEDR[4]
LEDR[5] <= GPIO_handler:GPIO.LEDR[5]
LEDR[6] <= GPIO_handler:GPIO.LEDR[6]
LEDR[7] <= GPIO_handler:GPIO.LEDR[7]
PC[0] <= MIPS:cpu.PC[0]
PC[1] <= MIPS:cpu.PC[1]
PC[2] <= MIPS:cpu.PC[2]
PC[3] <= MIPS:cpu.PC[3]
PC[4] <= MIPS:cpu.PC[4]
PC[5] <= MIPS:cpu.PC[5]
PC[6] <= MIPS:cpu.PC[6]
PC[7] <= MIPS:cpu.PC[7]
PC[8] <= MIPS:cpu.PC[8]
PC[9] <= MIPS:cpu.PC[9]
ALU_result_out[0] <= MIPS:cpu.ALU_result_out[0]
ALU_result_out[1] <= MIPS:cpu.ALU_result_out[1]
ALU_result_out[2] <= MIPS:cpu.ALU_result_out[2]
ALU_result_out[3] <= MIPS:cpu.ALU_result_out[3]
ALU_result_out[4] <= MIPS:cpu.ALU_result_out[4]
ALU_result_out[5] <= MIPS:cpu.ALU_result_out[5]
ALU_result_out[6] <= MIPS:cpu.ALU_result_out[6]
ALU_result_out[7] <= MIPS:cpu.ALU_result_out[7]
ALU_result_out[8] <= MIPS:cpu.ALU_result_out[8]
ALU_result_out[9] <= MIPS:cpu.ALU_result_out[9]
ALU_result_out[10] <= MIPS:cpu.ALU_result_out[10]
ALU_result_out[11] <= MIPS:cpu.ALU_result_out[11]
ALU_result_out[12] <= MIPS:cpu.ALU_result_out[12]
ALU_result_out[13] <= MIPS:cpu.ALU_result_out[13]
ALU_result_out[14] <= MIPS:cpu.ALU_result_out[14]
ALU_result_out[15] <= MIPS:cpu.ALU_result_out[15]
ALU_result_out[16] <= MIPS:cpu.ALU_result_out[16]
ALU_result_out[17] <= MIPS:cpu.ALU_result_out[17]
ALU_result_out[18] <= MIPS:cpu.ALU_result_out[18]
ALU_result_out[19] <= MIPS:cpu.ALU_result_out[19]
ALU_result_out[20] <= MIPS:cpu.ALU_result_out[20]
ALU_result_out[21] <= MIPS:cpu.ALU_result_out[21]
ALU_result_out[22] <= MIPS:cpu.ALU_result_out[22]
ALU_result_out[23] <= MIPS:cpu.ALU_result_out[23]
ALU_result_out[24] <= MIPS:cpu.ALU_result_out[24]
ALU_result_out[25] <= MIPS:cpu.ALU_result_out[25]
ALU_result_out[26] <= MIPS:cpu.ALU_result_out[26]
ALU_result_out[27] <= MIPS:cpu.ALU_result_out[27]
ALU_result_out[28] <= MIPS:cpu.ALU_result_out[28]
ALU_result_out[29] <= MIPS:cpu.ALU_result_out[29]
ALU_result_out[30] <= MIPS:cpu.ALU_result_out[30]
ALU_result_out[31] <= MIPS:cpu.ALU_result_out[31]
read_data_1_out[0] <= MIPS:cpu.read_data_1_out[0]
read_data_1_out[1] <= MIPS:cpu.read_data_1_out[1]
read_data_1_out[2] <= MIPS:cpu.read_data_1_out[2]
read_data_1_out[3] <= MIPS:cpu.read_data_1_out[3]
read_data_1_out[4] <= MIPS:cpu.read_data_1_out[4]
read_data_1_out[5] <= MIPS:cpu.read_data_1_out[5]
read_data_1_out[6] <= MIPS:cpu.read_data_1_out[6]
read_data_1_out[7] <= MIPS:cpu.read_data_1_out[7]
read_data_1_out[8] <= MIPS:cpu.read_data_1_out[8]
read_data_1_out[9] <= MIPS:cpu.read_data_1_out[9]
read_data_1_out[10] <= MIPS:cpu.read_data_1_out[10]
read_data_1_out[11] <= MIPS:cpu.read_data_1_out[11]
read_data_1_out[12] <= MIPS:cpu.read_data_1_out[12]
read_data_1_out[13] <= MIPS:cpu.read_data_1_out[13]
read_data_1_out[14] <= MIPS:cpu.read_data_1_out[14]
read_data_1_out[15] <= MIPS:cpu.read_data_1_out[15]
read_data_1_out[16] <= MIPS:cpu.read_data_1_out[16]
read_data_1_out[17] <= MIPS:cpu.read_data_1_out[17]
read_data_1_out[18] <= MIPS:cpu.read_data_1_out[18]
read_data_1_out[19] <= MIPS:cpu.read_data_1_out[19]
read_data_1_out[20] <= MIPS:cpu.read_data_1_out[20]
read_data_1_out[21] <= MIPS:cpu.read_data_1_out[21]
read_data_1_out[22] <= MIPS:cpu.read_data_1_out[22]
read_data_1_out[23] <= MIPS:cpu.read_data_1_out[23]
read_data_1_out[24] <= MIPS:cpu.read_data_1_out[24]
read_data_1_out[25] <= MIPS:cpu.read_data_1_out[25]
read_data_1_out[26] <= MIPS:cpu.read_data_1_out[26]
read_data_1_out[27] <= MIPS:cpu.read_data_1_out[27]
read_data_1_out[28] <= MIPS:cpu.read_data_1_out[28]
read_data_1_out[29] <= MIPS:cpu.read_data_1_out[29]
read_data_1_out[30] <= MIPS:cpu.read_data_1_out[30]
read_data_1_out[31] <= MIPS:cpu.read_data_1_out[31]
read_data_2_out[0] <= MIPS:cpu.read_data_2_out[0]
read_data_2_out[1] <= MIPS:cpu.read_data_2_out[1]
read_data_2_out[2] <= MIPS:cpu.read_data_2_out[2]
read_data_2_out[3] <= MIPS:cpu.read_data_2_out[3]
read_data_2_out[4] <= MIPS:cpu.read_data_2_out[4]
read_data_2_out[5] <= MIPS:cpu.read_data_2_out[5]
read_data_2_out[6] <= MIPS:cpu.read_data_2_out[6]
read_data_2_out[7] <= MIPS:cpu.read_data_2_out[7]
read_data_2_out[8] <= MIPS:cpu.read_data_2_out[8]
read_data_2_out[9] <= MIPS:cpu.read_data_2_out[9]
read_data_2_out[10] <= MIPS:cpu.read_data_2_out[10]
read_data_2_out[11] <= MIPS:cpu.read_data_2_out[11]
read_data_2_out[12] <= MIPS:cpu.read_data_2_out[12]
read_data_2_out[13] <= MIPS:cpu.read_data_2_out[13]
read_data_2_out[14] <= MIPS:cpu.read_data_2_out[14]
read_data_2_out[15] <= MIPS:cpu.read_data_2_out[15]
read_data_2_out[16] <= MIPS:cpu.read_data_2_out[16]
read_data_2_out[17] <= MIPS:cpu.read_data_2_out[17]
read_data_2_out[18] <= MIPS:cpu.read_data_2_out[18]
read_data_2_out[19] <= MIPS:cpu.read_data_2_out[19]
read_data_2_out[20] <= MIPS:cpu.read_data_2_out[20]
read_data_2_out[21] <= MIPS:cpu.read_data_2_out[21]
read_data_2_out[22] <= MIPS:cpu.read_data_2_out[22]
read_data_2_out[23] <= MIPS:cpu.read_data_2_out[23]
read_data_2_out[24] <= MIPS:cpu.read_data_2_out[24]
read_data_2_out[25] <= MIPS:cpu.read_data_2_out[25]
read_data_2_out[26] <= MIPS:cpu.read_data_2_out[26]
read_data_2_out[27] <= MIPS:cpu.read_data_2_out[27]
read_data_2_out[28] <= MIPS:cpu.read_data_2_out[28]
read_data_2_out[29] <= MIPS:cpu.read_data_2_out[29]
read_data_2_out[30] <= MIPS:cpu.read_data_2_out[30]
read_data_2_out[31] <= MIPS:cpu.read_data_2_out[31]
write_data_out[0] <= MIPS:cpu.write_data_out[0]
write_data_out[1] <= MIPS:cpu.write_data_out[1]
write_data_out[2] <= MIPS:cpu.write_data_out[2]
write_data_out[3] <= MIPS:cpu.write_data_out[3]
write_data_out[4] <= MIPS:cpu.write_data_out[4]
write_data_out[5] <= MIPS:cpu.write_data_out[5]
write_data_out[6] <= MIPS:cpu.write_data_out[6]
write_data_out[7] <= MIPS:cpu.write_data_out[7]
write_data_out[8] <= MIPS:cpu.write_data_out[8]
write_data_out[9] <= MIPS:cpu.write_data_out[9]
write_data_out[10] <= MIPS:cpu.write_data_out[10]
write_data_out[11] <= MIPS:cpu.write_data_out[11]
write_data_out[12] <= MIPS:cpu.write_data_out[12]
write_data_out[13] <= MIPS:cpu.write_data_out[13]
write_data_out[14] <= MIPS:cpu.write_data_out[14]
write_data_out[15] <= MIPS:cpu.write_data_out[15]
write_data_out[16] <= MIPS:cpu.write_data_out[16]
write_data_out[17] <= MIPS:cpu.write_data_out[17]
write_data_out[18] <= MIPS:cpu.write_data_out[18]
write_data_out[19] <= MIPS:cpu.write_data_out[19]
write_data_out[20] <= MIPS:cpu.write_data_out[20]
write_data_out[21] <= MIPS:cpu.write_data_out[21]
write_data_out[22] <= MIPS:cpu.write_data_out[22]
write_data_out[23] <= MIPS:cpu.write_data_out[23]
write_data_out[24] <= MIPS:cpu.write_data_out[24]
write_data_out[25] <= MIPS:cpu.write_data_out[25]
write_data_out[26] <= MIPS:cpu.write_data_out[26]
write_data_out[27] <= MIPS:cpu.write_data_out[27]
write_data_out[28] <= MIPS:cpu.write_data_out[28]
write_data_out[29] <= MIPS:cpu.write_data_out[29]
write_data_out[30] <= MIPS:cpu.write_data_out[30]
write_data_out[31] <= MIPS:cpu.write_data_out[31]
Instruction_out[0] <= MIPS:cpu.Instruction_out[0]
Instruction_out[1] <= MIPS:cpu.Instruction_out[1]
Instruction_out[2] <= MIPS:cpu.Instruction_out[2]
Instruction_out[3] <= MIPS:cpu.Instruction_out[3]
Instruction_out[4] <= MIPS:cpu.Instruction_out[4]
Instruction_out[5] <= MIPS:cpu.Instruction_out[5]
Instruction_out[6] <= MIPS:cpu.Instruction_out[6]
Instruction_out[7] <= MIPS:cpu.Instruction_out[7]
Instruction_out[8] <= MIPS:cpu.Instruction_out[8]
Instruction_out[9] <= MIPS:cpu.Instruction_out[9]
Instruction_out[10] <= MIPS:cpu.Instruction_out[10]
Instruction_out[11] <= MIPS:cpu.Instruction_out[11]
Instruction_out[12] <= MIPS:cpu.Instruction_out[12]
Instruction_out[13] <= MIPS:cpu.Instruction_out[13]
Instruction_out[14] <= MIPS:cpu.Instruction_out[14]
Instruction_out[15] <= MIPS:cpu.Instruction_out[15]
Instruction_out[16] <= MIPS:cpu.Instruction_out[16]
Instruction_out[17] <= MIPS:cpu.Instruction_out[17]
Instruction_out[18] <= MIPS:cpu.Instruction_out[18]
Instruction_out[19] <= MIPS:cpu.Instruction_out[19]
Instruction_out[20] <= MIPS:cpu.Instruction_out[20]
Instruction_out[21] <= MIPS:cpu.Instruction_out[21]
Instruction_out[22] <= MIPS:cpu.Instruction_out[22]
Instruction_out[23] <= MIPS:cpu.Instruction_out[23]
Instruction_out[24] <= MIPS:cpu.Instruction_out[24]
Instruction_out[25] <= MIPS:cpu.Instruction_out[25]
Instruction_out[26] <= MIPS:cpu.Instruction_out[26]
Instruction_out[27] <= MIPS:cpu.Instruction_out[27]
Instruction_out[28] <= MIPS:cpu.Instruction_out[28]
Instruction_out[29] <= MIPS:cpu.Instruction_out[29]
Instruction_out[30] <= MIPS:cpu.Instruction_out[30]
Instruction_out[31] <= MIPS:cpu.Instruction_out[31]
Branch_out <= MIPS:cpu.Branch_out
Zero_out <= MIPS:cpu.Zero_out
Memwrite_out <= MIPS:cpu.Memwrite_out
Regwrite_out <= MIPS:cpu.Regwrite_out
Next_PC_out[0] <= MIPS:cpu.Next_PC_out[0]
Next_PC_out[1] <= MIPS:cpu.Next_PC_out[1]
Next_PC_out[2] <= MIPS:cpu.Next_PC_out[2]
Next_PC_out[3] <= MIPS:cpu.Next_PC_out[3]
Next_PC_out[4] <= MIPS:cpu.Next_PC_out[4]
Next_PC_out[5] <= MIPS:cpu.Next_PC_out[5]
Next_PC_out[6] <= MIPS:cpu.Next_PC_out[6]
Next_PC_out[7] <= MIPS:cpu.Next_PC_out[7]
Ainput_out[0] <= MIPS:cpu.Ainput_out[0]
Ainput_out[1] <= MIPS:cpu.Ainput_out[1]
Ainput_out[2] <= MIPS:cpu.Ainput_out[2]
Ainput_out[3] <= MIPS:cpu.Ainput_out[3]
Ainput_out[4] <= MIPS:cpu.Ainput_out[4]
Ainput_out[5] <= MIPS:cpu.Ainput_out[5]
Ainput_out[6] <= MIPS:cpu.Ainput_out[6]
Ainput_out[7] <= MIPS:cpu.Ainput_out[7]
Ainput_out[8] <= MIPS:cpu.Ainput_out[8]
Ainput_out[9] <= MIPS:cpu.Ainput_out[9]
Ainput_out[10] <= MIPS:cpu.Ainput_out[10]
Ainput_out[11] <= MIPS:cpu.Ainput_out[11]
Ainput_out[12] <= MIPS:cpu.Ainput_out[12]
Ainput_out[13] <= MIPS:cpu.Ainput_out[13]
Ainput_out[14] <= MIPS:cpu.Ainput_out[14]
Ainput_out[15] <= MIPS:cpu.Ainput_out[15]
Ainput_out[16] <= MIPS:cpu.Ainput_out[16]
Ainput_out[17] <= MIPS:cpu.Ainput_out[17]
Ainput_out[18] <= MIPS:cpu.Ainput_out[18]
Ainput_out[19] <= MIPS:cpu.Ainput_out[19]
Ainput_out[20] <= MIPS:cpu.Ainput_out[20]
Ainput_out[21] <= MIPS:cpu.Ainput_out[21]
Ainput_out[22] <= MIPS:cpu.Ainput_out[22]
Ainput_out[23] <= MIPS:cpu.Ainput_out[23]
Ainput_out[24] <= MIPS:cpu.Ainput_out[24]
Ainput_out[25] <= MIPS:cpu.Ainput_out[25]
Ainput_out[26] <= MIPS:cpu.Ainput_out[26]
Ainput_out[27] <= MIPS:cpu.Ainput_out[27]
Ainput_out[28] <= MIPS:cpu.Ainput_out[28]
Ainput_out[29] <= MIPS:cpu.Ainput_out[29]
Ainput_out[30] <= MIPS:cpu.Ainput_out[30]
Ainput_out[31] <= MIPS:cpu.Ainput_out[31]
Binput_out[0] <= MIPS:cpu.Binput_out[0]
Binput_out[1] <= MIPS:cpu.Binput_out[1]
Binput_out[2] <= MIPS:cpu.Binput_out[2]
Binput_out[3] <= MIPS:cpu.Binput_out[3]
Binput_out[4] <= MIPS:cpu.Binput_out[4]
Binput_out[5] <= MIPS:cpu.Binput_out[5]
Binput_out[6] <= MIPS:cpu.Binput_out[6]
Binput_out[7] <= MIPS:cpu.Binput_out[7]
Binput_out[8] <= MIPS:cpu.Binput_out[8]
Binput_out[9] <= MIPS:cpu.Binput_out[9]
Binput_out[10] <= MIPS:cpu.Binput_out[10]
Binput_out[11] <= MIPS:cpu.Binput_out[11]
Binput_out[12] <= MIPS:cpu.Binput_out[12]
Binput_out[13] <= MIPS:cpu.Binput_out[13]
Binput_out[14] <= MIPS:cpu.Binput_out[14]
Binput_out[15] <= MIPS:cpu.Binput_out[15]
Binput_out[16] <= MIPS:cpu.Binput_out[16]
Binput_out[17] <= MIPS:cpu.Binput_out[17]
Binput_out[18] <= MIPS:cpu.Binput_out[18]
Binput_out[19] <= MIPS:cpu.Binput_out[19]
Binput_out[20] <= MIPS:cpu.Binput_out[20]
Binput_out[21] <= MIPS:cpu.Binput_out[21]
Binput_out[22] <= MIPS:cpu.Binput_out[22]
Binput_out[23] <= MIPS:cpu.Binput_out[23]
Binput_out[24] <= MIPS:cpu.Binput_out[24]
Binput_out[25] <= MIPS:cpu.Binput_out[25]
Binput_out[26] <= MIPS:cpu.Binput_out[26]
Binput_out[27] <= MIPS:cpu.Binput_out[27]
Binput_out[28] <= MIPS:cpu.Binput_out[28]
Binput_out[29] <= MIPS:cpu.Binput_out[29]
Binput_out[30] <= MIPS:cpu.Binput_out[30]
Binput_out[31] <= MIPS:cpu.Binput_out[31]
pll_clock_out <= pll2:pll0.outclk_0


|MCU|pll2:pll0
refclk => pll2_0002:pll2_inst.refclk
rst => pll2_0002:pll2_inst.rst
outclk_0 <= pll2_0002:pll2_inst.outclk_0
locked <= pll2_0002:pll2_inst.locked


|MCU|pll2:pll0|pll2_0002:pll2_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|MCU|pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|MCU|MIPS:cpu
reset => Ifetch:IFE.reset
reset => Idecode:ID.reset
reset => control:CTL.reset
reset => Execute:EXE.reset
reset => dmemory:MEM.reset
clock => Ifetch:IFE.clock
clock => Idecode:ID.clock
clock => control:CTL.clock
clock => Execute:EXE.clock
clock => dmemory:MEM.Clock
ControlBus[0] <= control:CTL.MemRead
ControlBus[1] <= control:CTL.MemWrite
DataBus[0] <> DataBus[0]
DataBus[1] <> DataBus[1]
DataBus[2] <> DataBus[2]
DataBus[3] <> DataBus[3]
DataBus[4] <> DataBus[4]
DataBus[5] <> DataBus[5]
DataBus[6] <> DataBus[6]
DataBus[7] <> DataBus[7]
DataBus[8] <> DataBus[8]
DataBus[9] <> DataBus[9]
DataBus[10] <> DataBus[10]
DataBus[11] <> DataBus[11]
DataBus[12] <> DataBus[12]
DataBus[13] <> DataBus[13]
DataBus[14] <> DataBus[14]
DataBus[15] <> DataBus[15]
DataBus[16] <> DataBus[16]
DataBus[17] <> DataBus[17]
DataBus[18] <> DataBus[18]
DataBus[19] <> DataBus[19]
DataBus[20] <> DataBus[20]
DataBus[21] <> DataBus[21]
DataBus[22] <> DataBus[22]
DataBus[23] <> DataBus[23]
DataBus[24] <> DataBus[24]
DataBus[25] <> DataBus[25]
DataBus[26] <> DataBus[26]
DataBus[27] <> DataBus[27]
DataBus[28] <> DataBus[28]
DataBus[29] <> DataBus[29]
DataBus[30] <> DataBus[30]
DataBus[31] <> DataBus[31]
AddressBus[0] <= Execute:EXE.ALU_Result[0]
AddressBus[1] <= Execute:EXE.ALU_Result[1]
AddressBus[2] <= Execute:EXE.ALU_Result[2]
AddressBus[3] <= Execute:EXE.ALU_Result[3]
AddressBus[4] <= Execute:EXE.ALU_Result[4]
AddressBus[5] <= Execute:EXE.ALU_Result[5]
AddressBus[6] <= Execute:EXE.ALU_Result[6]
AddressBus[7] <= Execute:EXE.ALU_Result[7]
AddressBus[8] <= Execute:EXE.ALU_Result[8]
AddressBus[9] <= Execute:EXE.ALU_Result[9]
AddressBus[10] <= Execute:EXE.ALU_Result[10]
AddressBus[11] <= Execute:EXE.ALU_Result[11]
AddressBus[12] <= <GND>
AddressBus[13] <= <GND>
AddressBus[14] <= <GND>
AddressBus[15] <= <GND>
AddressBus[16] <= <GND>
AddressBus[17] <= <GND>
AddressBus[18] <= <GND>
AddressBus[19] <= <GND>
AddressBus[20] <= <GND>
AddressBus[21] <= <GND>
AddressBus[22] <= <GND>
AddressBus[23] <= <GND>
AddressBus[24] <= <GND>
AddressBus[25] <= <GND>
AddressBus[26] <= <GND>
AddressBus[27] <= <GND>
AddressBus[28] <= <GND>
AddressBus[29] <= <GND>
AddressBus[30] <= <GND>
AddressBus[31] <= <GND>
PC[0] <= Ifetch:IFE.PC_out[0]
PC[1] <= Ifetch:IFE.PC_out[1]
PC[2] <= Ifetch:IFE.PC_out[2]
PC[3] <= Ifetch:IFE.PC_out[3]
PC[4] <= Ifetch:IFE.PC_out[4]
PC[5] <= Ifetch:IFE.PC_out[5]
PC[6] <= Ifetch:IFE.PC_out[6]
PC[7] <= Ifetch:IFE.PC_out[7]
PC[8] <= Ifetch:IFE.PC_out[8]
PC[9] <= Ifetch:IFE.PC_out[9]
ALU_result_out[0] <= Execute:EXE.ALU_Result[0]
ALU_result_out[1] <= Execute:EXE.ALU_Result[1]
ALU_result_out[2] <= Execute:EXE.ALU_Result[2]
ALU_result_out[3] <= Execute:EXE.ALU_Result[3]
ALU_result_out[4] <= Execute:EXE.ALU_Result[4]
ALU_result_out[5] <= Execute:EXE.ALU_Result[5]
ALU_result_out[6] <= Execute:EXE.ALU_Result[6]
ALU_result_out[7] <= Execute:EXE.ALU_Result[7]
ALU_result_out[8] <= Execute:EXE.ALU_Result[8]
ALU_result_out[9] <= Execute:EXE.ALU_Result[9]
ALU_result_out[10] <= Execute:EXE.ALU_Result[10]
ALU_result_out[11] <= Execute:EXE.ALU_Result[11]
ALU_result_out[12] <= Execute:EXE.ALU_Result[12]
ALU_result_out[13] <= Execute:EXE.ALU_Result[13]
ALU_result_out[14] <= Execute:EXE.ALU_Result[14]
ALU_result_out[15] <= Execute:EXE.ALU_Result[15]
ALU_result_out[16] <= Execute:EXE.ALU_Result[16]
ALU_result_out[17] <= Execute:EXE.ALU_Result[17]
ALU_result_out[18] <= Execute:EXE.ALU_Result[18]
ALU_result_out[19] <= Execute:EXE.ALU_Result[19]
ALU_result_out[20] <= Execute:EXE.ALU_Result[20]
ALU_result_out[21] <= Execute:EXE.ALU_Result[21]
ALU_result_out[22] <= Execute:EXE.ALU_Result[22]
ALU_result_out[23] <= Execute:EXE.ALU_Result[23]
ALU_result_out[24] <= Execute:EXE.ALU_Result[24]
ALU_result_out[25] <= Execute:EXE.ALU_Result[25]
ALU_result_out[26] <= Execute:EXE.ALU_Result[26]
ALU_result_out[27] <= Execute:EXE.ALU_Result[27]
ALU_result_out[28] <= Execute:EXE.ALU_Result[28]
ALU_result_out[29] <= Execute:EXE.ALU_Result[29]
ALU_result_out[30] <= Execute:EXE.ALU_Result[30]
ALU_result_out[31] <= Execute:EXE.ALU_Result[31]
read_data_1_out[0] <= Idecode:ID.read_data_1[0]
read_data_1_out[1] <= Idecode:ID.read_data_1[1]
read_data_1_out[2] <= Idecode:ID.read_data_1[2]
read_data_1_out[3] <= Idecode:ID.read_data_1[3]
read_data_1_out[4] <= Idecode:ID.read_data_1[4]
read_data_1_out[5] <= Idecode:ID.read_data_1[5]
read_data_1_out[6] <= Idecode:ID.read_data_1[6]
read_data_1_out[7] <= Idecode:ID.read_data_1[7]
read_data_1_out[8] <= Idecode:ID.read_data_1[8]
read_data_1_out[9] <= Idecode:ID.read_data_1[9]
read_data_1_out[10] <= Idecode:ID.read_data_1[10]
read_data_1_out[11] <= Idecode:ID.read_data_1[11]
read_data_1_out[12] <= Idecode:ID.read_data_1[12]
read_data_1_out[13] <= Idecode:ID.read_data_1[13]
read_data_1_out[14] <= Idecode:ID.read_data_1[14]
read_data_1_out[15] <= Idecode:ID.read_data_1[15]
read_data_1_out[16] <= Idecode:ID.read_data_1[16]
read_data_1_out[17] <= Idecode:ID.read_data_1[17]
read_data_1_out[18] <= Idecode:ID.read_data_1[18]
read_data_1_out[19] <= Idecode:ID.read_data_1[19]
read_data_1_out[20] <= Idecode:ID.read_data_1[20]
read_data_1_out[21] <= Idecode:ID.read_data_1[21]
read_data_1_out[22] <= Idecode:ID.read_data_1[22]
read_data_1_out[23] <= Idecode:ID.read_data_1[23]
read_data_1_out[24] <= Idecode:ID.read_data_1[24]
read_data_1_out[25] <= Idecode:ID.read_data_1[25]
read_data_1_out[26] <= Idecode:ID.read_data_1[26]
read_data_1_out[27] <= Idecode:ID.read_data_1[27]
read_data_1_out[28] <= Idecode:ID.read_data_1[28]
read_data_1_out[29] <= Idecode:ID.read_data_1[29]
read_data_1_out[30] <= Idecode:ID.read_data_1[30]
read_data_1_out[31] <= Idecode:ID.read_data_1[31]
read_data_2_out[0] <= Idecode:ID.read_data_2[0]
read_data_2_out[1] <= Idecode:ID.read_data_2[1]
read_data_2_out[2] <= Idecode:ID.read_data_2[2]
read_data_2_out[3] <= Idecode:ID.read_data_2[3]
read_data_2_out[4] <= Idecode:ID.read_data_2[4]
read_data_2_out[5] <= Idecode:ID.read_data_2[5]
read_data_2_out[6] <= Idecode:ID.read_data_2[6]
read_data_2_out[7] <= Idecode:ID.read_data_2[7]
read_data_2_out[8] <= Idecode:ID.read_data_2[8]
read_data_2_out[9] <= Idecode:ID.read_data_2[9]
read_data_2_out[10] <= Idecode:ID.read_data_2[10]
read_data_2_out[11] <= Idecode:ID.read_data_2[11]
read_data_2_out[12] <= Idecode:ID.read_data_2[12]
read_data_2_out[13] <= Idecode:ID.read_data_2[13]
read_data_2_out[14] <= Idecode:ID.read_data_2[14]
read_data_2_out[15] <= Idecode:ID.read_data_2[15]
read_data_2_out[16] <= Idecode:ID.read_data_2[16]
read_data_2_out[17] <= Idecode:ID.read_data_2[17]
read_data_2_out[18] <= Idecode:ID.read_data_2[18]
read_data_2_out[19] <= Idecode:ID.read_data_2[19]
read_data_2_out[20] <= Idecode:ID.read_data_2[20]
read_data_2_out[21] <= Idecode:ID.read_data_2[21]
read_data_2_out[22] <= Idecode:ID.read_data_2[22]
read_data_2_out[23] <= Idecode:ID.read_data_2[23]
read_data_2_out[24] <= Idecode:ID.read_data_2[24]
read_data_2_out[25] <= Idecode:ID.read_data_2[25]
read_data_2_out[26] <= Idecode:ID.read_data_2[26]
read_data_2_out[27] <= Idecode:ID.read_data_2[27]
read_data_2_out[28] <= Idecode:ID.read_data_2[28]
read_data_2_out[29] <= Idecode:ID.read_data_2[29]
read_data_2_out[30] <= Idecode:ID.read_data_2[30]
read_data_2_out[31] <= Idecode:ID.read_data_2[31]
write_data_out[0] <= Idecode:ID.write_data_out[0]
write_data_out[1] <= Idecode:ID.write_data_out[1]
write_data_out[2] <= Idecode:ID.write_data_out[2]
write_data_out[3] <= Idecode:ID.write_data_out[3]
write_data_out[4] <= Idecode:ID.write_data_out[4]
write_data_out[5] <= Idecode:ID.write_data_out[5]
write_data_out[6] <= Idecode:ID.write_data_out[6]
write_data_out[7] <= Idecode:ID.write_data_out[7]
write_data_out[8] <= Idecode:ID.write_data_out[8]
write_data_out[9] <= Idecode:ID.write_data_out[9]
write_data_out[10] <= Idecode:ID.write_data_out[10]
write_data_out[11] <= Idecode:ID.write_data_out[11]
write_data_out[12] <= Idecode:ID.write_data_out[12]
write_data_out[13] <= Idecode:ID.write_data_out[13]
write_data_out[14] <= Idecode:ID.write_data_out[14]
write_data_out[15] <= Idecode:ID.write_data_out[15]
write_data_out[16] <= Idecode:ID.write_data_out[16]
write_data_out[17] <= Idecode:ID.write_data_out[17]
write_data_out[18] <= Idecode:ID.write_data_out[18]
write_data_out[19] <= Idecode:ID.write_data_out[19]
write_data_out[20] <= Idecode:ID.write_data_out[20]
write_data_out[21] <= Idecode:ID.write_data_out[21]
write_data_out[22] <= Idecode:ID.write_data_out[22]
write_data_out[23] <= Idecode:ID.write_data_out[23]
write_data_out[24] <= Idecode:ID.write_data_out[24]
write_data_out[25] <= Idecode:ID.write_data_out[25]
write_data_out[26] <= Idecode:ID.write_data_out[26]
write_data_out[27] <= Idecode:ID.write_data_out[27]
write_data_out[28] <= Idecode:ID.write_data_out[28]
write_data_out[29] <= Idecode:ID.write_data_out[29]
write_data_out[30] <= Idecode:ID.write_data_out[30]
write_data_out[31] <= Idecode:ID.write_data_out[31]
Instruction_out[0] <= Instruction_out[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[1] <= Instruction_out[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[2] <= Instruction_out[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[3] <= Instruction_out[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[4] <= Instruction_out[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[5] <= Instruction_out[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[6] <= Instruction_out[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[7] <= Instruction_out[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[8] <= Instruction_out[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[9] <= Instruction_out[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[10] <= Instruction_out[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[11] <= Instruction_out[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[12] <= Instruction_out[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[13] <= Instruction_out[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[14] <= Instruction_out[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[15] <= Instruction_out[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[16] <= Instruction_out[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[17] <= Instruction_out[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[18] <= Instruction_out[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[19] <= Instruction_out[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[20] <= Instruction_out[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[21] <= Instruction_out[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[22] <= Instruction_out[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[23] <= Instruction_out[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[24] <= Instruction_out[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[25] <= Instruction_out[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[26] <= Instruction_out[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[27] <= Instruction_out[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[28] <= Instruction_out[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[29] <= Instruction_out[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[30] <= Instruction_out[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[31] <= Instruction_out[31].DB_MAX_OUTPUT_PORT_TYPE
Branch_out <= Branch_out.DB_MAX_OUTPUT_PORT_TYPE
Zero_out <= Execute:EXE.Zero
Memwrite_out <= control:CTL.MemWrite
Regwrite_out <= control:CTL.RegWrite
Next_PC_out[0] <= Ifetch:IFE.Next_PC_out[0]
Next_PC_out[1] <= Ifetch:IFE.Next_PC_out[1]
Next_PC_out[2] <= Ifetch:IFE.Next_PC_out[2]
Next_PC_out[3] <= Ifetch:IFE.Next_PC_out[3]
Next_PC_out[4] <= Ifetch:IFE.Next_PC_out[4]
Next_PC_out[5] <= Ifetch:IFE.Next_PC_out[5]
Next_PC_out[6] <= Ifetch:IFE.Next_PC_out[6]
Next_PC_out[7] <= Ifetch:IFE.Next_PC_out[7]
Ainput_out[0] <= Execute:EXE.Ainput_out[0]
Ainput_out[1] <= Execute:EXE.Ainput_out[1]
Ainput_out[2] <= Execute:EXE.Ainput_out[2]
Ainput_out[3] <= Execute:EXE.Ainput_out[3]
Ainput_out[4] <= Execute:EXE.Ainput_out[4]
Ainput_out[5] <= Execute:EXE.Ainput_out[5]
Ainput_out[6] <= Execute:EXE.Ainput_out[6]
Ainput_out[7] <= Execute:EXE.Ainput_out[7]
Ainput_out[8] <= Execute:EXE.Ainput_out[8]
Ainput_out[9] <= Execute:EXE.Ainput_out[9]
Ainput_out[10] <= Execute:EXE.Ainput_out[10]
Ainput_out[11] <= Execute:EXE.Ainput_out[11]
Ainput_out[12] <= Execute:EXE.Ainput_out[12]
Ainput_out[13] <= Execute:EXE.Ainput_out[13]
Ainput_out[14] <= Execute:EXE.Ainput_out[14]
Ainput_out[15] <= Execute:EXE.Ainput_out[15]
Ainput_out[16] <= Execute:EXE.Ainput_out[16]
Ainput_out[17] <= Execute:EXE.Ainput_out[17]
Ainput_out[18] <= Execute:EXE.Ainput_out[18]
Ainput_out[19] <= Execute:EXE.Ainput_out[19]
Ainput_out[20] <= Execute:EXE.Ainput_out[20]
Ainput_out[21] <= Execute:EXE.Ainput_out[21]
Ainput_out[22] <= Execute:EXE.Ainput_out[22]
Ainput_out[23] <= Execute:EXE.Ainput_out[23]
Ainput_out[24] <= Execute:EXE.Ainput_out[24]
Ainput_out[25] <= Execute:EXE.Ainput_out[25]
Ainput_out[26] <= Execute:EXE.Ainput_out[26]
Ainput_out[27] <= Execute:EXE.Ainput_out[27]
Ainput_out[28] <= Execute:EXE.Ainput_out[28]
Ainput_out[29] <= Execute:EXE.Ainput_out[29]
Ainput_out[30] <= Execute:EXE.Ainput_out[30]
Ainput_out[31] <= Execute:EXE.Ainput_out[31]
Binput_out[0] <= Execute:EXE.Binput_out[0]
Binput_out[1] <= Execute:EXE.Binput_out[1]
Binput_out[2] <= Execute:EXE.Binput_out[2]
Binput_out[3] <= Execute:EXE.Binput_out[3]
Binput_out[4] <= Execute:EXE.Binput_out[4]
Binput_out[5] <= Execute:EXE.Binput_out[5]
Binput_out[6] <= Execute:EXE.Binput_out[6]
Binput_out[7] <= Execute:EXE.Binput_out[7]
Binput_out[8] <= Execute:EXE.Binput_out[8]
Binput_out[9] <= Execute:EXE.Binput_out[9]
Binput_out[10] <= Execute:EXE.Binput_out[10]
Binput_out[11] <= Execute:EXE.Binput_out[11]
Binput_out[12] <= Execute:EXE.Binput_out[12]
Binput_out[13] <= Execute:EXE.Binput_out[13]
Binput_out[14] <= Execute:EXE.Binput_out[14]
Binput_out[15] <= Execute:EXE.Binput_out[15]
Binput_out[16] <= Execute:EXE.Binput_out[16]
Binput_out[17] <= Execute:EXE.Binput_out[17]
Binput_out[18] <= Execute:EXE.Binput_out[18]
Binput_out[19] <= Execute:EXE.Binput_out[19]
Binput_out[20] <= Execute:EXE.Binput_out[20]
Binput_out[21] <= Execute:EXE.Binput_out[21]
Binput_out[22] <= Execute:EXE.Binput_out[22]
Binput_out[23] <= Execute:EXE.Binput_out[23]
Binput_out[24] <= Execute:EXE.Binput_out[24]
Binput_out[25] <= Execute:EXE.Binput_out[25]
Binput_out[26] <= Execute:EXE.Binput_out[26]
Binput_out[27] <= Execute:EXE.Binput_out[27]
Binput_out[28] <= Execute:EXE.Binput_out[28]
Binput_out[29] <= Execute:EXE.Binput_out[29]
Binput_out[30] <= Execute:EXE.Binput_out[30]
Binput_out[31] <= Execute:EXE.Binput_out[31]


|MCU|MIPS:cpu|Ifetch:IFE
Instruction[0] <> Instruction[0]
Instruction[1] <> Instruction[1]
Instruction[2] <> Instruction[2]
Instruction[3] <> Instruction[3]
Instruction[4] <> Instruction[4]
Instruction[5] <> Instruction[5]
Instruction[6] <> Instruction[6]
Instruction[7] <> Instruction[7]
Instruction[8] <> Instruction[8]
Instruction[9] <> Instruction[9]
Instruction[10] <> Instruction[10]
Instruction[11] <> Instruction[11]
Instruction[12] <> Instruction[12]
Instruction[13] <> Instruction[13]
Instruction[14] <> Instruction[14]
Instruction[15] <> Instruction[15]
Instruction[16] <> Instruction[16]
Instruction[17] <> Instruction[17]
Instruction[18] <> Instruction[18]
Instruction[19] <> Instruction[19]
Instruction[20] <> Instruction[20]
Instruction[21] <> Instruction[21]
Instruction[22] <> Instruction[22]
Instruction[23] <> Instruction[23]
Instruction[24] <> Instruction[24]
Instruction[25] <> Instruction[25]
Instruction[26] <> Instruction[26]
Instruction[27] <> Instruction[27]
Instruction[28] <> Instruction[28]
Instruction[29] <> Instruction[29]
Instruction[30] <> Instruction[30]
Instruction[31] <> Instruction[31]
PC_plus_4_out[0] <= <GND>
PC_plus_4_out[1] <= <GND>
PC_plus_4_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_result[0] => next_PC.DATAB
Add_result[1] => next_PC.DATAB
Add_result[2] => next_PC.DATAB
Add_result[3] => next_PC.DATAB
Add_result[4] => next_PC.DATAB
Add_result[5] => next_PC.DATAB
Add_result[6] => next_PC.DATAB
Add_result[7] => next_PC.DATAB
BranchNe => next_PC.IN0
BranchEq => next_PC.IN0
Zero => next_PC.IN1
Zero => next_PC.IN1
PC_out[0] <= <GND>
PC_out[1] <= <GND>
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jr => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
Jump => next_PC.OUTPUTSELECT
R_data1[0] => ~NO_FANOUT~
R_data1[1] => ~NO_FANOUT~
R_data1[2] => next_PC.DATAB
R_data1[3] => next_PC.DATAB
R_data1[4] => next_PC.DATAB
R_data1[5] => next_PC.DATAB
R_data1[6] => next_PC.DATAB
R_data1[7] => next_PC.DATAB
R_data1[8] => next_PC.DATAB
R_data1[9] => next_PC.DATAB
R_data1[10] => ~NO_FANOUT~
R_data1[11] => ~NO_FANOUT~
R_data1[12] => ~NO_FANOUT~
R_data1[13] => ~NO_FANOUT~
R_data1[14] => ~NO_FANOUT~
R_data1[15] => ~NO_FANOUT~
R_data1[16] => ~NO_FANOUT~
R_data1[17] => ~NO_FANOUT~
R_data1[18] => ~NO_FANOUT~
R_data1[19] => ~NO_FANOUT~
R_data1[20] => ~NO_FANOUT~
R_data1[21] => ~NO_FANOUT~
R_data1[22] => ~NO_FANOUT~
R_data1[23] => ~NO_FANOUT~
R_data1[24] => ~NO_FANOUT~
R_data1[25] => ~NO_FANOUT~
R_data1[26] => ~NO_FANOUT~
R_data1[27] => ~NO_FANOUT~
R_data1[28] => ~NO_FANOUT~
R_data1[29] => ~NO_FANOUT~
R_data1[30] => ~NO_FANOUT~
R_data1[31] => ~NO_FANOUT~
clock => altsyncram:inst_memory.clock0
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
Next_PC_out[0] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[1] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[2] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[3] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[4] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[5] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[6] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[7] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gde4:auto_generated.address_a[0]
address_a[1] => altsyncram_gde4:auto_generated.address_a[1]
address_a[2] => altsyncram_gde4:auto_generated.address_a[2]
address_a[3] => altsyncram_gde4:auto_generated.address_a[3]
address_a[4] => altsyncram_gde4:auto_generated.address_a[4]
address_a[5] => altsyncram_gde4:auto_generated.address_a[5]
address_a[6] => altsyncram_gde4:auto_generated.address_a[6]
address_a[7] => altsyncram_gde4:auto_generated.address_a[7]
address_a[8] => altsyncram_gde4:auto_generated.address_a[8]
address_a[9] => altsyncram_gde4:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gde4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gde4:auto_generated.q_a[0]
q_a[1] <= altsyncram_gde4:auto_generated.q_a[1]
q_a[2] <= altsyncram_gde4:auto_generated.q_a[2]
q_a[3] <= altsyncram_gde4:auto_generated.q_a[3]
q_a[4] <= altsyncram_gde4:auto_generated.q_a[4]
q_a[5] <= altsyncram_gde4:auto_generated.q_a[5]
q_a[6] <= altsyncram_gde4:auto_generated.q_a[6]
q_a[7] <= altsyncram_gde4:auto_generated.q_a[7]
q_a[8] <= altsyncram_gde4:auto_generated.q_a[8]
q_a[9] <= altsyncram_gde4:auto_generated.q_a[9]
q_a[10] <= altsyncram_gde4:auto_generated.q_a[10]
q_a[11] <= altsyncram_gde4:auto_generated.q_a[11]
q_a[12] <= altsyncram_gde4:auto_generated.q_a[12]
q_a[13] <= altsyncram_gde4:auto_generated.q_a[13]
q_a[14] <= altsyncram_gde4:auto_generated.q_a[14]
q_a[15] <= altsyncram_gde4:auto_generated.q_a[15]
q_a[16] <= altsyncram_gde4:auto_generated.q_a[16]
q_a[17] <= altsyncram_gde4:auto_generated.q_a[17]
q_a[18] <= altsyncram_gde4:auto_generated.q_a[18]
q_a[19] <= altsyncram_gde4:auto_generated.q_a[19]
q_a[20] <= altsyncram_gde4:auto_generated.q_a[20]
q_a[21] <= altsyncram_gde4:auto_generated.q_a[21]
q_a[22] <= altsyncram_gde4:auto_generated.q_a[22]
q_a[23] <= altsyncram_gde4:auto_generated.q_a[23]
q_a[24] <= altsyncram_gde4:auto_generated.q_a[24]
q_a[25] <= altsyncram_gde4:auto_generated.q_a[25]
q_a[26] <= altsyncram_gde4:auto_generated.q_a[26]
q_a[27] <= altsyncram_gde4:auto_generated.q_a[27]
q_a[28] <= altsyncram_gde4:auto_generated.q_a[28]
q_a[29] <= altsyncram_gde4:auto_generated.q_a[29]
q_a[30] <= altsyncram_gde4:auto_generated.q_a[30]
q_a[31] <= altsyncram_gde4:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated
address_a[0] => altsyncram_cnc3:altsyncram1.address_a[0]
address_a[1] => altsyncram_cnc3:altsyncram1.address_a[1]
address_a[2] => altsyncram_cnc3:altsyncram1.address_a[2]
address_a[3] => altsyncram_cnc3:altsyncram1.address_a[3]
address_a[4] => altsyncram_cnc3:altsyncram1.address_a[4]
address_a[5] => altsyncram_cnc3:altsyncram1.address_a[5]
address_a[6] => altsyncram_cnc3:altsyncram1.address_a[6]
address_a[7] => altsyncram_cnc3:altsyncram1.address_a[7]
address_a[8] => altsyncram_cnc3:altsyncram1.address_a[8]
address_a[9] => altsyncram_cnc3:altsyncram1.address_a[9]
clock0 => altsyncram_cnc3:altsyncram1.clock0
q_a[0] <= altsyncram_cnc3:altsyncram1.q_a[0]
q_a[1] <= altsyncram_cnc3:altsyncram1.q_a[1]
q_a[2] <= altsyncram_cnc3:altsyncram1.q_a[2]
q_a[3] <= altsyncram_cnc3:altsyncram1.q_a[3]
q_a[4] <= altsyncram_cnc3:altsyncram1.q_a[4]
q_a[5] <= altsyncram_cnc3:altsyncram1.q_a[5]
q_a[6] <= altsyncram_cnc3:altsyncram1.q_a[6]
q_a[7] <= altsyncram_cnc3:altsyncram1.q_a[7]
q_a[8] <= altsyncram_cnc3:altsyncram1.q_a[8]
q_a[9] <= altsyncram_cnc3:altsyncram1.q_a[9]
q_a[10] <= altsyncram_cnc3:altsyncram1.q_a[10]
q_a[11] <= altsyncram_cnc3:altsyncram1.q_a[11]
q_a[12] <= altsyncram_cnc3:altsyncram1.q_a[12]
q_a[13] <= altsyncram_cnc3:altsyncram1.q_a[13]
q_a[14] <= altsyncram_cnc3:altsyncram1.q_a[14]
q_a[15] <= altsyncram_cnc3:altsyncram1.q_a[15]
q_a[16] <= altsyncram_cnc3:altsyncram1.q_a[16]
q_a[17] <= altsyncram_cnc3:altsyncram1.q_a[17]
q_a[18] <= altsyncram_cnc3:altsyncram1.q_a[18]
q_a[19] <= altsyncram_cnc3:altsyncram1.q_a[19]
q_a[20] <= altsyncram_cnc3:altsyncram1.q_a[20]
q_a[21] <= altsyncram_cnc3:altsyncram1.q_a[21]
q_a[22] <= altsyncram_cnc3:altsyncram1.q_a[22]
q_a[23] <= altsyncram_cnc3:altsyncram1.q_a[23]
q_a[24] <= altsyncram_cnc3:altsyncram1.q_a[24]
q_a[25] <= altsyncram_cnc3:altsyncram1.q_a[25]
q_a[26] <= altsyncram_cnc3:altsyncram1.q_a[26]
q_a[27] <= altsyncram_cnc3:altsyncram1.q_a[27]
q_a[28] <= altsyncram_cnc3:altsyncram1.q_a[28]
q_a[29] <= altsyncram_cnc3:altsyncram1.q_a[29]
q_a[30] <= altsyncram_cnc3:altsyncram1.q_a[30]
q_a[31] <= altsyncram_cnc3:altsyncram1.q_a[31]


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU|MIPS:cpu|Idecode:ID
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] => Sign_extend[0].DATAIN
Instruction[1] => Sign_extend[1].DATAIN
Instruction[2] => Sign_extend[2].DATAIN
Instruction[3] => Sign_extend[3].DATAIN
Instruction[4] => Sign_extend[4].DATAIN
Instruction[5] => Sign_extend[5].DATAIN
Instruction[6] => Sign_extend[6].DATAIN
Instruction[7] => Sign_extend[7].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[11] => write_register_address[0].DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[12] => write_register_address[1].DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[13] => write_register_address[2].DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[14] => write_register_address[3].DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[15] => write_register_address[4].DATAB
Instruction[15] => Sign_extend[31].DATAIN
Instruction[15] => Sign_extend[30].DATAIN
Instruction[15] => Sign_extend[29].DATAIN
Instruction[15] => Sign_extend[28].DATAIN
Instruction[15] => Sign_extend[27].DATAIN
Instruction[15] => Sign_extend[26].DATAIN
Instruction[15] => Sign_extend[25].DATAIN
Instruction[15] => Sign_extend[24].DATAIN
Instruction[15] => Sign_extend[23].DATAIN
Instruction[15] => Sign_extend[22].DATAIN
Instruction[15] => Sign_extend[21].DATAIN
Instruction[15] => Sign_extend[20].DATAIN
Instruction[15] => Sign_extend[19].DATAIN
Instruction[15] => Sign_extend[18].DATAIN
Instruction[15] => Sign_extend[17].DATAIN
Instruction[15] => Sign_extend[16].DATAIN
Instruction[15] => Sign_extend[15].DATAIN
Instruction[16] => Mux32.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux63.IN36
Instruction[16] => write_register_address.DATAA
Instruction[17] => Mux32.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux63.IN35
Instruction[17] => write_register_address.DATAA
Instruction[18] => Mux32.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux63.IN34
Instruction[18] => write_register_address.DATAA
Instruction[19] => Mux32.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux63.IN33
Instruction[19] => write_register_address.DATAA
Instruction[20] => Mux32.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux63.IN32
Instruction[20] => write_register_address.DATAA
Instruction[21] => Mux0.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux31.IN36
Instruction[22] => Mux0.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux31.IN35
Instruction[23] => Mux0.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux31.IN34
Instruction[24] => Mux0.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux31.IN33
Instruction[25] => Mux0.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux31.IN32
Instruction[26] => ~NO_FANOUT~
Instruction[27] => ~NO_FANOUT~
Instruction[28] => ~NO_FANOUT~
Instruction[29] => ~NO_FANOUT~
Instruction[30] => ~NO_FANOUT~
Instruction[31] => ~NO_FANOUT~
read_data[0] => write_data.DATAB
read_data[1] => write_data.DATAB
read_data[2] => write_data.DATAB
read_data[3] => write_data.DATAB
read_data[4] => write_data.DATAB
read_data[5] => write_data.DATAB
read_data[6] => write_data.DATAB
read_data[7] => write_data.DATAB
read_data[8] => write_data.DATAB
read_data[9] => write_data.DATAB
read_data[10] => write_data.DATAB
read_data[11] => write_data.DATAB
read_data[12] => write_data.DATAB
read_data[13] => write_data.DATAB
read_data[14] => write_data.DATAB
read_data[15] => write_data.DATAB
read_data[16] => write_data.DATAB
read_data[17] => write_data.DATAB
read_data[18] => write_data.DATAB
read_data[19] => write_data.DATAB
read_data[20] => write_data.DATAB
read_data[21] => write_data.DATAB
read_data[22] => write_data.DATAB
read_data[23] => write_data.DATAB
read_data[24] => write_data.DATAB
read_data[25] => write_data.DATAB
read_data[26] => write_data.DATAB
read_data[27] => write_data.DATAB
read_data[28] => write_data.DATAB
read_data[29] => write_data.DATAB
read_data[30] => write_data.DATAB
read_data[31] => write_data.DATAB
ALU_result[0] => write_data.DATAA
ALU_result[1] => write_data.DATAA
ALU_result[2] => write_data.DATAA
ALU_result[3] => write_data.DATAA
ALU_result[4] => write_data.DATAA
ALU_result[5] => write_data.DATAA
ALU_result[6] => write_data.DATAA
ALU_result[7] => write_data.DATAA
ALU_result[8] => write_data.DATAA
ALU_result[9] => write_data.DATAA
ALU_result[10] => write_data.DATAA
ALU_result[11] => write_data.DATAA
ALU_result[12] => write_data.DATAA
ALU_result[13] => write_data.DATAA
ALU_result[14] => write_data.DATAA
ALU_result[15] => write_data.DATAA
ALU_result[16] => write_data.DATAA
ALU_result[17] => write_data.DATAA
ALU_result[18] => write_data.DATAA
ALU_result[19] => write_data.DATAA
ALU_result[20] => write_data.DATAA
ALU_result[21] => write_data.DATAA
ALU_result[22] => write_data.DATAA
ALU_result[23] => write_data.DATAA
ALU_result[24] => write_data.DATAA
ALU_result[25] => write_data.DATAA
ALU_result[26] => write_data.DATAA
ALU_result[27] => write_data.DATAA
ALU_result[28] => write_data.DATAA
ALU_result[29] => write_data.DATAA
ALU_result[30] => write_data.DATAA
ALU_result[31] => write_data.DATAA
RegWrite => process_0.IN1
MemtoReg[0] => Equal2.IN3
MemtoReg[0] => Equal3.IN3
MemtoReg[1] => Equal2.IN2
MemtoReg[1] => Equal3.IN2
RegDst[0] => Equal0.IN3
RegDst[0] => Equal1.IN3
RegDst[1] => Equal0.IN2
RegDst[1] => Equal1.IN2
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4[0] => write_data.DATAB
PC_plus_4[1] => write_data.DATAB
PC_plus_4[2] => write_data.DATAB
PC_plus_4[3] => write_data.DATAB
PC_plus_4[4] => write_data.DATAB
PC_plus_4[5] => write_data.DATAB
PC_plus_4[6] => write_data.DATAB
PC_plus_4[7] => write_data.DATAB
PC_plus_4[8] => write_data.DATAB
PC_plus_4[9] => write_data.DATAB
write_data_out[0] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[1] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[2] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[3] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[4] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[5] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[6] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[7] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[8] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[9] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[10] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[11] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[12] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[13] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[14] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[15] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[16] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[17] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[18] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[19] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[20] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[21] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[22] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[23] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[24] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[25] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[26] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[27] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[28] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[29] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[30] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[31] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
clock => register_array[31][0].CLK
clock => register_array[31][1].CLK
clock => register_array[31][2].CLK
clock => register_array[31][3].CLK
clock => register_array[31][4].CLK
clock => register_array[31][5].CLK
clock => register_array[31][6].CLK
clock => register_array[31][7].CLK
clock => register_array[31][8].CLK
clock => register_array[31][9].CLK
clock => register_array[31][10].CLK
clock => register_array[31][11].CLK
clock => register_array[31][12].CLK
clock => register_array[31][13].CLK
clock => register_array[31][14].CLK
clock => register_array[31][15].CLK
clock => register_array[31][16].CLK
clock => register_array[31][17].CLK
clock => register_array[31][18].CLK
clock => register_array[31][19].CLK
clock => register_array[31][20].CLK
clock => register_array[31][21].CLK
clock => register_array[31][22].CLK
clock => register_array[31][23].CLK
clock => register_array[31][24].CLK
clock => register_array[31][25].CLK
clock => register_array[31][26].CLK
clock => register_array[31][27].CLK
clock => register_array[31][28].CLK
clock => register_array[31][29].CLK
clock => register_array[31][30].CLK
clock => register_array[31][31].CLK
clock => register_array[30][0].CLK
clock => register_array[30][1].CLK
clock => register_array[30][2].CLK
clock => register_array[30][3].CLK
clock => register_array[30][4].CLK
clock => register_array[30][5].CLK
clock => register_array[30][6].CLK
clock => register_array[30][7].CLK
clock => register_array[30][8].CLK
clock => register_array[30][9].CLK
clock => register_array[30][10].CLK
clock => register_array[30][11].CLK
clock => register_array[30][12].CLK
clock => register_array[30][13].CLK
clock => register_array[30][14].CLK
clock => register_array[30][15].CLK
clock => register_array[30][16].CLK
clock => register_array[30][17].CLK
clock => register_array[30][18].CLK
clock => register_array[30][19].CLK
clock => register_array[30][20].CLK
clock => register_array[30][21].CLK
clock => register_array[30][22].CLK
clock => register_array[30][23].CLK
clock => register_array[30][24].CLK
clock => register_array[30][25].CLK
clock => register_array[30][26].CLK
clock => register_array[30][27].CLK
clock => register_array[30][28].CLK
clock => register_array[30][29].CLK
clock => register_array[30][30].CLK
clock => register_array[30][31].CLK
clock => register_array[29][0].CLK
clock => register_array[29][1].CLK
clock => register_array[29][2].CLK
clock => register_array[29][3].CLK
clock => register_array[29][4].CLK
clock => register_array[29][5].CLK
clock => register_array[29][6].CLK
clock => register_array[29][7].CLK
clock => register_array[29][8].CLK
clock => register_array[29][9].CLK
clock => register_array[29][10].CLK
clock => register_array[29][11].CLK
clock => register_array[29][12].CLK
clock => register_array[29][13].CLK
clock => register_array[29][14].CLK
clock => register_array[29][15].CLK
clock => register_array[29][16].CLK
clock => register_array[29][17].CLK
clock => register_array[29][18].CLK
clock => register_array[29][19].CLK
clock => register_array[29][20].CLK
clock => register_array[29][21].CLK
clock => register_array[29][22].CLK
clock => register_array[29][23].CLK
clock => register_array[29][24].CLK
clock => register_array[29][25].CLK
clock => register_array[29][26].CLK
clock => register_array[29][27].CLK
clock => register_array[29][28].CLK
clock => register_array[29][29].CLK
clock => register_array[29][30].CLK
clock => register_array[29][31].CLK
clock => register_array[28][0].CLK
clock => register_array[28][1].CLK
clock => register_array[28][2].CLK
clock => register_array[28][3].CLK
clock => register_array[28][4].CLK
clock => register_array[28][5].CLK
clock => register_array[28][6].CLK
clock => register_array[28][7].CLK
clock => register_array[28][8].CLK
clock => register_array[28][9].CLK
clock => register_array[28][10].CLK
clock => register_array[28][11].CLK
clock => register_array[28][12].CLK
clock => register_array[28][13].CLK
clock => register_array[28][14].CLK
clock => register_array[28][15].CLK
clock => register_array[28][16].CLK
clock => register_array[28][17].CLK
clock => register_array[28][18].CLK
clock => register_array[28][19].CLK
clock => register_array[28][20].CLK
clock => register_array[28][21].CLK
clock => register_array[28][22].CLK
clock => register_array[28][23].CLK
clock => register_array[28][24].CLK
clock => register_array[28][25].CLK
clock => register_array[28][26].CLK
clock => register_array[28][27].CLK
clock => register_array[28][28].CLK
clock => register_array[28][29].CLK
clock => register_array[28][30].CLK
clock => register_array[28][31].CLK
clock => register_array[27][0].CLK
clock => register_array[27][1].CLK
clock => register_array[27][2].CLK
clock => register_array[27][3].CLK
clock => register_array[27][4].CLK
clock => register_array[27][5].CLK
clock => register_array[27][6].CLK
clock => register_array[27][7].CLK
clock => register_array[27][8].CLK
clock => register_array[27][9].CLK
clock => register_array[27][10].CLK
clock => register_array[27][11].CLK
clock => register_array[27][12].CLK
clock => register_array[27][13].CLK
clock => register_array[27][14].CLK
clock => register_array[27][15].CLK
clock => register_array[27][16].CLK
clock => register_array[27][17].CLK
clock => register_array[27][18].CLK
clock => register_array[27][19].CLK
clock => register_array[27][20].CLK
clock => register_array[27][21].CLK
clock => register_array[27][22].CLK
clock => register_array[27][23].CLK
clock => register_array[27][24].CLK
clock => register_array[27][25].CLK
clock => register_array[27][26].CLK
clock => register_array[27][27].CLK
clock => register_array[27][28].CLK
clock => register_array[27][29].CLK
clock => register_array[27][30].CLK
clock => register_array[27][31].CLK
clock => register_array[26][0].CLK
clock => register_array[26][1].CLK
clock => register_array[26][2].CLK
clock => register_array[26][3].CLK
clock => register_array[26][4].CLK
clock => register_array[26][5].CLK
clock => register_array[26][6].CLK
clock => register_array[26][7].CLK
clock => register_array[26][8].CLK
clock => register_array[26][9].CLK
clock => register_array[26][10].CLK
clock => register_array[26][11].CLK
clock => register_array[26][12].CLK
clock => register_array[26][13].CLK
clock => register_array[26][14].CLK
clock => register_array[26][15].CLK
clock => register_array[26][16].CLK
clock => register_array[26][17].CLK
clock => register_array[26][18].CLK
clock => register_array[26][19].CLK
clock => register_array[26][20].CLK
clock => register_array[26][21].CLK
clock => register_array[26][22].CLK
clock => register_array[26][23].CLK
clock => register_array[26][24].CLK
clock => register_array[26][25].CLK
clock => register_array[26][26].CLK
clock => register_array[26][27].CLK
clock => register_array[26][28].CLK
clock => register_array[26][29].CLK
clock => register_array[26][30].CLK
clock => register_array[26][31].CLK
clock => register_array[25][0].CLK
clock => register_array[25][1].CLK
clock => register_array[25][2].CLK
clock => register_array[25][3].CLK
clock => register_array[25][4].CLK
clock => register_array[25][5].CLK
clock => register_array[25][6].CLK
clock => register_array[25][7].CLK
clock => register_array[25][8].CLK
clock => register_array[25][9].CLK
clock => register_array[25][10].CLK
clock => register_array[25][11].CLK
clock => register_array[25][12].CLK
clock => register_array[25][13].CLK
clock => register_array[25][14].CLK
clock => register_array[25][15].CLK
clock => register_array[25][16].CLK
clock => register_array[25][17].CLK
clock => register_array[25][18].CLK
clock => register_array[25][19].CLK
clock => register_array[25][20].CLK
clock => register_array[25][21].CLK
clock => register_array[25][22].CLK
clock => register_array[25][23].CLK
clock => register_array[25][24].CLK
clock => register_array[25][25].CLK
clock => register_array[25][26].CLK
clock => register_array[25][27].CLK
clock => register_array[25][28].CLK
clock => register_array[25][29].CLK
clock => register_array[25][30].CLK
clock => register_array[25][31].CLK
clock => register_array[24][0].CLK
clock => register_array[24][1].CLK
clock => register_array[24][2].CLK
clock => register_array[24][3].CLK
clock => register_array[24][4].CLK
clock => register_array[24][5].CLK
clock => register_array[24][6].CLK
clock => register_array[24][7].CLK
clock => register_array[24][8].CLK
clock => register_array[24][9].CLK
clock => register_array[24][10].CLK
clock => register_array[24][11].CLK
clock => register_array[24][12].CLK
clock => register_array[24][13].CLK
clock => register_array[24][14].CLK
clock => register_array[24][15].CLK
clock => register_array[24][16].CLK
clock => register_array[24][17].CLK
clock => register_array[24][18].CLK
clock => register_array[24][19].CLK
clock => register_array[24][20].CLK
clock => register_array[24][21].CLK
clock => register_array[24][22].CLK
clock => register_array[24][23].CLK
clock => register_array[24][24].CLK
clock => register_array[24][25].CLK
clock => register_array[24][26].CLK
clock => register_array[24][27].CLK
clock => register_array[24][28].CLK
clock => register_array[24][29].CLK
clock => register_array[24][30].CLK
clock => register_array[24][31].CLK
clock => register_array[23][0].CLK
clock => register_array[23][1].CLK
clock => register_array[23][2].CLK
clock => register_array[23][3].CLK
clock => register_array[23][4].CLK
clock => register_array[23][5].CLK
clock => register_array[23][6].CLK
clock => register_array[23][7].CLK
clock => register_array[23][8].CLK
clock => register_array[23][9].CLK
clock => register_array[23][10].CLK
clock => register_array[23][11].CLK
clock => register_array[23][12].CLK
clock => register_array[23][13].CLK
clock => register_array[23][14].CLK
clock => register_array[23][15].CLK
clock => register_array[23][16].CLK
clock => register_array[23][17].CLK
clock => register_array[23][18].CLK
clock => register_array[23][19].CLK
clock => register_array[23][20].CLK
clock => register_array[23][21].CLK
clock => register_array[23][22].CLK
clock => register_array[23][23].CLK
clock => register_array[23][24].CLK
clock => register_array[23][25].CLK
clock => register_array[23][26].CLK
clock => register_array[23][27].CLK
clock => register_array[23][28].CLK
clock => register_array[23][29].CLK
clock => register_array[23][30].CLK
clock => register_array[23][31].CLK
clock => register_array[22][0].CLK
clock => register_array[22][1].CLK
clock => register_array[22][2].CLK
clock => register_array[22][3].CLK
clock => register_array[22][4].CLK
clock => register_array[22][5].CLK
clock => register_array[22][6].CLK
clock => register_array[22][7].CLK
clock => register_array[22][8].CLK
clock => register_array[22][9].CLK
clock => register_array[22][10].CLK
clock => register_array[22][11].CLK
clock => register_array[22][12].CLK
clock => register_array[22][13].CLK
clock => register_array[22][14].CLK
clock => register_array[22][15].CLK
clock => register_array[22][16].CLK
clock => register_array[22][17].CLK
clock => register_array[22][18].CLK
clock => register_array[22][19].CLK
clock => register_array[22][20].CLK
clock => register_array[22][21].CLK
clock => register_array[22][22].CLK
clock => register_array[22][23].CLK
clock => register_array[22][24].CLK
clock => register_array[22][25].CLK
clock => register_array[22][26].CLK
clock => register_array[22][27].CLK
clock => register_array[22][28].CLK
clock => register_array[22][29].CLK
clock => register_array[22][30].CLK
clock => register_array[22][31].CLK
clock => register_array[21][0].CLK
clock => register_array[21][1].CLK
clock => register_array[21][2].CLK
clock => register_array[21][3].CLK
clock => register_array[21][4].CLK
clock => register_array[21][5].CLK
clock => register_array[21][6].CLK
clock => register_array[21][7].CLK
clock => register_array[21][8].CLK
clock => register_array[21][9].CLK
clock => register_array[21][10].CLK
clock => register_array[21][11].CLK
clock => register_array[21][12].CLK
clock => register_array[21][13].CLK
clock => register_array[21][14].CLK
clock => register_array[21][15].CLK
clock => register_array[21][16].CLK
clock => register_array[21][17].CLK
clock => register_array[21][18].CLK
clock => register_array[21][19].CLK
clock => register_array[21][20].CLK
clock => register_array[21][21].CLK
clock => register_array[21][22].CLK
clock => register_array[21][23].CLK
clock => register_array[21][24].CLK
clock => register_array[21][25].CLK
clock => register_array[21][26].CLK
clock => register_array[21][27].CLK
clock => register_array[21][28].CLK
clock => register_array[21][29].CLK
clock => register_array[21][30].CLK
clock => register_array[21][31].CLK
clock => register_array[20][0].CLK
clock => register_array[20][1].CLK
clock => register_array[20][2].CLK
clock => register_array[20][3].CLK
clock => register_array[20][4].CLK
clock => register_array[20][5].CLK
clock => register_array[20][6].CLK
clock => register_array[20][7].CLK
clock => register_array[20][8].CLK
clock => register_array[20][9].CLK
clock => register_array[20][10].CLK
clock => register_array[20][11].CLK
clock => register_array[20][12].CLK
clock => register_array[20][13].CLK
clock => register_array[20][14].CLK
clock => register_array[20][15].CLK
clock => register_array[20][16].CLK
clock => register_array[20][17].CLK
clock => register_array[20][18].CLK
clock => register_array[20][19].CLK
clock => register_array[20][20].CLK
clock => register_array[20][21].CLK
clock => register_array[20][22].CLK
clock => register_array[20][23].CLK
clock => register_array[20][24].CLK
clock => register_array[20][25].CLK
clock => register_array[20][26].CLK
clock => register_array[20][27].CLK
clock => register_array[20][28].CLK
clock => register_array[20][29].CLK
clock => register_array[20][30].CLK
clock => register_array[20][31].CLK
clock => register_array[19][0].CLK
clock => register_array[19][1].CLK
clock => register_array[19][2].CLK
clock => register_array[19][3].CLK
clock => register_array[19][4].CLK
clock => register_array[19][5].CLK
clock => register_array[19][6].CLK
clock => register_array[19][7].CLK
clock => register_array[19][8].CLK
clock => register_array[19][9].CLK
clock => register_array[19][10].CLK
clock => register_array[19][11].CLK
clock => register_array[19][12].CLK
clock => register_array[19][13].CLK
clock => register_array[19][14].CLK
clock => register_array[19][15].CLK
clock => register_array[19][16].CLK
clock => register_array[19][17].CLK
clock => register_array[19][18].CLK
clock => register_array[19][19].CLK
clock => register_array[19][20].CLK
clock => register_array[19][21].CLK
clock => register_array[19][22].CLK
clock => register_array[19][23].CLK
clock => register_array[19][24].CLK
clock => register_array[19][25].CLK
clock => register_array[19][26].CLK
clock => register_array[19][27].CLK
clock => register_array[19][28].CLK
clock => register_array[19][29].CLK
clock => register_array[19][30].CLK
clock => register_array[19][31].CLK
clock => register_array[18][0].CLK
clock => register_array[18][1].CLK
clock => register_array[18][2].CLK
clock => register_array[18][3].CLK
clock => register_array[18][4].CLK
clock => register_array[18][5].CLK
clock => register_array[18][6].CLK
clock => register_array[18][7].CLK
clock => register_array[18][8].CLK
clock => register_array[18][9].CLK
clock => register_array[18][10].CLK
clock => register_array[18][11].CLK
clock => register_array[18][12].CLK
clock => register_array[18][13].CLK
clock => register_array[18][14].CLK
clock => register_array[18][15].CLK
clock => register_array[18][16].CLK
clock => register_array[18][17].CLK
clock => register_array[18][18].CLK
clock => register_array[18][19].CLK
clock => register_array[18][20].CLK
clock => register_array[18][21].CLK
clock => register_array[18][22].CLK
clock => register_array[18][23].CLK
clock => register_array[18][24].CLK
clock => register_array[18][25].CLK
clock => register_array[18][26].CLK
clock => register_array[18][27].CLK
clock => register_array[18][28].CLK
clock => register_array[18][29].CLK
clock => register_array[18][30].CLK
clock => register_array[18][31].CLK
clock => register_array[17][0].CLK
clock => register_array[17][1].CLK
clock => register_array[17][2].CLK
clock => register_array[17][3].CLK
clock => register_array[17][4].CLK
clock => register_array[17][5].CLK
clock => register_array[17][6].CLK
clock => register_array[17][7].CLK
clock => register_array[17][8].CLK
clock => register_array[17][9].CLK
clock => register_array[17][10].CLK
clock => register_array[17][11].CLK
clock => register_array[17][12].CLK
clock => register_array[17][13].CLK
clock => register_array[17][14].CLK
clock => register_array[17][15].CLK
clock => register_array[17][16].CLK
clock => register_array[17][17].CLK
clock => register_array[17][18].CLK
clock => register_array[17][19].CLK
clock => register_array[17][20].CLK
clock => register_array[17][21].CLK
clock => register_array[17][22].CLK
clock => register_array[17][23].CLK
clock => register_array[17][24].CLK
clock => register_array[17][25].CLK
clock => register_array[17][26].CLK
clock => register_array[17][27].CLK
clock => register_array[17][28].CLK
clock => register_array[17][29].CLK
clock => register_array[17][30].CLK
clock => register_array[17][31].CLK
clock => register_array[16][0].CLK
clock => register_array[16][1].CLK
clock => register_array[16][2].CLK
clock => register_array[16][3].CLK
clock => register_array[16][4].CLK
clock => register_array[16][5].CLK
clock => register_array[16][6].CLK
clock => register_array[16][7].CLK
clock => register_array[16][8].CLK
clock => register_array[16][9].CLK
clock => register_array[16][10].CLK
clock => register_array[16][11].CLK
clock => register_array[16][12].CLK
clock => register_array[16][13].CLK
clock => register_array[16][14].CLK
clock => register_array[16][15].CLK
clock => register_array[16][16].CLK
clock => register_array[16][17].CLK
clock => register_array[16][18].CLK
clock => register_array[16][19].CLK
clock => register_array[16][20].CLK
clock => register_array[16][21].CLK
clock => register_array[16][22].CLK
clock => register_array[16][23].CLK
clock => register_array[16][24].CLK
clock => register_array[16][25].CLK
clock => register_array[16][26].CLK
clock => register_array[16][27].CLK
clock => register_array[16][28].CLK
clock => register_array[16][29].CLK
clock => register_array[16][30].CLK
clock => register_array[16][31].CLK
clock => register_array[15][0].CLK
clock => register_array[15][1].CLK
clock => register_array[15][2].CLK
clock => register_array[15][3].CLK
clock => register_array[15][4].CLK
clock => register_array[15][5].CLK
clock => register_array[15][6].CLK
clock => register_array[15][7].CLK
clock => register_array[15][8].CLK
clock => register_array[15][9].CLK
clock => register_array[15][10].CLK
clock => register_array[15][11].CLK
clock => register_array[15][12].CLK
clock => register_array[15][13].CLK
clock => register_array[15][14].CLK
clock => register_array[15][15].CLK
clock => register_array[15][16].CLK
clock => register_array[15][17].CLK
clock => register_array[15][18].CLK
clock => register_array[15][19].CLK
clock => register_array[15][20].CLK
clock => register_array[15][21].CLK
clock => register_array[15][22].CLK
clock => register_array[15][23].CLK
clock => register_array[15][24].CLK
clock => register_array[15][25].CLK
clock => register_array[15][26].CLK
clock => register_array[15][27].CLK
clock => register_array[15][28].CLK
clock => register_array[15][29].CLK
clock => register_array[15][30].CLK
clock => register_array[15][31].CLK
clock => register_array[14][0].CLK
clock => register_array[14][1].CLK
clock => register_array[14][2].CLK
clock => register_array[14][3].CLK
clock => register_array[14][4].CLK
clock => register_array[14][5].CLK
clock => register_array[14][6].CLK
clock => register_array[14][7].CLK
clock => register_array[14][8].CLK
clock => register_array[14][9].CLK
clock => register_array[14][10].CLK
clock => register_array[14][11].CLK
clock => register_array[14][12].CLK
clock => register_array[14][13].CLK
clock => register_array[14][14].CLK
clock => register_array[14][15].CLK
clock => register_array[14][16].CLK
clock => register_array[14][17].CLK
clock => register_array[14][18].CLK
clock => register_array[14][19].CLK
clock => register_array[14][20].CLK
clock => register_array[14][21].CLK
clock => register_array[14][22].CLK
clock => register_array[14][23].CLK
clock => register_array[14][24].CLK
clock => register_array[14][25].CLK
clock => register_array[14][26].CLK
clock => register_array[14][27].CLK
clock => register_array[14][28].CLK
clock => register_array[14][29].CLK
clock => register_array[14][30].CLK
clock => register_array[14][31].CLK
clock => register_array[13][0].CLK
clock => register_array[13][1].CLK
clock => register_array[13][2].CLK
clock => register_array[13][3].CLK
clock => register_array[13][4].CLK
clock => register_array[13][5].CLK
clock => register_array[13][6].CLK
clock => register_array[13][7].CLK
clock => register_array[13][8].CLK
clock => register_array[13][9].CLK
clock => register_array[13][10].CLK
clock => register_array[13][11].CLK
clock => register_array[13][12].CLK
clock => register_array[13][13].CLK
clock => register_array[13][14].CLK
clock => register_array[13][15].CLK
clock => register_array[13][16].CLK
clock => register_array[13][17].CLK
clock => register_array[13][18].CLK
clock => register_array[13][19].CLK
clock => register_array[13][20].CLK
clock => register_array[13][21].CLK
clock => register_array[13][22].CLK
clock => register_array[13][23].CLK
clock => register_array[13][24].CLK
clock => register_array[13][25].CLK
clock => register_array[13][26].CLK
clock => register_array[13][27].CLK
clock => register_array[13][28].CLK
clock => register_array[13][29].CLK
clock => register_array[13][30].CLK
clock => register_array[13][31].CLK
clock => register_array[12][0].CLK
clock => register_array[12][1].CLK
clock => register_array[12][2].CLK
clock => register_array[12][3].CLK
clock => register_array[12][4].CLK
clock => register_array[12][5].CLK
clock => register_array[12][6].CLK
clock => register_array[12][7].CLK
clock => register_array[12][8].CLK
clock => register_array[12][9].CLK
clock => register_array[12][10].CLK
clock => register_array[12][11].CLK
clock => register_array[12][12].CLK
clock => register_array[12][13].CLK
clock => register_array[12][14].CLK
clock => register_array[12][15].CLK
clock => register_array[12][16].CLK
clock => register_array[12][17].CLK
clock => register_array[12][18].CLK
clock => register_array[12][19].CLK
clock => register_array[12][20].CLK
clock => register_array[12][21].CLK
clock => register_array[12][22].CLK
clock => register_array[12][23].CLK
clock => register_array[12][24].CLK
clock => register_array[12][25].CLK
clock => register_array[12][26].CLK
clock => register_array[12][27].CLK
clock => register_array[12][28].CLK
clock => register_array[12][29].CLK
clock => register_array[12][30].CLK
clock => register_array[12][31].CLK
clock => register_array[11][0].CLK
clock => register_array[11][1].CLK
clock => register_array[11][2].CLK
clock => register_array[11][3].CLK
clock => register_array[11][4].CLK
clock => register_array[11][5].CLK
clock => register_array[11][6].CLK
clock => register_array[11][7].CLK
clock => register_array[11][8].CLK
clock => register_array[11][9].CLK
clock => register_array[11][10].CLK
clock => register_array[11][11].CLK
clock => register_array[11][12].CLK
clock => register_array[11][13].CLK
clock => register_array[11][14].CLK
clock => register_array[11][15].CLK
clock => register_array[11][16].CLK
clock => register_array[11][17].CLK
clock => register_array[11][18].CLK
clock => register_array[11][19].CLK
clock => register_array[11][20].CLK
clock => register_array[11][21].CLK
clock => register_array[11][22].CLK
clock => register_array[11][23].CLK
clock => register_array[11][24].CLK
clock => register_array[11][25].CLK
clock => register_array[11][26].CLK
clock => register_array[11][27].CLK
clock => register_array[11][28].CLK
clock => register_array[11][29].CLK
clock => register_array[11][30].CLK
clock => register_array[11][31].CLK
clock => register_array[10][0].CLK
clock => register_array[10][1].CLK
clock => register_array[10][2].CLK
clock => register_array[10][3].CLK
clock => register_array[10][4].CLK
clock => register_array[10][5].CLK
clock => register_array[10][6].CLK
clock => register_array[10][7].CLK
clock => register_array[10][8].CLK
clock => register_array[10][9].CLK
clock => register_array[10][10].CLK
clock => register_array[10][11].CLK
clock => register_array[10][12].CLK
clock => register_array[10][13].CLK
clock => register_array[10][14].CLK
clock => register_array[10][15].CLK
clock => register_array[10][16].CLK
clock => register_array[10][17].CLK
clock => register_array[10][18].CLK
clock => register_array[10][19].CLK
clock => register_array[10][20].CLK
clock => register_array[10][21].CLK
clock => register_array[10][22].CLK
clock => register_array[10][23].CLK
clock => register_array[10][24].CLK
clock => register_array[10][25].CLK
clock => register_array[10][26].CLK
clock => register_array[10][27].CLK
clock => register_array[10][28].CLK
clock => register_array[10][29].CLK
clock => register_array[10][30].CLK
clock => register_array[10][31].CLK
clock => register_array[9][0].CLK
clock => register_array[9][1].CLK
clock => register_array[9][2].CLK
clock => register_array[9][3].CLK
clock => register_array[9][4].CLK
clock => register_array[9][5].CLK
clock => register_array[9][6].CLK
clock => register_array[9][7].CLK
clock => register_array[9][8].CLK
clock => register_array[9][9].CLK
clock => register_array[9][10].CLK
clock => register_array[9][11].CLK
clock => register_array[9][12].CLK
clock => register_array[9][13].CLK
clock => register_array[9][14].CLK
clock => register_array[9][15].CLK
clock => register_array[9][16].CLK
clock => register_array[9][17].CLK
clock => register_array[9][18].CLK
clock => register_array[9][19].CLK
clock => register_array[9][20].CLK
clock => register_array[9][21].CLK
clock => register_array[9][22].CLK
clock => register_array[9][23].CLK
clock => register_array[9][24].CLK
clock => register_array[9][25].CLK
clock => register_array[9][26].CLK
clock => register_array[9][27].CLK
clock => register_array[9][28].CLK
clock => register_array[9][29].CLK
clock => register_array[9][30].CLK
clock => register_array[9][31].CLK
clock => register_array[8][0].CLK
clock => register_array[8][1].CLK
clock => register_array[8][2].CLK
clock => register_array[8][3].CLK
clock => register_array[8][4].CLK
clock => register_array[8][5].CLK
clock => register_array[8][6].CLK
clock => register_array[8][7].CLK
clock => register_array[8][8].CLK
clock => register_array[8][9].CLK
clock => register_array[8][10].CLK
clock => register_array[8][11].CLK
clock => register_array[8][12].CLK
clock => register_array[8][13].CLK
clock => register_array[8][14].CLK
clock => register_array[8][15].CLK
clock => register_array[8][16].CLK
clock => register_array[8][17].CLK
clock => register_array[8][18].CLK
clock => register_array[8][19].CLK
clock => register_array[8][20].CLK
clock => register_array[8][21].CLK
clock => register_array[8][22].CLK
clock => register_array[8][23].CLK
clock => register_array[8][24].CLK
clock => register_array[8][25].CLK
clock => register_array[8][26].CLK
clock => register_array[8][27].CLK
clock => register_array[8][28].CLK
clock => register_array[8][29].CLK
clock => register_array[8][30].CLK
clock => register_array[8][31].CLK
clock => register_array[7][0].CLK
clock => register_array[7][1].CLK
clock => register_array[7][2].CLK
clock => register_array[7][3].CLK
clock => register_array[7][4].CLK
clock => register_array[7][5].CLK
clock => register_array[7][6].CLK
clock => register_array[7][7].CLK
clock => register_array[7][8].CLK
clock => register_array[7][9].CLK
clock => register_array[7][10].CLK
clock => register_array[7][11].CLK
clock => register_array[7][12].CLK
clock => register_array[7][13].CLK
clock => register_array[7][14].CLK
clock => register_array[7][15].CLK
clock => register_array[7][16].CLK
clock => register_array[7][17].CLK
clock => register_array[7][18].CLK
clock => register_array[7][19].CLK
clock => register_array[7][20].CLK
clock => register_array[7][21].CLK
clock => register_array[7][22].CLK
clock => register_array[7][23].CLK
clock => register_array[7][24].CLK
clock => register_array[7][25].CLK
clock => register_array[7][26].CLK
clock => register_array[7][27].CLK
clock => register_array[7][28].CLK
clock => register_array[7][29].CLK
clock => register_array[7][30].CLK
clock => register_array[7][31].CLK
clock => register_array[6][0].CLK
clock => register_array[6][1].CLK
clock => register_array[6][2].CLK
clock => register_array[6][3].CLK
clock => register_array[6][4].CLK
clock => register_array[6][5].CLK
clock => register_array[6][6].CLK
clock => register_array[6][7].CLK
clock => register_array[6][8].CLK
clock => register_array[6][9].CLK
clock => register_array[6][10].CLK
clock => register_array[6][11].CLK
clock => register_array[6][12].CLK
clock => register_array[6][13].CLK
clock => register_array[6][14].CLK
clock => register_array[6][15].CLK
clock => register_array[6][16].CLK
clock => register_array[6][17].CLK
clock => register_array[6][18].CLK
clock => register_array[6][19].CLK
clock => register_array[6][20].CLK
clock => register_array[6][21].CLK
clock => register_array[6][22].CLK
clock => register_array[6][23].CLK
clock => register_array[6][24].CLK
clock => register_array[6][25].CLK
clock => register_array[6][26].CLK
clock => register_array[6][27].CLK
clock => register_array[6][28].CLK
clock => register_array[6][29].CLK
clock => register_array[6][30].CLK
clock => register_array[6][31].CLK
clock => register_array[5][0].CLK
clock => register_array[5][1].CLK
clock => register_array[5][2].CLK
clock => register_array[5][3].CLK
clock => register_array[5][4].CLK
clock => register_array[5][5].CLK
clock => register_array[5][6].CLK
clock => register_array[5][7].CLK
clock => register_array[5][8].CLK
clock => register_array[5][9].CLK
clock => register_array[5][10].CLK
clock => register_array[5][11].CLK
clock => register_array[5][12].CLK
clock => register_array[5][13].CLK
clock => register_array[5][14].CLK
clock => register_array[5][15].CLK
clock => register_array[5][16].CLK
clock => register_array[5][17].CLK
clock => register_array[5][18].CLK
clock => register_array[5][19].CLK
clock => register_array[5][20].CLK
clock => register_array[5][21].CLK
clock => register_array[5][22].CLK
clock => register_array[5][23].CLK
clock => register_array[5][24].CLK
clock => register_array[5][25].CLK
clock => register_array[5][26].CLK
clock => register_array[5][27].CLK
clock => register_array[5][28].CLK
clock => register_array[5][29].CLK
clock => register_array[5][30].CLK
clock => register_array[5][31].CLK
clock => register_array[4][0].CLK
clock => register_array[4][1].CLK
clock => register_array[4][2].CLK
clock => register_array[4][3].CLK
clock => register_array[4][4].CLK
clock => register_array[4][5].CLK
clock => register_array[4][6].CLK
clock => register_array[4][7].CLK
clock => register_array[4][8].CLK
clock => register_array[4][9].CLK
clock => register_array[4][10].CLK
clock => register_array[4][11].CLK
clock => register_array[4][12].CLK
clock => register_array[4][13].CLK
clock => register_array[4][14].CLK
clock => register_array[4][15].CLK
clock => register_array[4][16].CLK
clock => register_array[4][17].CLK
clock => register_array[4][18].CLK
clock => register_array[4][19].CLK
clock => register_array[4][20].CLK
clock => register_array[4][21].CLK
clock => register_array[4][22].CLK
clock => register_array[4][23].CLK
clock => register_array[4][24].CLK
clock => register_array[4][25].CLK
clock => register_array[4][26].CLK
clock => register_array[4][27].CLK
clock => register_array[4][28].CLK
clock => register_array[4][29].CLK
clock => register_array[4][30].CLK
clock => register_array[4][31].CLK
clock => register_array[3][0].CLK
clock => register_array[3][1].CLK
clock => register_array[3][2].CLK
clock => register_array[3][3].CLK
clock => register_array[3][4].CLK
clock => register_array[3][5].CLK
clock => register_array[3][6].CLK
clock => register_array[3][7].CLK
clock => register_array[3][8].CLK
clock => register_array[3][9].CLK
clock => register_array[3][10].CLK
clock => register_array[3][11].CLK
clock => register_array[3][12].CLK
clock => register_array[3][13].CLK
clock => register_array[3][14].CLK
clock => register_array[3][15].CLK
clock => register_array[3][16].CLK
clock => register_array[3][17].CLK
clock => register_array[3][18].CLK
clock => register_array[3][19].CLK
clock => register_array[3][20].CLK
clock => register_array[3][21].CLK
clock => register_array[3][22].CLK
clock => register_array[3][23].CLK
clock => register_array[3][24].CLK
clock => register_array[3][25].CLK
clock => register_array[3][26].CLK
clock => register_array[3][27].CLK
clock => register_array[3][28].CLK
clock => register_array[3][29].CLK
clock => register_array[3][30].CLK
clock => register_array[3][31].CLK
clock => register_array[2][0].CLK
clock => register_array[2][1].CLK
clock => register_array[2][2].CLK
clock => register_array[2][3].CLK
clock => register_array[2][4].CLK
clock => register_array[2][5].CLK
clock => register_array[2][6].CLK
clock => register_array[2][7].CLK
clock => register_array[2][8].CLK
clock => register_array[2][9].CLK
clock => register_array[2][10].CLK
clock => register_array[2][11].CLK
clock => register_array[2][12].CLK
clock => register_array[2][13].CLK
clock => register_array[2][14].CLK
clock => register_array[2][15].CLK
clock => register_array[2][16].CLK
clock => register_array[2][17].CLK
clock => register_array[2][18].CLK
clock => register_array[2][19].CLK
clock => register_array[2][20].CLK
clock => register_array[2][21].CLK
clock => register_array[2][22].CLK
clock => register_array[2][23].CLK
clock => register_array[2][24].CLK
clock => register_array[2][25].CLK
clock => register_array[2][26].CLK
clock => register_array[2][27].CLK
clock => register_array[2][28].CLK
clock => register_array[2][29].CLK
clock => register_array[2][30].CLK
clock => register_array[2][31].CLK
clock => register_array[1][0].CLK
clock => register_array[1][1].CLK
clock => register_array[1][2].CLK
clock => register_array[1][3].CLK
clock => register_array[1][4].CLK
clock => register_array[1][5].CLK
clock => register_array[1][6].CLK
clock => register_array[1][7].CLK
clock => register_array[1][8].CLK
clock => register_array[1][9].CLK
clock => register_array[1][10].CLK
clock => register_array[1][11].CLK
clock => register_array[1][12].CLK
clock => register_array[1][13].CLK
clock => register_array[1][14].CLK
clock => register_array[1][15].CLK
clock => register_array[1][16].CLK
clock => register_array[1][17].CLK
clock => register_array[1][18].CLK
clock => register_array[1][19].CLK
clock => register_array[1][20].CLK
clock => register_array[1][21].CLK
clock => register_array[1][22].CLK
clock => register_array[1][23].CLK
clock => register_array[1][24].CLK
clock => register_array[1][25].CLK
clock => register_array[1][26].CLK
clock => register_array[1][27].CLK
clock => register_array[1][28].CLK
clock => register_array[1][29].CLK
clock => register_array[1][30].CLK
clock => register_array[1][31].CLK
clock => register_array[0][0].CLK
clock => register_array[0][1].CLK
clock => register_array[0][2].CLK
clock => register_array[0][3].CLK
clock => register_array[0][4].CLK
clock => register_array[0][5].CLK
clock => register_array[0][6].CLK
clock => register_array[0][7].CLK
clock => register_array[0][8].CLK
clock => register_array[0][9].CLK
clock => register_array[0][10].CLK
clock => register_array[0][11].CLK
clock => register_array[0][12].CLK
clock => register_array[0][13].CLK
clock => register_array[0][14].CLK
clock => register_array[0][15].CLK
clock => register_array[0][16].CLK
clock => register_array[0][17].CLK
clock => register_array[0][18].CLK
clock => register_array[0][19].CLK
clock => register_array[0][20].CLK
clock => register_array[0][21].CLK
clock => register_array[0][22].CLK
clock => register_array[0][23].CLK
clock => register_array[0][24].CLK
clock => register_array[0][25].CLK
clock => register_array[0][26].CLK
clock => register_array[0][27].CLK
clock => register_array[0][28].CLK
clock => register_array[0][29].CLK
clock => register_array[0][30].CLK
clock => register_array[0][31].CLK
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT


|MCU|MIPS:cpu|control:CTL
Opcode[0] => Equal0.IN5
Opcode[0] => Equal1.IN2
Opcode[0] => Equal2.IN5
Opcode[0] => Equal3.IN5
Opcode[0] => Equal4.IN4
Opcode[0] => Equal5.IN5
Opcode[0] => Equal6.IN4
Opcode[0] => Equal7.IN3
Opcode[0] => Equal8.IN3
Opcode[0] => Equal9.IN5
Opcode[0] => Equal10.IN2
Opcode[0] => Equal11.IN5
Opcode[0] => Equal12.IN5
Opcode[0] => Equal13.IN4
Opcode[1] => Equal0.IN4
Opcode[1] => Equal1.IN1
Opcode[1] => Equal2.IN4
Opcode[1] => Equal3.IN4
Opcode[1] => Equal4.IN3
Opcode[1] => Equal5.IN3
Opcode[1] => Equal6.IN3
Opcode[1] => Equal7.IN2
Opcode[1] => Equal8.IN5
Opcode[1] => Equal9.IN2
Opcode[1] => Equal10.IN5
Opcode[1] => Equal11.IN4
Opcode[1] => Equal12.IN4
Opcode[1] => Equal13.IN5
Opcode[2] => Equal0.IN3
Opcode[2] => Equal1.IN5
Opcode[2] => Equal2.IN2
Opcode[2] => Equal3.IN1
Opcode[2] => Equal4.IN5
Opcode[2] => Equal5.IN4
Opcode[2] => Equal6.IN2
Opcode[2] => Equal7.IN5
Opcode[2] => Equal8.IN2
Opcode[2] => Equal9.IN4
Opcode[2] => Equal10.IN4
Opcode[2] => Equal11.IN3
Opcode[2] => Equal12.IN3
Opcode[2] => Equal13.IN3
Opcode[3] => Equal0.IN2
Opcode[3] => Equal1.IN4
Opcode[3] => Equal2.IN1
Opcode[3] => Equal3.IN3
Opcode[3] => Equal4.IN2
Opcode[3] => Equal5.IN2
Opcode[3] => Equal6.IN5
Opcode[3] => Equal7.IN4
Opcode[3] => Equal8.IN4
Opcode[3] => Equal9.IN3
Opcode[3] => Equal10.IN3
Opcode[3] => Equal11.IN2
Opcode[3] => Equal12.IN2
Opcode[3] => Equal13.IN2
Opcode[4] => Equal0.IN1
Opcode[4] => Equal1.IN3
Opcode[4] => Equal2.IN0
Opcode[4] => Equal3.IN0
Opcode[4] => Equal4.IN1
Opcode[4] => Equal5.IN1
Opcode[4] => Equal6.IN1
Opcode[4] => Equal7.IN1
Opcode[4] => Equal8.IN1
Opcode[4] => Equal9.IN1
Opcode[4] => Equal10.IN1
Opcode[4] => Equal11.IN1
Opcode[4] => Equal12.IN1
Opcode[4] => Equal13.IN1
Opcode[5] => Equal0.IN0
Opcode[5] => Equal1.IN0
Opcode[5] => Equal2.IN3
Opcode[5] => Equal3.IN2
Opcode[5] => Equal4.IN0
Opcode[5] => Equal5.IN0
Opcode[5] => Equal6.IN0
Opcode[5] => Equal7.IN0
Opcode[5] => Equal8.IN0
Opcode[5] => Equal9.IN0
Opcode[5] => Equal10.IN0
Opcode[5] => Equal11.IN0
Opcode[5] => Equal12.IN0
Opcode[5] => Equal13.IN0
Funct[0] => Equal14.IN4
Funct[0] => Equal15.IN5
Funct[0] => Equal16.IN4
Funct[1] => Equal14.IN3
Funct[1] => Equal15.IN4
Funct[1] => Equal16.IN5
Funct[2] => Equal14.IN2
Funct[2] => Equal15.IN3
Funct[2] => Equal16.IN3
Funct[3] => Equal14.IN5
Funct[3] => Equal15.IN2
Funct[3] => Equal16.IN2
Funct[4] => Equal14.IN1
Funct[4] => Equal15.IN1
Funct[4] => Equal16.IN1
Funct[5] => Equal14.IN0
Funct[5] => Equal15.IN0
Funct[5] => Equal16.IN0
RegDst[0] <= R_format.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[1] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
BranchEq <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
BranchNe <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump.DB_MAX_OUTPUT_PORT_TYPE
Jr <= Jump.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MCU|MIPS:cpu|Execute:EXE
Read_data_1[0] => Ainput.DATAA
Read_data_1[1] => Ainput.DATAA
Read_data_1[2] => Ainput.DATAA
Read_data_1[3] => Ainput.DATAA
Read_data_1[4] => Ainput.DATAA
Read_data_1[5] => Ainput.DATAA
Read_data_1[6] => Ainput.DATAA
Read_data_1[7] => Ainput.DATAA
Read_data_1[8] => Ainput.DATAA
Read_data_1[9] => Ainput.DATAA
Read_data_1[10] => Ainput.DATAA
Read_data_1[11] => Ainput.DATAA
Read_data_1[12] => Ainput.DATAA
Read_data_1[13] => Ainput.DATAA
Read_data_1[14] => Ainput.DATAA
Read_data_1[15] => Ainput.DATAA
Read_data_1[16] => Ainput.DATAA
Read_data_1[17] => Ainput.DATAA
Read_data_1[18] => Ainput.DATAA
Read_data_1[19] => Ainput.DATAA
Read_data_1[20] => Ainput.DATAA
Read_data_1[21] => Ainput.DATAA
Read_data_1[22] => Ainput.DATAA
Read_data_1[23] => Ainput.DATAA
Read_data_1[24] => Ainput.DATAA
Read_data_1[25] => Ainput.DATAA
Read_data_1[26] => Ainput.DATAA
Read_data_1[27] => Ainput.DATAA
Read_data_1[28] => Ainput.DATAA
Read_data_1[29] => Ainput.DATAA
Read_data_1[30] => Ainput.DATAA
Read_data_1[31] => Ainput.DATAA
Read_data_2[0] => Ainput.DATAB
Read_data_2[0] => Binput.DATAB
Read_data_2[1] => Ainput.DATAB
Read_data_2[1] => Binput.DATAB
Read_data_2[2] => Ainput.DATAB
Read_data_2[2] => Binput.DATAB
Read_data_2[3] => Ainput.DATAB
Read_data_2[3] => Binput.DATAB
Read_data_2[4] => Ainput.DATAB
Read_data_2[4] => Binput.DATAB
Read_data_2[5] => Ainput.DATAB
Read_data_2[5] => Binput.DATAB
Read_data_2[6] => Ainput.DATAB
Read_data_2[6] => Binput.DATAB
Read_data_2[7] => Ainput.DATAB
Read_data_2[7] => Binput.DATAB
Read_data_2[8] => Ainput.DATAB
Read_data_2[8] => Binput.DATAB
Read_data_2[9] => Ainput.DATAB
Read_data_2[9] => Binput.DATAB
Read_data_2[10] => Ainput.DATAB
Read_data_2[10] => Binput.DATAB
Read_data_2[11] => Ainput.DATAB
Read_data_2[11] => Binput.DATAB
Read_data_2[12] => Ainput.DATAB
Read_data_2[12] => Binput.DATAB
Read_data_2[13] => Ainput.DATAB
Read_data_2[13] => Binput.DATAB
Read_data_2[14] => Ainput.DATAB
Read_data_2[14] => Binput.DATAB
Read_data_2[15] => Ainput.DATAB
Read_data_2[15] => Binput.DATAB
Read_data_2[16] => Ainput.DATAB
Read_data_2[16] => Binput.DATAB
Read_data_2[17] => Ainput.DATAB
Read_data_2[17] => Binput.DATAB
Read_data_2[18] => Ainput.DATAB
Read_data_2[18] => Binput.DATAB
Read_data_2[19] => Ainput.DATAB
Read_data_2[19] => Binput.DATAB
Read_data_2[20] => Ainput.DATAB
Read_data_2[20] => Binput.DATAB
Read_data_2[21] => Ainput.DATAB
Read_data_2[21] => Binput.DATAB
Read_data_2[22] => Ainput.DATAB
Read_data_2[22] => Binput.DATAB
Read_data_2[23] => Ainput.DATAB
Read_data_2[23] => Binput.DATAB
Read_data_2[24] => Ainput.DATAB
Read_data_2[24] => Binput.DATAB
Read_data_2[25] => Ainput.DATAB
Read_data_2[25] => Binput.DATAB
Read_data_2[26] => Ainput.DATAB
Read_data_2[26] => Binput.DATAB
Read_data_2[27] => Ainput.DATAB
Read_data_2[27] => Binput.DATAB
Read_data_2[28] => Ainput.DATAB
Read_data_2[28] => Binput.DATAB
Read_data_2[29] => Ainput.DATAB
Read_data_2[29] => Binput.DATAB
Read_data_2[30] => Ainput.DATAB
Read_data_2[30] => Binput.DATAB
Read_data_2[31] => Ainput.DATAB
Read_data_2[31] => Binput.DATAB
Sign_extend[0] => Binput.DATAA
Sign_extend[0] => Add0.IN8
Sign_extend[1] => Binput.DATAA
Sign_extend[1] => Add0.IN7
Sign_extend[2] => Binput.DATAA
Sign_extend[2] => Add0.IN6
Sign_extend[3] => Binput.DATAA
Sign_extend[3] => Add0.IN5
Sign_extend[4] => Binput.DATAA
Sign_extend[4] => Add0.IN4
Sign_extend[5] => Binput.DATAA
Sign_extend[5] => Add0.IN3
Sign_extend[6] => Binput.DATAA
Sign_extend[6] => Add0.IN2
Sign_extend[7] => Binput.DATAA
Sign_extend[7] => Add0.IN1
Sign_extend[8] => Binput.DATAA
Sign_extend[9] => Binput.DATAA
Sign_extend[10] => Binput.DATAA
Sign_extend[11] => Binput.DATAA
Sign_extend[12] => Binput.DATAA
Sign_extend[13] => Binput.DATAA
Sign_extend[14] => Binput.DATAA
Sign_extend[15] => Binput.DATAA
Sign_extend[16] => Binput.DATAA
Sign_extend[17] => Binput.DATAA
Sign_extend[18] => Binput.DATAA
Sign_extend[19] => Binput.DATAA
Sign_extend[20] => Binput.DATAA
Sign_extend[21] => Binput.DATAA
Sign_extend[22] => Binput.DATAA
Sign_extend[23] => Binput.DATAA
Sign_extend[24] => Binput.DATAA
Sign_extend[25] => Binput.DATAA
Sign_extend[26] => Binput.DATAA
Sign_extend[27] => Binput.DATAA
Sign_extend[28] => Binput.DATAA
Sign_extend[29] => Binput.DATAA
Sign_extend[30] => Binput.DATAA
Sign_extend[31] => Binput.DATAA
Function_opcode[0] => Mux0.IN69
Function_opcode[0] => Mux1.IN69
Function_opcode[0] => Mux2.IN69
Function_opcode[0] => Equal15.IN2
Function_opcode[1] => Mux0.IN68
Function_opcode[1] => Mux1.IN68
Function_opcode[1] => Mux2.IN68
Function_opcode[1] => Equal15.IN5
Function_opcode[2] => Mux0.IN67
Function_opcode[2] => Mux1.IN67
Function_opcode[2] => Mux2.IN67
Function_opcode[2] => Equal15.IN1
Function_opcode[3] => Mux0.IN66
Function_opcode[3] => Mux1.IN66
Function_opcode[3] => Mux2.IN66
Function_opcode[3] => Equal15.IN4
Function_opcode[4] => Mux0.IN65
Function_opcode[4] => Mux1.IN65
Function_opcode[4] => Mux2.IN65
Function_opcode[4] => Equal15.IN0
Function_opcode[5] => Mux0.IN64
Function_opcode[5] => Mux1.IN64
Function_opcode[5] => Mux2.IN64
Function_opcode[5] => Equal15.IN3
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
ALUSrc => Binput.OUTPUTSELECT
Zero <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[0] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4[0] => ~NO_FANOUT~
PC_plus_4[1] => ~NO_FANOUT~
PC_plus_4[2] => Add0.IN16
PC_plus_4[3] => Add0.IN15
PC_plus_4[4] => Add0.IN14
PC_plus_4[5] => Add0.IN13
PC_plus_4[6] => Add0.IN12
PC_plus_4[7] => Add0.IN11
PC_plus_4[8] => Add0.IN10
PC_plus_4[9] => Add0.IN9
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
opcode[0] => Equal2.IN5
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN5
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN5
opcode[0] => Equal8.IN5
opcode[0] => Equal9.IN5
opcode[0] => Equal10.IN4
opcode[0] => Equal11.IN5
opcode[0] => Equal12.IN3
opcode[0] => Equal13.IN2
opcode[1] => Equal2.IN4
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN5
opcode[1] => Equal7.IN4
opcode[1] => Equal8.IN4
opcode[1] => Equal9.IN4
opcode[1] => Equal10.IN3
opcode[1] => Equal11.IN3
opcode[1] => Equal12.IN5
opcode[1] => Equal13.IN1
opcode[2] => Equal2.IN3
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN4
opcode[2] => Equal6.IN4
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN1
opcode[2] => Equal9.IN3
opcode[2] => Equal10.IN5
opcode[2] => Equal11.IN4
opcode[2] => Equal12.IN2
opcode[2] => Equal13.IN5
opcode[3] => Equal2.IN2
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN3
opcode[3] => Equal6.IN3
opcode[3] => Equal7.IN1
opcode[3] => Equal8.IN3
opcode[3] => Equal9.IN2
opcode[3] => Equal10.IN2
opcode[3] => Equal11.IN2
opcode[3] => Equal12.IN4
opcode[3] => Equal13.IN4
opcode[4] => Equal2.IN1
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN1
opcode[4] => Equal7.IN0
opcode[4] => Equal8.IN0
opcode[4] => Equal9.IN1
opcode[4] => Equal10.IN1
opcode[4] => Equal11.IN1
opcode[4] => Equal12.IN1
opcode[4] => Equal13.IN3
opcode[5] => Equal2.IN0
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN0
opcode[5] => Equal6.IN0
opcode[5] => Equal7.IN3
opcode[5] => Equal8.IN2
opcode[5] => Equal9.IN0
opcode[5] => Equal10.IN0
opcode[5] => Equal11.IN0
opcode[5] => Equal12.IN0
opcode[5] => Equal13.IN0
Ainput_out[0] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[1] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[2] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[3] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[4] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[5] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[6] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[7] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[8] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[9] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[10] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[11] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[12] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[13] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[14] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[15] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[16] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[17] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[18] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[19] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[20] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[21] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[22] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[23] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[24] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[25] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[26] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[27] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[28] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[29] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[30] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Ainput_out[31] <= Ainput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[0] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[1] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[2] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[3] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[4] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[5] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[6] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[7] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[8] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[9] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[10] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[11] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[12] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[13] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[14] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[15] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[16] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[17] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[18] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[19] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[20] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[21] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[22] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[23] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[24] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[25] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[26] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[27] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[28] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[29] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[30] <= Binput.DB_MAX_OUTPUT_PORT_TYPE
Binput_out[31] <= Binput.DB_MAX_OUTPUT_PORT_TYPE


|MCU|MIPS:cpu|dmemory:MEM
read_data[0] <= altsyncram:data_memory.q_a[0]
read_data[1] <= altsyncram:data_memory.q_a[1]
read_data[2] <= altsyncram:data_memory.q_a[2]
read_data[3] <= altsyncram:data_memory.q_a[3]
read_data[4] <= altsyncram:data_memory.q_a[4]
read_data[5] <= altsyncram:data_memory.q_a[5]
read_data[6] <= altsyncram:data_memory.q_a[6]
read_data[7] <= altsyncram:data_memory.q_a[7]
read_data[8] <= altsyncram:data_memory.q_a[8]
read_data[9] <= altsyncram:data_memory.q_a[9]
read_data[10] <= altsyncram:data_memory.q_a[10]
read_data[11] <= altsyncram:data_memory.q_a[11]
read_data[12] <= altsyncram:data_memory.q_a[12]
read_data[13] <= altsyncram:data_memory.q_a[13]
read_data[14] <= altsyncram:data_memory.q_a[14]
read_data[15] <= altsyncram:data_memory.q_a[15]
read_data[16] <= altsyncram:data_memory.q_a[16]
read_data[17] <= altsyncram:data_memory.q_a[17]
read_data[18] <= altsyncram:data_memory.q_a[18]
read_data[19] <= altsyncram:data_memory.q_a[19]
read_data[20] <= altsyncram:data_memory.q_a[20]
read_data[21] <= altsyncram:data_memory.q_a[21]
read_data[22] <= altsyncram:data_memory.q_a[22]
read_data[23] <= altsyncram:data_memory.q_a[23]
read_data[24] <= altsyncram:data_memory.q_a[24]
read_data[25] <= altsyncram:data_memory.q_a[25]
read_data[26] <= altsyncram:data_memory.q_a[26]
read_data[27] <= altsyncram:data_memory.q_a[27]
read_data[28] <= altsyncram:data_memory.q_a[28]
read_data[29] <= altsyncram:data_memory.q_a[29]
read_data[30] <= altsyncram:data_memory.q_a[30]
read_data[31] <= altsyncram:data_memory.q_a[31]
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => altsyncram:data_memory.address_a[2]
address[3] => altsyncram:data_memory.address_a[3]
address[4] => altsyncram:data_memory.address_a[4]
address[5] => altsyncram:data_memory.address_a[5]
address[6] => altsyncram:data_memory.address_a[6]
address[7] => altsyncram:data_memory.address_a[7]
address[8] => altsyncram:data_memory.address_a[8]
address[9] => altsyncram:data_memory.address_a[9]
write_data[0] => altsyncram:data_memory.data_a[0]
write_data[1] => altsyncram:data_memory.data_a[1]
write_data[2] => altsyncram:data_memory.data_a[2]
write_data[3] => altsyncram:data_memory.data_a[3]
write_data[4] => altsyncram:data_memory.data_a[4]
write_data[5] => altsyncram:data_memory.data_a[5]
write_data[6] => altsyncram:data_memory.data_a[6]
write_data[7] => altsyncram:data_memory.data_a[7]
write_data[8] => altsyncram:data_memory.data_a[8]
write_data[9] => altsyncram:data_memory.data_a[9]
write_data[10] => altsyncram:data_memory.data_a[10]
write_data[11] => altsyncram:data_memory.data_a[11]
write_data[12] => altsyncram:data_memory.data_a[12]
write_data[13] => altsyncram:data_memory.data_a[13]
write_data[14] => altsyncram:data_memory.data_a[14]
write_data[15] => altsyncram:data_memory.data_a[15]
write_data[16] => altsyncram:data_memory.data_a[16]
write_data[17] => altsyncram:data_memory.data_a[17]
write_data[18] => altsyncram:data_memory.data_a[18]
write_data[19] => altsyncram:data_memory.data_a[19]
write_data[20] => altsyncram:data_memory.data_a[20]
write_data[21] => altsyncram:data_memory.data_a[21]
write_data[22] => altsyncram:data_memory.data_a[22]
write_data[23] => altsyncram:data_memory.data_a[23]
write_data[24] => altsyncram:data_memory.data_a[24]
write_data[25] => altsyncram:data_memory.data_a[25]
write_data[26] => altsyncram:data_memory.data_a[26]
write_data[27] => altsyncram:data_memory.data_a[27]
write_data[28] => altsyncram:data_memory.data_a[28]
write_data[29] => altsyncram:data_memory.data_a[29]
write_data[30] => altsyncram:data_memory.data_a[30]
write_data[31] => altsyncram:data_memory.data_a[31]
MemRead => ~NO_FANOUT~
Memwrite => altsyncram:data_memory.wren_a
clock => altsyncram:data_memory.clock0
reset => ~NO_FANOUT~


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory
wren_a => altsyncram_9rg4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9rg4:auto_generated.data_a[0]
data_a[1] => altsyncram_9rg4:auto_generated.data_a[1]
data_a[2] => altsyncram_9rg4:auto_generated.data_a[2]
data_a[3] => altsyncram_9rg4:auto_generated.data_a[3]
data_a[4] => altsyncram_9rg4:auto_generated.data_a[4]
data_a[5] => altsyncram_9rg4:auto_generated.data_a[5]
data_a[6] => altsyncram_9rg4:auto_generated.data_a[6]
data_a[7] => altsyncram_9rg4:auto_generated.data_a[7]
data_a[8] => altsyncram_9rg4:auto_generated.data_a[8]
data_a[9] => altsyncram_9rg4:auto_generated.data_a[9]
data_a[10] => altsyncram_9rg4:auto_generated.data_a[10]
data_a[11] => altsyncram_9rg4:auto_generated.data_a[11]
data_a[12] => altsyncram_9rg4:auto_generated.data_a[12]
data_a[13] => altsyncram_9rg4:auto_generated.data_a[13]
data_a[14] => altsyncram_9rg4:auto_generated.data_a[14]
data_a[15] => altsyncram_9rg4:auto_generated.data_a[15]
data_a[16] => altsyncram_9rg4:auto_generated.data_a[16]
data_a[17] => altsyncram_9rg4:auto_generated.data_a[17]
data_a[18] => altsyncram_9rg4:auto_generated.data_a[18]
data_a[19] => altsyncram_9rg4:auto_generated.data_a[19]
data_a[20] => altsyncram_9rg4:auto_generated.data_a[20]
data_a[21] => altsyncram_9rg4:auto_generated.data_a[21]
data_a[22] => altsyncram_9rg4:auto_generated.data_a[22]
data_a[23] => altsyncram_9rg4:auto_generated.data_a[23]
data_a[24] => altsyncram_9rg4:auto_generated.data_a[24]
data_a[25] => altsyncram_9rg4:auto_generated.data_a[25]
data_a[26] => altsyncram_9rg4:auto_generated.data_a[26]
data_a[27] => altsyncram_9rg4:auto_generated.data_a[27]
data_a[28] => altsyncram_9rg4:auto_generated.data_a[28]
data_a[29] => altsyncram_9rg4:auto_generated.data_a[29]
data_a[30] => altsyncram_9rg4:auto_generated.data_a[30]
data_a[31] => altsyncram_9rg4:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9rg4:auto_generated.address_a[0]
address_a[1] => altsyncram_9rg4:auto_generated.address_a[1]
address_a[2] => altsyncram_9rg4:auto_generated.address_a[2]
address_a[3] => altsyncram_9rg4:auto_generated.address_a[3]
address_a[4] => altsyncram_9rg4:auto_generated.address_a[4]
address_a[5] => altsyncram_9rg4:auto_generated.address_a[5]
address_a[6] => altsyncram_9rg4:auto_generated.address_a[6]
address_a[7] => altsyncram_9rg4:auto_generated.address_a[7]
address_a[8] => altsyncram_9rg4:auto_generated.address_a[8]
address_a[9] => altsyncram_9rg4:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9rg4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9rg4:auto_generated.q_a[0]
q_a[1] <= altsyncram_9rg4:auto_generated.q_a[1]
q_a[2] <= altsyncram_9rg4:auto_generated.q_a[2]
q_a[3] <= altsyncram_9rg4:auto_generated.q_a[3]
q_a[4] <= altsyncram_9rg4:auto_generated.q_a[4]
q_a[5] <= altsyncram_9rg4:auto_generated.q_a[5]
q_a[6] <= altsyncram_9rg4:auto_generated.q_a[6]
q_a[7] <= altsyncram_9rg4:auto_generated.q_a[7]
q_a[8] <= altsyncram_9rg4:auto_generated.q_a[8]
q_a[9] <= altsyncram_9rg4:auto_generated.q_a[9]
q_a[10] <= altsyncram_9rg4:auto_generated.q_a[10]
q_a[11] <= altsyncram_9rg4:auto_generated.q_a[11]
q_a[12] <= altsyncram_9rg4:auto_generated.q_a[12]
q_a[13] <= altsyncram_9rg4:auto_generated.q_a[13]
q_a[14] <= altsyncram_9rg4:auto_generated.q_a[14]
q_a[15] <= altsyncram_9rg4:auto_generated.q_a[15]
q_a[16] <= altsyncram_9rg4:auto_generated.q_a[16]
q_a[17] <= altsyncram_9rg4:auto_generated.q_a[17]
q_a[18] <= altsyncram_9rg4:auto_generated.q_a[18]
q_a[19] <= altsyncram_9rg4:auto_generated.q_a[19]
q_a[20] <= altsyncram_9rg4:auto_generated.q_a[20]
q_a[21] <= altsyncram_9rg4:auto_generated.q_a[21]
q_a[22] <= altsyncram_9rg4:auto_generated.q_a[22]
q_a[23] <= altsyncram_9rg4:auto_generated.q_a[23]
q_a[24] <= altsyncram_9rg4:auto_generated.q_a[24]
q_a[25] <= altsyncram_9rg4:auto_generated.q_a[25]
q_a[26] <= altsyncram_9rg4:auto_generated.q_a[26]
q_a[27] <= altsyncram_9rg4:auto_generated.q_a[27]
q_a[28] <= altsyncram_9rg4:auto_generated.q_a[28]
q_a[29] <= altsyncram_9rg4:auto_generated.q_a[29]
q_a[30] <= altsyncram_9rg4:auto_generated.q_a[30]
q_a[31] <= altsyncram_9rg4:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated
address_a[0] => altsyncram_iae3:altsyncram1.address_a[0]
address_a[1] => altsyncram_iae3:altsyncram1.address_a[1]
address_a[2] => altsyncram_iae3:altsyncram1.address_a[2]
address_a[3] => altsyncram_iae3:altsyncram1.address_a[3]
address_a[4] => altsyncram_iae3:altsyncram1.address_a[4]
address_a[5] => altsyncram_iae3:altsyncram1.address_a[5]
address_a[6] => altsyncram_iae3:altsyncram1.address_a[6]
address_a[7] => altsyncram_iae3:altsyncram1.address_a[7]
address_a[8] => altsyncram_iae3:altsyncram1.address_a[8]
address_a[9] => altsyncram_iae3:altsyncram1.address_a[9]
clock0 => altsyncram_iae3:altsyncram1.clock0
data_a[0] => altsyncram_iae3:altsyncram1.data_a[0]
data_a[1] => altsyncram_iae3:altsyncram1.data_a[1]
data_a[2] => altsyncram_iae3:altsyncram1.data_a[2]
data_a[3] => altsyncram_iae3:altsyncram1.data_a[3]
data_a[4] => altsyncram_iae3:altsyncram1.data_a[4]
data_a[5] => altsyncram_iae3:altsyncram1.data_a[5]
data_a[6] => altsyncram_iae3:altsyncram1.data_a[6]
data_a[7] => altsyncram_iae3:altsyncram1.data_a[7]
data_a[8] => altsyncram_iae3:altsyncram1.data_a[8]
data_a[9] => altsyncram_iae3:altsyncram1.data_a[9]
data_a[10] => altsyncram_iae3:altsyncram1.data_a[10]
data_a[11] => altsyncram_iae3:altsyncram1.data_a[11]
data_a[12] => altsyncram_iae3:altsyncram1.data_a[12]
data_a[13] => altsyncram_iae3:altsyncram1.data_a[13]
data_a[14] => altsyncram_iae3:altsyncram1.data_a[14]
data_a[15] => altsyncram_iae3:altsyncram1.data_a[15]
data_a[16] => altsyncram_iae3:altsyncram1.data_a[16]
data_a[17] => altsyncram_iae3:altsyncram1.data_a[17]
data_a[18] => altsyncram_iae3:altsyncram1.data_a[18]
data_a[19] => altsyncram_iae3:altsyncram1.data_a[19]
data_a[20] => altsyncram_iae3:altsyncram1.data_a[20]
data_a[21] => altsyncram_iae3:altsyncram1.data_a[21]
data_a[22] => altsyncram_iae3:altsyncram1.data_a[22]
data_a[23] => altsyncram_iae3:altsyncram1.data_a[23]
data_a[24] => altsyncram_iae3:altsyncram1.data_a[24]
data_a[25] => altsyncram_iae3:altsyncram1.data_a[25]
data_a[26] => altsyncram_iae3:altsyncram1.data_a[26]
data_a[27] => altsyncram_iae3:altsyncram1.data_a[27]
data_a[28] => altsyncram_iae3:altsyncram1.data_a[28]
data_a[29] => altsyncram_iae3:altsyncram1.data_a[29]
data_a[30] => altsyncram_iae3:altsyncram1.data_a[30]
data_a[31] => altsyncram_iae3:altsyncram1.data_a[31]
q_a[0] <= altsyncram_iae3:altsyncram1.q_a[0]
q_a[1] <= altsyncram_iae3:altsyncram1.q_a[1]
q_a[2] <= altsyncram_iae3:altsyncram1.q_a[2]
q_a[3] <= altsyncram_iae3:altsyncram1.q_a[3]
q_a[4] <= altsyncram_iae3:altsyncram1.q_a[4]
q_a[5] <= altsyncram_iae3:altsyncram1.q_a[5]
q_a[6] <= altsyncram_iae3:altsyncram1.q_a[6]
q_a[7] <= altsyncram_iae3:altsyncram1.q_a[7]
q_a[8] <= altsyncram_iae3:altsyncram1.q_a[8]
q_a[9] <= altsyncram_iae3:altsyncram1.q_a[9]
q_a[10] <= altsyncram_iae3:altsyncram1.q_a[10]
q_a[11] <= altsyncram_iae3:altsyncram1.q_a[11]
q_a[12] <= altsyncram_iae3:altsyncram1.q_a[12]
q_a[13] <= altsyncram_iae3:altsyncram1.q_a[13]
q_a[14] <= altsyncram_iae3:altsyncram1.q_a[14]
q_a[15] <= altsyncram_iae3:altsyncram1.q_a[15]
q_a[16] <= altsyncram_iae3:altsyncram1.q_a[16]
q_a[17] <= altsyncram_iae3:altsyncram1.q_a[17]
q_a[18] <= altsyncram_iae3:altsyncram1.q_a[18]
q_a[19] <= altsyncram_iae3:altsyncram1.q_a[19]
q_a[20] <= altsyncram_iae3:altsyncram1.q_a[20]
q_a[21] <= altsyncram_iae3:altsyncram1.q_a[21]
q_a[22] <= altsyncram_iae3:altsyncram1.q_a[22]
q_a[23] <= altsyncram_iae3:altsyncram1.q_a[23]
q_a[24] <= altsyncram_iae3:altsyncram1.q_a[24]
q_a[25] <= altsyncram_iae3:altsyncram1.q_a[25]
q_a[26] <= altsyncram_iae3:altsyncram1.q_a[26]
q_a[27] <= altsyncram_iae3:altsyncram1.q_a[27]
q_a[28] <= altsyncram_iae3:altsyncram1.q_a[28]
q_a[29] <= altsyncram_iae3:altsyncram1.q_a[29]
q_a[30] <= altsyncram_iae3:altsyncram1.q_a[30]
q_a[31] <= altsyncram_iae3:altsyncram1.q_a[31]
wren_a => altsyncram_iae3:altsyncram1.wren_a


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO
MemRead_Signal => MemRead_gated.IN0
MemRead_Signal => MemRead_notgated.IN0
MemRead_Signal => GPO:LEDR_inst.MemRead
MemRead_Signal => GPI:SW_inst.MemRead
clock => ~NO_FANOUT~
reset => OptAddrDecoder:ADecoder.reset
reset => GPO:HEX0_inst.reset
reset => GPO:HEX1_inst.reset
reset => GPO:HEX2_inst.reset
reset => GPO:HEX3_inst.reset
reset => GPO:HEX4_inst.reset
reset => GPO:HEX5_inst.reset
reset => GPO:LEDR_inst.reset
MemWrite_Signal => GPO:HEX0_inst.MemWrite
MemWrite_Signal => GPO:HEX1_inst.MemWrite
MemWrite_Signal => GPO:HEX2_inst.MemWrite
MemWrite_Signal => GPO:HEX3_inst.MemRead
MemWrite_Signal => GPO:HEX3_inst.MemWrite
MemWrite_Signal => GPO:HEX4_inst.MemWrite
MemWrite_Signal => GPO:HEX5_inst.MemWrite
MemWrite_Signal => GPO:LEDR_inst.MemWrite
AddressBus[0] => MemRead_gated.IN1
AddressBus[0] => MemRead_notgated.IN1
AddressBus[1] => ~NO_FANOUT~
AddressBus[2] => OptAddrDecoder:ADecoder.AddressBusBits[0]
AddressBus[3] => OptAddrDecoder:ADecoder.AddressBusBits[1]
AddressBus[4] => OptAddrDecoder:ADecoder.AddressBusBits[2]
AddressBus[5] => ~NO_FANOUT~
AddressBus[6] => ~NO_FANOUT~
AddressBus[7] => ~NO_FANOUT~
AddressBus[8] => ~NO_FANOUT~
AddressBus[9] => ~NO_FANOUT~
AddressBus[10] => ~NO_FANOUT~
AddressBus[11] => OptAddrDecoder:ADecoder.AddressBusBits[3]
AddressBus[12] => ~NO_FANOUT~
AddressBus[13] => ~NO_FANOUT~
AddressBus[14] => ~NO_FANOUT~
AddressBus[15] => ~NO_FANOUT~
AddressBus[16] => ~NO_FANOUT~
AddressBus[17] => ~NO_FANOUT~
AddressBus[18] => ~NO_FANOUT~
AddressBus[19] => ~NO_FANOUT~
AddressBus[20] => ~NO_FANOUT~
AddressBus[21] => ~NO_FANOUT~
AddressBus[22] => ~NO_FANOUT~
AddressBus[23] => ~NO_FANOUT~
AddressBus[24] => ~NO_FANOUT~
AddressBus[25] => ~NO_FANOUT~
AddressBus[26] => ~NO_FANOUT~
AddressBus[27] => ~NO_FANOUT~
AddressBus[28] => ~NO_FANOUT~
AddressBus[29] => ~NO_FANOUT~
AddressBus[30] => ~NO_FANOUT~
AddressBus[31] => ~NO_FANOUT~
DataBus[0] <> GPO:HEX0_inst.Data[0]
DataBus[0] <> GPO:HEX1_inst.Data[0]
DataBus[0] <> GPO:HEX2_inst.Data[0]
DataBus[0] <> GPO:HEX3_inst.Data[0]
DataBus[0] <> GPO:HEX4_inst.Data[0]
DataBus[0] <> GPO:HEX5_inst.Data[0]
DataBus[0] <> GPO:LEDR_inst.Data[0]
DataBus[0] <> DataBus[0]
DataBus[1] <> GPO:HEX0_inst.Data[1]
DataBus[1] <> GPO:HEX1_inst.Data[1]
DataBus[1] <> GPO:HEX2_inst.Data[1]
DataBus[1] <> GPO:HEX3_inst.Data[1]
DataBus[1] <> GPO:HEX4_inst.Data[1]
DataBus[1] <> GPO:HEX5_inst.Data[1]
DataBus[1] <> GPO:LEDR_inst.Data[1]
DataBus[1] <> DataBus[1]
DataBus[2] <> GPO:HEX0_inst.Data[2]
DataBus[2] <> GPO:HEX1_inst.Data[2]
DataBus[2] <> GPO:HEX2_inst.Data[2]
DataBus[2] <> GPO:HEX3_inst.Data[2]
DataBus[2] <> GPO:HEX4_inst.Data[2]
DataBus[2] <> GPO:HEX5_inst.Data[2]
DataBus[2] <> GPO:LEDR_inst.Data[2]
DataBus[2] <> DataBus[2]
DataBus[3] <> GPO:HEX0_inst.Data[3]
DataBus[3] <> GPO:HEX1_inst.Data[3]
DataBus[3] <> GPO:HEX2_inst.Data[3]
DataBus[3] <> GPO:HEX3_inst.Data[3]
DataBus[3] <> GPO:HEX4_inst.Data[3]
DataBus[3] <> GPO:HEX5_inst.Data[3]
DataBus[3] <> GPO:LEDR_inst.Data[3]
DataBus[3] <> DataBus[3]
DataBus[4] <> GPO:HEX0_inst.Data[4]
DataBus[4] <> GPO:HEX1_inst.Data[4]
DataBus[4] <> GPO:HEX2_inst.Data[4]
DataBus[4] <> GPO:HEX3_inst.Data[4]
DataBus[4] <> GPO:HEX4_inst.Data[4]
DataBus[4] <> GPO:HEX5_inst.Data[4]
DataBus[4] <> GPO:LEDR_inst.Data[4]
DataBus[4] <> DataBus[4]
DataBus[5] <> GPO:HEX0_inst.Data[5]
DataBus[5] <> GPO:HEX1_inst.Data[5]
DataBus[5] <> GPO:HEX2_inst.Data[5]
DataBus[5] <> GPO:HEX3_inst.Data[5]
DataBus[5] <> GPO:HEX4_inst.Data[5]
DataBus[5] <> GPO:HEX5_inst.Data[5]
DataBus[5] <> GPO:LEDR_inst.Data[5]
DataBus[5] <> DataBus[5]
DataBus[6] <> GPO:HEX0_inst.Data[6]
DataBus[6] <> GPO:HEX1_inst.Data[6]
DataBus[6] <> GPO:HEX2_inst.Data[6]
DataBus[6] <> GPO:HEX3_inst.Data[6]
DataBus[6] <> GPO:HEX4_inst.Data[6]
DataBus[6] <> GPO:HEX5_inst.Data[6]
DataBus[6] <> GPO:LEDR_inst.Data[6]
DataBus[6] <> DataBus[6]
DataBus[7] <> GPO:HEX0_inst.Data[7]
DataBus[7] <> GPO:HEX1_inst.Data[7]
DataBus[7] <> GPO:HEX2_inst.Data[7]
DataBus[7] <> GPO:HEX3_inst.Data[7]
DataBus[7] <> GPO:HEX4_inst.Data[7]
DataBus[7] <> GPO:HEX5_inst.Data[7]
DataBus[7] <> GPO:LEDR_inst.Data[7]
DataBus[7] <> DataBus[7]
DataBus[8] <> DataBus[8]
DataBus[9] <> DataBus[9]
DataBus[10] <> DataBus[10]
DataBus[11] <> DataBus[11]
DataBus[12] <> DataBus[12]
DataBus[13] <> DataBus[13]
DataBus[14] <> DataBus[14]
DataBus[15] <> DataBus[15]
DataBus[16] <> DataBus[16]
DataBus[17] <> DataBus[17]
DataBus[18] <> DataBus[18]
DataBus[19] <> DataBus[19]
DataBus[20] <> DataBus[20]
DataBus[21] <> DataBus[21]
DataBus[22] <> DataBus[22]
DataBus[23] <> DataBus[23]
DataBus[24] <> DataBus[24]
DataBus[25] <> DataBus[25]
DataBus[26] <> DataBus[26]
DataBus[27] <> DataBus[27]
DataBus[28] <> DataBus[28]
DataBus[29] <> DataBus[29]
DataBus[30] <> DataBus[30]
DataBus[31] <> DataBus[31]
HEX0[0] <= GPO:HEX0_inst.GPOutput[0]
HEX0[1] <= GPO:HEX0_inst.GPOutput[1]
HEX0[2] <= GPO:HEX0_inst.GPOutput[2]
HEX0[3] <= GPO:HEX0_inst.GPOutput[3]
HEX0[4] <= GPO:HEX0_inst.GPOutput[4]
HEX0[5] <= GPO:HEX0_inst.GPOutput[5]
HEX0[6] <= GPO:HEX0_inst.GPOutput[6]
HEX1[0] <= GPO:HEX1_inst.GPOutput[0]
HEX1[1] <= GPO:HEX1_inst.GPOutput[1]
HEX1[2] <= GPO:HEX1_inst.GPOutput[2]
HEX1[3] <= GPO:HEX1_inst.GPOutput[3]
HEX1[4] <= GPO:HEX1_inst.GPOutput[4]
HEX1[5] <= GPO:HEX1_inst.GPOutput[5]
HEX1[6] <= GPO:HEX1_inst.GPOutput[6]
HEX2[0] <= GPO:HEX2_inst.GPOutput[0]
HEX2[1] <= GPO:HEX2_inst.GPOutput[1]
HEX2[2] <= GPO:HEX2_inst.GPOutput[2]
HEX2[3] <= GPO:HEX2_inst.GPOutput[3]
HEX2[4] <= GPO:HEX2_inst.GPOutput[4]
HEX2[5] <= GPO:HEX2_inst.GPOutput[5]
HEX2[6] <= GPO:HEX2_inst.GPOutput[6]
HEX3[0] <= GPO:HEX3_inst.GPOutput[0]
HEX3[1] <= GPO:HEX3_inst.GPOutput[1]
HEX3[2] <= GPO:HEX3_inst.GPOutput[2]
HEX3[3] <= GPO:HEX3_inst.GPOutput[3]
HEX3[4] <= GPO:HEX3_inst.GPOutput[4]
HEX3[5] <= GPO:HEX3_inst.GPOutput[5]
HEX3[6] <= GPO:HEX3_inst.GPOutput[6]
HEX4[0] <= GPO:HEX4_inst.GPOutput[0]
HEX4[1] <= GPO:HEX4_inst.GPOutput[1]
HEX4[2] <= GPO:HEX4_inst.GPOutput[2]
HEX4[3] <= GPO:HEX4_inst.GPOutput[3]
HEX4[4] <= GPO:HEX4_inst.GPOutput[4]
HEX4[5] <= GPO:HEX4_inst.GPOutput[5]
HEX4[6] <= GPO:HEX4_inst.GPOutput[6]
HEX5[0] <= GPO:HEX5_inst.GPOutput[0]
HEX5[1] <= GPO:HEX5_inst.GPOutput[1]
HEX5[2] <= GPO:HEX5_inst.GPOutput[2]
HEX5[3] <= GPO:HEX5_inst.GPOutput[3]
HEX5[4] <= GPO:HEX5_inst.GPOutput[4]
HEX5[5] <= GPO:HEX5_inst.GPOutput[5]
HEX5[6] <= GPO:HEX5_inst.GPOutput[6]
LEDR[0] <= GPO:LEDR_inst.GPOutput[0]
LEDR[1] <= GPO:LEDR_inst.GPOutput[1]
LEDR[2] <= GPO:LEDR_inst.GPOutput[2]
LEDR[3] <= GPO:LEDR_inst.GPOutput[3]
LEDR[4] <= GPO:LEDR_inst.GPOutput[4]
LEDR[5] <= GPO:LEDR_inst.GPOutput[5]
LEDR[6] <= GPO:LEDR_inst.GPOutput[6]
LEDR[7] <= GPO:LEDR_inst.GPOutput[7]
SW[0] => GPI:SW_inst.GPInput[0]
SW[1] => GPI:SW_inst.GPInput[1]
SW[2] => GPI:SW_inst.GPInput[2]
SW[3] => GPI:SW_inst.GPInput[3]
SW[4] => GPI:SW_inst.GPInput[4]
SW[5] => GPI:SW_inst.GPInput[5]
SW[6] => GPI:SW_inst.GPInput[6]
SW[7] => GPI:SW_inst.GPInput[7]


|MCU|GPIO_handler:GPIO|OptAddrDecoder:ADecoder
reset => CS_LEDR.OUTPUTSELECT
reset => CS_HEX0.OUTPUTSELECT
reset => CS_HEX1.OUTPUTSELECT
reset => CS_HEX2.OUTPUTSELECT
reset => CS_HEX3.OUTPUTSELECT
reset => CS_HEX4.OUTPUTSELECT
reset => CS_HEX5.OUTPUTSELECT
reset => CS_SW.OUTPUTSELECT
reset => CS_KEY.OUTPUTSELECT
AddressBusBits[0] => Equal0.IN2
AddressBusBits[0] => Equal1.IN3
AddressBusBits[0] => Equal2.IN1
AddressBusBits[0] => Equal3.IN3
AddressBusBits[0] => Equal4.IN1
AddressBusBits[0] => Equal5.IN3
AddressBusBits[1] => Equal0.IN1
AddressBusBits[1] => Equal1.IN1
AddressBusBits[1] => Equal2.IN3
AddressBusBits[1] => Equal3.IN2
AddressBusBits[1] => Equal4.IN0
AddressBusBits[1] => Equal5.IN0
AddressBusBits[2] => Equal0.IN0
AddressBusBits[2] => Equal1.IN0
AddressBusBits[2] => Equal2.IN0
AddressBusBits[2] => Equal3.IN0
AddressBusBits[2] => Equal4.IN3
AddressBusBits[2] => Equal5.IN2
AddressBusBits[3] => Equal0.IN3
AddressBusBits[3] => Equal1.IN2
AddressBusBits[3] => Equal2.IN2
AddressBusBits[3] => Equal3.IN1
AddressBusBits[3] => Equal4.IN2
AddressBusBits[3] => Equal5.IN1
CS_LEDR <= CS_LEDR.DB_MAX_OUTPUT_PORT_TYPE
CS_SW <= CS_SW.DB_MAX_OUTPUT_PORT_TYPE
CS_KEY <= CS_KEY.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX0 <= CS_HEX0.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX1 <= CS_HEX1.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX2 <= CS_HEX2.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX3 <= CS_HEX3.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX4 <= CS_HEX4.DB_MAX_OUTPUT_PORT_TYPE
CS_HEX5 <= CS_HEX5.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX0_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX1_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX1_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX2_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX2_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX3_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX3_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX4_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX4_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:HEX5_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= segDecoder:SEG:segDec.seg[0]
GPOutput[1] <= segDecoder:SEG:segDec.seg[1]
GPOutput[2] <= segDecoder:SEG:segDec.seg[2]
GPOutput[3] <= segDecoder:SEG:segDec.seg[3]
GPOutput[4] <= segDecoder:SEG:segDec.seg[4]
GPOutput[5] <= segDecoder:SEG:segDec.seg[5]
GPOutput[6] <= segDecoder:SEG:segDec.seg[6]


|MCU|GPIO_handler:GPIO|GPO:HEX5_inst|segDecoder:\SEG:segDec
data[0] => Equal0.IN3
data[0] => Equal1.IN0
data[0] => Equal2.IN3
data[0] => Equal3.IN1
data[0] => Equal4.IN3
data[0] => Equal5.IN1
data[0] => Equal6.IN3
data[0] => Equal7.IN2
data[0] => Equal8.IN3
data[0] => Equal9.IN1
data[0] => Equal10.IN3
data[0] => Equal11.IN2
data[0] => Equal12.IN3
data[0] => Equal13.IN2
data[0] => Equal14.IN3
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN3
data[1] => Equal2.IN0
data[1] => Equal3.IN0
data[1] => Equal4.IN2
data[1] => Equal5.IN3
data[1] => Equal6.IN1
data[1] => Equal7.IN1
data[1] => Equal8.IN2
data[1] => Equal9.IN3
data[1] => Equal10.IN1
data[1] => Equal11.IN1
data[1] => Equal12.IN2
data[1] => Equal13.IN3
data[1] => Equal14.IN2
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN2
data[2] => Equal2.IN2
data[2] => Equal3.IN3
data[2] => Equal4.IN0
data[2] => Equal5.IN0
data[2] => Equal6.IN0
data[2] => Equal7.IN0
data[2] => Equal8.IN1
data[2] => Equal9.IN2
data[2] => Equal10.IN2
data[2] => Equal11.IN3
data[2] => Equal12.IN1
data[2] => Equal13.IN1
data[2] => Equal14.IN1
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN1
data[3] => Equal2.IN1
data[3] => Equal3.IN2
data[3] => Equal4.IN1
data[3] => Equal5.IN2
data[3] => Equal6.IN2
data[3] => Equal7.IN3
data[3] => Equal8.IN0
data[3] => Equal9.IN0
data[3] => Equal10.IN0
data[3] => Equal11.IN0
data[3] => Equal12.IN0
data[3] => Equal13.IN0
data[3] => Equal14.IN0
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPO:LEDR_inst
MemRead => Data.IN0
reset => Latch_IO[0].ACLR
reset => Latch_IO[1].ACLR
reset => Latch_IO[2].ACLR
reset => Latch_IO[3].ACLR
reset => Latch_IO[4].ACLR
reset => Latch_IO[5].ACLR
reset => Latch_IO[6].ACLR
reset => Latch_IO[7].ACLR
MemWrite => Latch_en.IN0
ChipSelect => Latch_en.IN1
ChipSelect => Data.IN1
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
GPOutput[0] <= Latch_IO[0].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[1] <= Latch_IO[1].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[2] <= Latch_IO[2].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[3] <= Latch_IO[3].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[4] <= Latch_IO[4].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[5] <= Latch_IO[5].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[6] <= Latch_IO[6].DB_MAX_OUTPUT_PORT_TYPE
GPOutput[7] <= Latch_IO[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO_handler:GPIO|GPI:SW_inst
MemRead => Data.IN0
ChipSelect => Data.IN1
Data[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
Data[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
Data[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
Data[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
Data[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
Data[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
Data[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
Data[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
Data[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
Data[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
Data[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
Data[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
Data[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
Data[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
Data[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
Data[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE
Data[16] <= Data[16].DB_MAX_OUTPUT_PORT_TYPE
Data[17] <= Data[17].DB_MAX_OUTPUT_PORT_TYPE
Data[18] <= Data[18].DB_MAX_OUTPUT_PORT_TYPE
Data[19] <= Data[19].DB_MAX_OUTPUT_PORT_TYPE
Data[20] <= Data[20].DB_MAX_OUTPUT_PORT_TYPE
Data[21] <= Data[21].DB_MAX_OUTPUT_PORT_TYPE
Data[22] <= Data[22].DB_MAX_OUTPUT_PORT_TYPE
Data[23] <= Data[23].DB_MAX_OUTPUT_PORT_TYPE
Data[24] <= Data[24].DB_MAX_OUTPUT_PORT_TYPE
Data[25] <= Data[25].DB_MAX_OUTPUT_PORT_TYPE
Data[26] <= Data[26].DB_MAX_OUTPUT_PORT_TYPE
Data[27] <= Data[27].DB_MAX_OUTPUT_PORT_TYPE
Data[28] <= Data[28].DB_MAX_OUTPUT_PORT_TYPE
Data[29] <= Data[29].DB_MAX_OUTPUT_PORT_TYPE
Data[30] <= Data[30].DB_MAX_OUTPUT_PORT_TYPE
Data[31] <= Data[31].DB_MAX_OUTPUT_PORT_TYPE
GPInput[0] => Data[0].DATAIN
GPInput[1] => Data[1].DATAIN
GPInput[2] => Data[2].DATAIN
GPInput[3] => Data[3].DATAIN
GPInput[4] => Data[4].DATAIN
GPInput[5] => Data[5].DATAIN
GPInput[6] => Data[6].DATAIN
GPInput[7] => Data[7].DATAIN


