0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.sim/sim_2/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,,,,,,
C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/td_ddpuf_spi.v,1746119946,verilog,,,,tb_ddpuf_spi,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,../../../../DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ipshared/3007/hdl;../../../../DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v,1746140590,verilog,,C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/td_ddpuf_spi.v,,ddpuf_spi,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,../../../../DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ipshared/3007/hdl;../../../../DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
