// Seed: 2828717337
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output id_6
);
  reg   id_7;
  logic id_8;
  initial begin
    id_7 = 1;
    id_8 = 1;
    id_7 <= 1;
  end
  type_18(
      1, 1, id_7, 1'h0
  ); type_19(
      1, id_1, 1
  );
  logic id_9;
  logic id_10;
  defparam id_11.id_12 = 1;
  logic id_13 = 1, id_14;
  assign id_13 = id_10;
endmodule
