#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 13 13:35:15 2016
# Process ID: 13717
# Current directory: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1
# Command line: vivado -log simple_pci_top.vdi -applog -messageDb vivado.pb -mode batch -source simple_pci_top.tcl -notrace
# Log file: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/simple_pci_top.vdi
# Journal file: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source simple_pci_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/.Xil/Vivado-13717-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/.Xil/Vivado-13717-spikepig.dhcp.lbl.gov/ila_3/ila_3.dcp]
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_axi_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_axi_master_lite'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/.Xil/Vivado-13717-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp' for cell 'ila_axi_stream_in'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/qpcie_ipcore_x4_gen2_synth_1/qpcie_ipcore_x4_gen2.dcp' for cell 'qpcie_ipcore'
INFO: [Netlist 29-17] Analyzing 2686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_master_lite/U0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_master_lite/U0'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_slave_lite/U0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_slave_lite/U0'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_master_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_master_0/U0'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_stream_in/U0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_stream_in/U0'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_stream_out/U0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'ila_axi_stream_out/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_3'. The XDC file /home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_3/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:15]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:15]
create_generated_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.688 ; gain = 509.500 ; free physical = 4549 ; free virtual = 16649
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_0_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/qpcie_ipcore_x4_gen2_synth_1/qpcie_ipcore_x4_gen2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/.Xil/Vivado-13717-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/.Xil/Vivado-13717-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 937 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 924 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

link_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 2206.688 ; gain = 1152.980 ; free physical = 4618 ; free virtual = 16616
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2238.703 ; gain = 32.016 ; free physical = 4618 ; free virtual = 16615
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2238.707 ; gain = 0.000 ; free physical = 4643 ; free virtual = 16643
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19eb99280

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4643 ; free virtual = 16643
Implement Debug Cores | Checksum: 1a54f5ffa

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 116f26d5d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4635 ; free virtual = 16635

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 33 load pin(s).
INFO: [Opt 31-10] Eliminated 2189 cells.
Phase 3 Constant Propagation | Checksum: 16f48d552

Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4634 ; free virtual = 16634

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 5827 unconnected nets.
INFO: [Opt 31-11] Eliminated 1640 unconnected cells.
Phase 4 Sweep | Checksum: 145962dda

Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4626 ; free virtual = 16633

Phase 5 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 5 Constant Propagation | Checksum: 145962dda

Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4626 ; free virtual = 16633

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 6 Sweep | Checksum: 1f7221854

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4626 ; free virtual = 16633

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2238.707 ; gain = 0.000 ; free physical = 4626 ; free virtual = 16633
Ending Logic Optimization Task | Checksum: 1f7221854

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 2238.707 ; gain = 0.004 ; free physical = 4626 ; free virtual = 16633

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 53 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 30 Total Ports: 106
Ending PowerOpt Patch Enables Task | Checksum: 1a3dfa693

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 16390
Ending Power Optimization Task | Checksum: 1a3dfa693

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2535.898 ; gain = 297.191 ; free physical = 4389 ; free virtual = 16390
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2535.898 ; gain = 329.211 ; free physical = 4389 ; free virtual = 16390
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4387 ; free virtual = 16390
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/simple_pci_top_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma0_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_dma0_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_dma0_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_7) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma0_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_dma0_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_dma0_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_8) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma1_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_dma1_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_dma1_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_11) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma1_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_dma1_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_dma1_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_11) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma1_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_dma1_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_dma1_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma1_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_dma1_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_dma1_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma2_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_dma2_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_dma2_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_9) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma2_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_dma2_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_dma2_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_10) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma3_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_dma3_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_dma3_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_1) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_dma3_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_dma3_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_dma3_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_2) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_p2q_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_p2q_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_p2q_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_3) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_p2q_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_p2q_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_p2q_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_4) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_q2p_inst/ram_block_reg_0 has an input control pin qpcie_ipcore/scram_q2p_inst/ram_block_reg_0/ENARDEN (net: qpcie_ipcore/scram_q2p_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_5) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 qpcie_ipcore/scram_q2p_inst/ram_block_reg_1 has an input control pin qpcie_ipcore/scram_q2p_inst/ram_block_reg_1/ENARDEN (net: qpcie_ipcore/scram_q2p_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_6) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_0 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_0/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_13) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_0 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_0/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_0_ENARDEN_cooolgate_en_sig_13) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_1 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_1/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_14) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_1 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_1/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_1_ENARDEN_cooolgate_en_sig_14) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_2 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_2/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_2_ENARDEN_cooolgate_en_sig_15) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ref_design/scfifo_inst/scram_inst/ram_block_reg_2 has an input control pin ref_design/scfifo_inst/scram_inst/ram_block_reg_2/ENARDEN (net: ref_design/scfifo_inst/scram_inst/ram_block_reg_2_ENARDEN_cooolgate_en_sig_15) which is driven by a register (qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_srst_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4378 ; free virtual = 16390
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 419616c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 419616c4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 419616c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 419616c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 419616c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: b4448d60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: b4448d60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f272d89c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4377 ; free virtual = 16389

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 132da245b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4376 ; free virtual = 16389

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 132da245b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4372 ; free virtual = 16384
Phase 1.2.1 Place Init Design | Checksum: 198726da7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4367 ; free virtual = 16379
Phase 1.2 Build Placer Netlist Model | Checksum: 198726da7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4367 ; free virtual = 16379

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 198726da7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4367 ; free virtual = 16379
Phase 1 Placer Initialization | Checksum: 198726da7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4367 ; free virtual = 16379

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 110c6f466

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4363 ; free virtual = 16375

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 110c6f466

Time (s): cpu = 00:01:30 ; elapsed = 00:00:54 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4362 ; free virtual = 16375

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190b461ea

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4363 ; free virtual = 16376

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1457e5151

Time (s): cpu = 00:01:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4364 ; free virtual = 16376

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1457e5151

Time (s): cpu = 00:01:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4364 ; free virtual = 16376

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c3ff1888

Time (s): cpu = 00:01:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4363 ; free virtual = 16376

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c3ff1888

Time (s): cpu = 00:01:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4364 ; free virtual = 16376

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 77be3c81

Time (s): cpu = 00:02:06 ; elapsed = 00:01:20 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4360 ; free virtual = 16372

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b7e99e96

Time (s): cpu = 00:02:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b7e99e96

Time (s): cpu = 00:02:09 ; elapsed = 00:01:23 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b7e99e96

Time (s): cpu = 00:02:16 ; elapsed = 00:01:25 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
Phase 3 Detail Placement | Checksum: b7e99e96

Time (s): cpu = 00:02:16 ; elapsed = 00:01:26 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 11d6669f8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:32 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.623. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 12aa72523

Time (s): cpu = 00:02:32 ; elapsed = 00:01:32 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
Phase 4.1 Post Commit Optimization | Checksum: 12aa72523

Time (s): cpu = 00:02:33 ; elapsed = 00:01:33 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 12aa72523

Time (s): cpu = 00:02:33 ; elapsed = 00:01:33 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 12aa72523

Time (s): cpu = 00:02:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 12aa72523

Time (s): cpu = 00:02:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 12aa72523

Time (s): cpu = 00:02:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 144ea1220

Time (s): cpu = 00:02:35 ; elapsed = 00:01:35 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 144ea1220

Time (s): cpu = 00:02:35 ; elapsed = 00:01:35 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
Ending Placer Task | Checksum: f1d874e5

Time (s): cpu = 00:02:35 ; elapsed = 00:01:35 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:39 ; elapsed = 00:01:38 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4359 ; free virtual = 16371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4269 ; free virtual = 16369
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4339 ; free virtual = 16369
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4338 ; free virtual = 16369
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4338 ; free virtual = 16369
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4336 ; free virtual = 16368
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4336 ; free virtual = 16368

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: fe5c2d51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4337 ; free virtual = 16368
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 123677efb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4337 ; free virtual = 16368
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4337 ; free virtual = 16368
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4253 ; free virtual = 16367
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4318 ; free virtual = 16368
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5093096e ConstDB: 0 ShapeSum: c9132b55 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113b26342

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4270 ; free virtual = 16320

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113b26342

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4270 ; free virtual = 16320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113b26342

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4266 ; free virtual = 16316

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113b26342

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.898 ; gain = 0.000 ; free physical = 4266 ; free virtual = 16316
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1876d573a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2595.031 ; gain = 59.133 ; free physical = 4189 ; free virtual = 16239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.607  | TNS=0.000  | WHS=-0.551 | THS=-1384.331|

Phase 2 Router Initialization | Checksum: 24bf53808

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2595.031 ; gain = 59.133 ; free physical = 4189 ; free virtual = 16239

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 126da3ed9

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4115 ; free virtual = 16165

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6995
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10e8382e2

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 176b1a4bb

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
Phase 4 Rip-up And Reroute | Checksum: 176b1a4bb

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b0d4cb72

Time (s): cpu = 00:02:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b0d4cb72

Time (s): cpu = 00:02:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b0d4cb72

Time (s): cpu = 00:02:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
Phase 5 Delay and Skew Optimization | Checksum: b0d4cb72

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f06903f3

Time (s): cpu = 00:02:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d4bb1c51

Time (s): cpu = 00:02:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
Phase 6 Post Hold Fix | Checksum: d4bb1c51

Time (s): cpu = 00:02:18 ; elapsed = 00:00:59 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: ed9684c1

Time (s): cpu = 00:02:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: ed9684c1

Time (s): cpu = 00:02:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.89761 %
  Global Horizontal Routing Utilization  = 11.1041 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: ed9684c1

Time (s): cpu = 00:02:26 ; elapsed = 00:01:01 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: ed9684c1

Time (s): cpu = 00:02:26 ; elapsed = 00:01:01 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4114 ; free virtual = 16164

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1083a14d9

Time (s): cpu = 00:02:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4113 ; free virtual = 16163

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.547  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: c34b3939

Time (s): cpu = 00:02:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4113 ; free virtual = 16163
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2669.031 ; gain = 133.133 ; free physical = 4113 ; free virtual = 16163

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 2669.238 ; gain = 133.340 ; free physical = 4113 ; free virtual = 16163
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.039 ; gain = 0.000 ; free physical = 4004 ; free virtual = 16161
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2685.043 ; gain = 15.805 ; free physical = 4088 ; free virtual = 16162
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/simple_pcie/simple_pcie.runs/impl_1/simple_pci_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.043 ; gain = 0.000 ; free physical = 4084 ; free virtual = 16161
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.051 ; gain = 24.008 ; free physical = 4071 ; free virtual = 16160
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 13:41:39 2016...
