
UE05_RFID_UART.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000036  00800100  00000e0e  00000ea2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800136  00800136  00000ed8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000ed8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000f34  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000178  00000000  00000000  00000f74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001863  00000000  00000000  000010ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b9f  00000000  00000000  0000294f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d21  00000000  00000000  000034ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003b0  00000000  00000000  00004210  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006ad  00000000  00000000  000045c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001026  00000000  00000000  00004c6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000128  00000000  00000000  00005c93  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 86 03 	jmp	0x70c	; 0x70c <__vector_18>
  4c:	0c 94 b4 03 	jmp	0x768	; 0x768 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e0       	ldi	r30, 0x0E	; 14
  7c:	fe e0       	ldi	r31, 0x0E	; 14
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 33       	cpi	r26, 0x36	; 54
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a6 e3       	ldi	r26, 0x36	; 54
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ab 37       	cpi	r26, 0x7B	; 123
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 27 01 	call	0x24e	; 0x24e <main>
  9e:	0c 94 05 07 	jmp	0xe0a	; 0xe0a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  a6:	88 b1       	in	r24, 0x08	; 8
  a8:	84 60       	ori	r24, 0x04	; 4
  aa:	88 b9       	out	0x08, r24	; 8
  ac:	00 c0       	rjmp	.+0      	; 0xae <toggle_e+0x8>
  ae:	88 b1       	in	r24, 0x08	; 8
  b0:	8b 7f       	andi	r24, 0xFB	; 251
  b2:	88 b9       	out	0x08, r24	; 8
  b4:	08 95       	ret

000000b6 <lcd_write>:
  b6:	cf 93       	push	r28
  b8:	c8 2f       	mov	r28, r24
  ba:	8a b1       	in	r24, 0x0a	; 10
  bc:	80 6f       	ori	r24, 0xF0	; 240
  be:	8a b9       	out	0x0a, r24	; 10
  c0:	88 b1       	in	r24, 0x08	; 8
  c2:	8d 7f       	andi	r24, 0xFD	; 253
  c4:	88 b9       	out	0x08, r24	; 8
  c6:	66 23       	and	r22, r22
  c8:	21 f0       	breq	.+8      	; 0xd2 <lcd_write+0x1c>
  ca:	88 b1       	in	r24, 0x08	; 8
  cc:	81 60       	ori	r24, 0x01	; 1
  ce:	88 b9       	out	0x08, r24	; 8
  d0:	03 c0       	rjmp	.+6      	; 0xd8 <lcd_write+0x22>
  d2:	88 b1       	in	r24, 0x08	; 8
  d4:	8e 7f       	andi	r24, 0xFE	; 254
  d6:	88 b9       	out	0x08, r24	; 8
  d8:	8b b1       	in	r24, 0x0b	; 11
  da:	8f 70       	andi	r24, 0x0F	; 15
  dc:	9c 2f       	mov	r25, r28
  de:	90 7f       	andi	r25, 0xF0	; 240
  e0:	89 2b       	or	r24, r25
  e2:	8b b9       	out	0x0b, r24	; 11
  e4:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
  e8:	2b b1       	in	r18, 0x0b	; 11
  ea:	30 e1       	ldi	r19, 0x10	; 16
  ec:	c3 9f       	mul	r28, r19
  ee:	c0 01       	movw	r24, r0
  f0:	11 24       	eor	r1, r1
  f2:	92 2f       	mov	r25, r18
  f4:	9f 70       	andi	r25, 0x0F	; 15
  f6:	89 2b       	or	r24, r25
  f8:	8b b9       	out	0x0b, r24	; 11
  fa:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
  fe:	8b b1       	in	r24, 0x0b	; 11
 100:	80 6f       	ori	r24, 0xF0	; 240
 102:	8b b9       	out	0x0b, r24	; 11
 104:	cf 91       	pop	r28
 106:	08 95       	ret

00000108 <lcd_read>:
 108:	88 23       	and	r24, r24
 10a:	21 f0       	breq	.+8      	; 0x114 <lcd_read+0xc>
 10c:	88 b1       	in	r24, 0x08	; 8
 10e:	81 60       	ori	r24, 0x01	; 1
 110:	88 b9       	out	0x08, r24	; 8
 112:	03 c0       	rjmp	.+6      	; 0x11a <lcd_read+0x12>
 114:	88 b1       	in	r24, 0x08	; 8
 116:	8e 7f       	andi	r24, 0xFE	; 254
 118:	88 b9       	out	0x08, r24	; 8
 11a:	88 b1       	in	r24, 0x08	; 8
 11c:	82 60       	ori	r24, 0x02	; 2
 11e:	88 b9       	out	0x08, r24	; 8
 120:	8a b1       	in	r24, 0x0a	; 10
 122:	8f 70       	andi	r24, 0x0F	; 15
 124:	8a b9       	out	0x0a, r24	; 10
 126:	88 b1       	in	r24, 0x08	; 8
 128:	84 60       	ori	r24, 0x04	; 4
 12a:	88 b9       	out	0x08, r24	; 8
 12c:	00 c0       	rjmp	.+0      	; 0x12e <lcd_read+0x26>
 12e:	29 b1       	in	r18, 0x09	; 9
 130:	88 b1       	in	r24, 0x08	; 8
 132:	8b 7f       	andi	r24, 0xFB	; 251
 134:	88 b9       	out	0x08, r24	; 8
 136:	00 c0       	rjmp	.+0      	; 0x138 <lcd_read+0x30>
 138:	88 b1       	in	r24, 0x08	; 8
 13a:	84 60       	ori	r24, 0x04	; 4
 13c:	88 b9       	out	0x08, r24	; 8
 13e:	00 c0       	rjmp	.+0      	; 0x140 <lcd_read+0x38>
 140:	99 b1       	in	r25, 0x09	; 9
 142:	88 b1       	in	r24, 0x08	; 8
 144:	8b 7f       	andi	r24, 0xFB	; 251
 146:	88 b9       	out	0x08, r24	; 8
 148:	20 7f       	andi	r18, 0xF0	; 240
 14a:	89 2f       	mov	r24, r25
 14c:	82 95       	swap	r24
 14e:	8f 70       	andi	r24, 0x0F	; 15
 150:	82 2b       	or	r24, r18
 152:	08 95       	ret

00000154 <lcd_waitbusy>:
 154:	80 e0       	ldi	r24, 0x00	; 0
 156:	0e 94 84 00 	call	0x108	; 0x108 <lcd_read>
 15a:	88 23       	and	r24, r24
 15c:	dc f3       	brlt	.-10     	; 0x154 <lcd_waitbusy>
 15e:	80 e0       	ldi	r24, 0x00	; 0
 160:	0e 94 84 00 	call	0x108	; 0x108 <lcd_read>
 164:	08 95       	ret

00000166 <lcd_command>:
 166:	cf 93       	push	r28
 168:	c8 2f       	mov	r28, r24
 16a:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_waitbusy>
 16e:	60 e0       	ldi	r22, 0x00	; 0
 170:	8c 2f       	mov	r24, r28
 172:	0e 94 5b 00 	call	0xb6	; 0xb6 <lcd_write>
 176:	cf 91       	pop	r28
 178:	08 95       	ret

0000017a <lcd_newline>:
 17a:	80 34       	cpi	r24, 0x40	; 64
 17c:	10 f4       	brcc	.+4      	; 0x182 <lcd_newline+0x8>
 17e:	80 e4       	ldi	r24, 0x40	; 64
 180:	01 c0       	rjmp	.+2      	; 0x184 <lcd_newline+0xa>
 182:	80 e0       	ldi	r24, 0x00	; 0
 184:	80 58       	subi	r24, 0x80	; 128
 186:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
 18a:	08 95       	ret

0000018c <lcd_clrscr>:
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
 192:	08 95       	ret

00000194 <lcd_putc>:
 194:	cf 93       	push	r28
 196:	c8 2f       	mov	r28, r24
 198:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_waitbusy>
 19c:	ca 30       	cpi	r28, 0x0A	; 10
 19e:	19 f4       	brne	.+6      	; 0x1a6 <lcd_putc+0x12>
 1a0:	0e 94 bd 00 	call	0x17a	; 0x17a <lcd_newline>
 1a4:	04 c0       	rjmp	.+8      	; 0x1ae <lcd_putc+0x1a>
 1a6:	61 e0       	ldi	r22, 0x01	; 1
 1a8:	8c 2f       	mov	r24, r28
 1aa:	0e 94 5b 00 	call	0xb6	; 0xb6 <lcd_write>
 1ae:	cf 91       	pop	r28
 1b0:	08 95       	ret

000001b2 <lcd_puts>:
 1b2:	cf 93       	push	r28
 1b4:	df 93       	push	r29
 1b6:	fc 01       	movw	r30, r24
 1b8:	03 c0       	rjmp	.+6      	; 0x1c0 <lcd_puts+0xe>
 1ba:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_putc>
 1be:	fe 01       	movw	r30, r28
 1c0:	ef 01       	movw	r28, r30
 1c2:	21 96       	adiw	r28, 0x01	; 1
 1c4:	80 81       	ld	r24, Z
 1c6:	81 11       	cpse	r24, r1
 1c8:	f8 cf       	rjmp	.-16     	; 0x1ba <lcd_puts+0x8>
 1ca:	df 91       	pop	r29
 1cc:	cf 91       	pop	r28
 1ce:	08 95       	ret

000001d0 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1d0:	cf 93       	push	r28
 1d2:	c8 2f       	mov	r28, r24
#if LCD_IO_MODE
    /*
     *  Initialize LCD to 4 bit I/O mode
     */

    DDR(LCD_DATA_PORT) |= 0xF0;
 1d4:	8a b1       	in	r24, 0x0a	; 10
 1d6:	80 6f       	ori	r24, 0xF0	; 240
 1d8:	8a b9       	out	0x0a, r24	; 10
    DDR(LCD_RS_PORT) |= _BV(LCD_RS_PIN);
 1da:	87 b1       	in	r24, 0x07	; 7
 1dc:	81 60       	ori	r24, 0x01	; 1
 1de:	87 b9       	out	0x07, r24	; 7
    lcd_rs_low();
 1e0:	88 b1       	in	r24, 0x08	; 8
 1e2:	8e 7f       	andi	r24, 0xFE	; 254
 1e4:	88 b9       	out	0x08, r24	; 8
    DDR(LCD_RW_PORT) |= _BV(LCD_RW_PIN);
 1e6:	87 b1       	in	r24, 0x07	; 7
 1e8:	82 60       	ori	r24, 0x02	; 2
 1ea:	87 b9       	out	0x07, r24	; 7
    lcd_rw_low();
 1ec:	88 b1       	in	r24, 0x08	; 8
 1ee:	8d 7f       	andi	r24, 0xFD	; 253
 1f0:	88 b9       	out	0x08, r24	; 8
    DDR(LCD_E_PORT) |= _BV(LCD_E_PIN);
 1f2:	87 b1       	in	r24, 0x07	; 7
 1f4:	84 60       	ori	r24, 0x04	; 4
 1f6:	87 b9       	out	0x07, r24	; 7
    lcd_e_low();
 1f8:	88 b1       	in	r24, 0x08	; 8
 1fa:	8b 7f       	andi	r24, 0xFB	; 251
 1fc:	88 b9       	out	0x08, r24	; 8
    delay(16000);                           /* wait 16ms after power-on     */

    /* initial write to lcd is 8bit */
    set_data(LCD_FUNCTION_8BIT_1LINE);
 1fe:	8b b1       	in	r24, 0x0b	; 11
 200:	8f 70       	andi	r24, 0x0F	; 15
 202:	80 63       	ori	r24, 0x30	; 48
 204:	8b b9       	out	0x0b, r24	; 11

    lcd_e_toggle();
 206:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
    delay(4992);         /* delay, busy flag can't be checked here */

    set_data(LCD_FUNCTION_8BIT_1LINE);
 20a:	8b b1       	in	r24, 0x0b	; 11
 20c:	8f 70       	andi	r24, 0x0F	; 15
 20e:	80 63       	ori	r24, 0x30	; 48
 210:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 212:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
    delay(64);           /* delay, busy flag can't be checked here */

    set_data(LCD_FUNCTION_8BIT_1LINE);
 216:	8b b1       	in	r24, 0x0b	; 11
 218:	8f 70       	andi	r24, 0x0F	; 15
 21a:	80 63       	ori	r24, 0x30	; 48
 21c:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 21e:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
    delay(64);           /* delay, busy flag can't be checked here */

    set_data(LCD_FUNCTION_4BIT_1LINE); /* set IO mode to 4bit */
 222:	8b b1       	in	r24, 0x0b	; 11
 224:	8f 70       	andi	r24, 0x0F	; 15
 226:	80 62       	ori	r24, 0x20	; 32
 228:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 22a:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
    lcd_write(LCD_FUNCTION_8BIT_1LINE,0);   /* function set: 8bit interface */
    delay(64);                              /* wait 64us                    */
    lcd_write(LCD_FUNCTION_8BIT_1LINE,0);   /* function set: 8bit interface */
    delay(64);                              /* wait 64us                    */
#endif
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 22e:	88 e2       	ldi	r24, 0x28	; 40
 230:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 234:	88 e0       	ldi	r24, 0x08	; 8
 236:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    lcd_clrscr();                           /* display clear                */
 23a:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 23e:	86 e0       	ldi	r24, 0x06	; 6
 240:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 244:	8c 2f       	mov	r24, r28
 246:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>

}/* lcd_init */
 24a:	cf 91       	pop	r28
 24c:	08 95       	ret

0000024e <main>:
#include "spi.h"

#include "uart.h"

int main(void)
{
 24e:	cf 93       	push	r28
 250:	df 93       	push	r29
 252:	cd b7       	in	r28, 0x3d	; 61
 254:	de b7       	in	r29, 0x3e	; 62
 256:	a5 97       	sbiw	r28, 0x25	; 37
 258:	0f b6       	in	r0, 0x3f	; 63
 25a:	f8 94       	cli
 25c:	de bf       	out	0x3e, r29	; 62
 25e:	0f be       	out	0x3f, r0	; 63
 260:	cd bf       	out	0x3d, r28	; 61
	lcd_init(LCD_DISP_ON);
 262:	8c e0       	ldi	r24, 0x0C	; 12
 264:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <lcd_init>
	
	// DDD2 Ausgang
	DDRD |= (1<<DDD2);
 268:	8a b1       	in	r24, 0x0a	; 10
 26a:	84 60       	ori	r24, 0x04	; 4
 26c:	8a b9       	out	0x0a, r24	; 10
	
	lcd_puts("starting...");
 26e:	80 e0       	ldi	r24, 0x00	; 0
 270:	91 e0       	ldi	r25, 0x01	; 1
 272:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 276:	2f ef       	ldi	r18, 0xFF	; 255
 278:	80 e7       	ldi	r24, 0x70	; 112
 27a:	92 e0       	ldi	r25, 0x02	; 2
 27c:	21 50       	subi	r18, 0x01	; 1
 27e:	80 40       	sbci	r24, 0x00	; 0
 280:	90 40       	sbci	r25, 0x00	; 0
 282:	e1 f7       	brne	.-8      	; 0x27c <main+0x2e>
 284:	00 c0       	rjmp	.+0      	; 0x286 <main+0x38>
 286:	00 00       	nop
	_delay_ms(50);
	
	// Initialisierung des UART mit BAUD Rate 9600 (braucht unser ATMEGA so) + gleiche Taktrate 16MHz
	uart_init(UART_BAUD_SELECT(9600UL,F_CPU));
 288:	87 e6       	ldi	r24, 0x67	; 103
 28a:	90 e0       	ldi	r25, 0x00	; 0
 28c:	0e 94 de 03 	call	0x7bc	; 0x7bc <uart_init>
	
	spi_init();
 290:	0e 94 79 03 	call	0x6f2	; 0x6f2 <spi_init>
	mfrc522_init();
 294:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <mfrc522_init>

	lcd_clrscr();
 298:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_clrscr>
	lcd_puts("ready ...");
 29c:	8c e0       	ldi	r24, 0x0C	; 12
 29e:	91 e0       	ldi	r25, 0x01	; 1
 2a0:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
 2a4:	2f ef       	ldi	r18, 0xFF	; 255
 2a6:	89 e6       	ldi	r24, 0x69	; 105
 2a8:	98 e1       	ldi	r25, 0x18	; 24
 2aa:	21 50       	subi	r18, 0x01	; 1
 2ac:	80 40       	sbci	r24, 0x00	; 0
 2ae:	90 40       	sbci	r25, 0x00	; 0
 2b0:	e1 f7       	brne	.-8      	; 0x2aa <main+0x5c>
 2b2:	00 c0       	rjmp	.+0      	; 0x2b4 <main+0x66>
 2b4:	00 00       	nop
	_delay_ms(500);
	
	// Aktivierung Interrupts für UART
	sei();
 2b6:	78 94       	sei
		uint8_t status;
		uint8_t card_str[MAX_LEN];
		uint8_t card_serial[5]; // Serial number is 5 bytes

		// Check for card presence
		status = mfrc522_request(PICC_REQIDL, card_str);
 2b8:	be 01       	movw	r22, r28
 2ba:	6f 5e       	subi	r22, 0xEF	; 239
 2bc:	7f 4f       	sbci	r23, 0xFF	; 255
 2be:	86 e2       	ldi	r24, 0x26	; 38
 2c0:	0e 94 08 03 	call	0x610	; 0x610 <mfrc522_request>
		if (status == CARD_FOUND) {
 2c4:	81 30       	cpi	r24, 0x01	; 1
 2c6:	09 f0       	breq	.+2      	; 0x2ca <main+0x7c>
 2c8:	4b c0       	rjmp	.+150    	; 0x360 <main+0x112>

			lcd_clrscr();
 2ca:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_clrscr>
			lcd_puts("found card ...");
 2ce:	86 e1       	ldi	r24, 0x16	; 22
 2d0:	91 e0       	ldi	r25, 0x01	; 1
 2d2:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
 2d6:	2f ef       	ldi	r18, 0xFF	; 255
 2d8:	89 e6       	ldi	r24, 0x69	; 105
 2da:	98 e1       	ldi	r25, 0x18	; 24
 2dc:	21 50       	subi	r18, 0x01	; 1
 2de:	80 40       	sbci	r24, 0x00	; 0
 2e0:	90 40       	sbci	r25, 0x00	; 0
 2e2:	e1 f7       	brne	.-8      	; 0x2dc <main+0x8e>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <main+0x98>
 2e6:	00 00       	nop
			_delay_ms(500);

			// Get the card's serial number
			status = mfrc522_get_card_serial(card_serial);
 2e8:	ce 01       	movw	r24, r28
 2ea:	81 96       	adiw	r24, 0x21	; 33
 2ec:	0e 94 3d 03 	call	0x67a	; 0x67a <mfrc522_get_card_serial>
			if (status == CARD_FOUND) {
 2f0:	81 30       	cpi	r24, 0x01	; 1
 2f2:	b1 f5       	brne	.+108    	; 0x360 <main+0x112>
				
				// make sound
				PORTD |= (1<<PORTD2);
 2f4:	8b b1       	in	r24, 0x0b	; 11
 2f6:	84 60       	ori	r24, 0x04	; 4
 2f8:	8b b9       	out	0x0b, r24	; 11
				
				// If a card is found, display the serial number on the LCD
				char buffer[16];
				sprintf(buffer, "ID: %X%X%X%X%X\n", card_serial[0], card_serial[1], card_serial[2], card_serial[3], card_serial[4]);
 2fa:	4d a1       	ldd	r20, Y+37	; 0x25
 2fc:	3c a1       	ldd	r19, Y+36	; 0x24
 2fe:	2b a1       	ldd	r18, Y+35	; 0x23
 300:	9a a1       	ldd	r25, Y+34	; 0x22
 302:	89 a1       	ldd	r24, Y+33	; 0x21
 304:	1f 92       	push	r1
 306:	4f 93       	push	r20
 308:	1f 92       	push	r1
 30a:	3f 93       	push	r19
 30c:	1f 92       	push	r1
 30e:	2f 93       	push	r18
 310:	1f 92       	push	r1
 312:	9f 93       	push	r25
 314:	1f 92       	push	r1
 316:	8f 93       	push	r24
 318:	85 e2       	ldi	r24, 0x25	; 37
 31a:	91 e0       	ldi	r25, 0x01	; 1
 31c:	9f 93       	push	r25
 31e:	8f 93       	push	r24
 320:	8e 01       	movw	r16, r28
 322:	0f 5f       	subi	r16, 0xFF	; 255
 324:	1f 4f       	sbci	r17, 0xFF	; 255
 326:	1f 93       	push	r17
 328:	0f 93       	push	r16
 32a:	0e 94 1b 04 	call	0x836	; 0x836 <sprintf>
				lcd_clrscr();
 32e:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_clrscr>
				lcd_puts(buffer);
 332:	c8 01       	movw	r24, r16
 334:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
				
				// Senden über UART
				uart_puts(buffer);
 338:	c8 01       	movw	r24, r16
 33a:	0e 94 0e 04 	call	0x81c	; 0x81c <uart_puts>
 33e:	2f ef       	ldi	r18, 0xFF	; 255
 340:	81 ee       	ldi	r24, 0xE1	; 225
 342:	94 e0       	ldi	r25, 0x04	; 4
 344:	21 50       	subi	r18, 0x01	; 1
 346:	80 40       	sbci	r24, 0x00	; 0
 348:	90 40       	sbci	r25, 0x00	; 0
 34a:	e1 f7       	brne	.-8      	; 0x344 <main+0xf6>
 34c:	00 c0       	rjmp	.+0      	; 0x34e <main+0x100>
 34e:	00 00       	nop
				
				_delay_ms(100);
				PORTD &= ~(1<<PORTD2);
 350:	8b b1       	in	r24, 0x0b	; 11
 352:	8b 7f       	andi	r24, 0xFB	; 251
 354:	8b b9       	out	0x0b, r24	; 11
 356:	0f b6       	in	r0, 0x3f	; 63
 358:	f8 94       	cli
 35a:	de bf       	out	0x3e, r29	; 62
 35c:	0f be       	out	0x3f, r0	; 63
 35e:	cd bf       	out	0x3d, r28	; 61
 360:	9f ef       	ldi	r25, 0xFF	; 255
 362:	29 e6       	ldi	r18, 0x69	; 105
 364:	88 e1       	ldi	r24, 0x18	; 24
 366:	91 50       	subi	r25, 0x01	; 1
 368:	20 40       	sbci	r18, 0x00	; 0
 36a:	80 40       	sbci	r24, 0x00	; 0
 36c:	e1 f7       	brne	.-8      	; 0x366 <main+0x118>
 36e:	00 c0       	rjmp	.+0      	; 0x370 <main+0x122>
 370:	00 00       	nop
			}
		}
		_delay_ms(500);
	}
 372:	a2 cf       	rjmp	.-188    	; 0x2b8 <main+0x6a>

00000374 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
 374:	cf 93       	push	r28
 376:	c6 2f       	mov	r28, r22
	ENABLE_CHIP();
 378:	95 b1       	in	r25, 0x05	; 5
 37a:	9b 7f       	andi	r25, 0xFB	; 251
 37c:	95 b9       	out	0x05, r25	; 5
	spi_transmit((reg<<1)&0x7E);
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	88 0f       	add	r24, r24
 382:	99 1f       	adc	r25, r25
 384:	8e 77       	andi	r24, 0x7E	; 126
 386:	0e 94 80 03 	call	0x700	; 0x700 <spi_transmit>
	spi_transmit(data);
 38a:	8c 2f       	mov	r24, r28
 38c:	0e 94 80 03 	call	0x700	; 0x700 <spi_transmit>
	DISABLE_CHIP();
 390:	85 b1       	in	r24, 0x05	; 5
 392:	84 60       	ori	r24, 0x04	; 4
 394:	85 b9       	out	0x05, r24	; 5
}
 396:	cf 91       	pop	r28
 398:	08 95       	ret

0000039a <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
	uint8_t data;	
	ENABLE_CHIP();
 39a:	95 b1       	in	r25, 0x05	; 5
 39c:	9b 7f       	andi	r25, 0xFB	; 251
 39e:	95 b9       	out	0x05, r25	; 5
	spi_transmit(((reg<<1)&0x7E)|0x80);
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	88 0f       	add	r24, r24
 3a4:	99 1f       	adc	r25, r25
 3a6:	8e 77       	andi	r24, 0x7E	; 126
 3a8:	80 68       	ori	r24, 0x80	; 128
 3aa:	0e 94 80 03 	call	0x700	; 0x700 <spi_transmit>
	data = spi_transmit(0x00);
 3ae:	80 e0       	ldi	r24, 0x00	; 0
 3b0:	0e 94 80 03 	call	0x700	; 0x700 <spi_transmit>
	DISABLE_CHIP();
 3b4:	95 b1       	in	r25, 0x05	; 5
 3b6:	94 60       	ori	r25, 0x04	; 4
 3b8:	95 b9       	out	0x05, r25	; 5
	return data;
}
 3ba:	08 95       	ret

000003bc <mfrc522_reset>:

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
 3bc:	6f e0       	ldi	r22, 0x0F	; 15
 3be:	81 e0       	ldi	r24, 0x01	; 1
 3c0:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
 3c4:	08 95       	ret

000003c6 <mfrc522_init>:
#endif

void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();
 3c6:	0e 94 de 01 	call	0x3bc	; 0x3bc <mfrc522_reset>
	
	mfrc522_write(TModeReg, 0x8D);
 3ca:	6d e8       	ldi	r22, 0x8D	; 141
 3cc:	8a e2       	ldi	r24, 0x2A	; 42
 3ce:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);
 3d2:	6e e3       	ldi	r22, 0x3E	; 62
 3d4:	8b e2       	ldi	r24, 0x2B	; 43
 3d6:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30);   
 3da:	6e e1       	ldi	r22, 0x1E	; 30
 3dc:	8c e2       	ldi	r24, 0x2C	; 44
 3de:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	
 3e2:	60 e0       	ldi	r22, 0x00	; 0
 3e4:	8d e2       	ldi	r24, 0x2D	; 45
 3e6:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	
 3ea:	60 e4       	ldi	r22, 0x40	; 64
 3ec:	85 e1       	ldi	r24, 0x15	; 21
 3ee:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);
 3f2:	6d e3       	ldi	r22, 0x3D	; 61
 3f4:	81 e1       	ldi	r24, 0x11	; 17
 3f6:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
 3fa:	84 e1       	ldi	r24, 0x14	; 20
 3fc:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
	if(!(byte&0x03))
 400:	98 2f       	mov	r25, r24
 402:	93 70       	andi	r25, 0x03	; 3
 404:	29 f4       	brne	.+10     	; 0x410 <__EEPROM_REGION_LENGTH__+0x10>
	{
		mfrc522_write(TxControlReg,byte|0x03);
 406:	68 2f       	mov	r22, r24
 408:	63 60       	ori	r22, 0x03	; 3
 40a:	84 e1       	ldi	r24, 0x14	; 20
 40c:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
 410:	08 95       	ret

00000412 <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
 412:	4f 92       	push	r4
 414:	5f 92       	push	r5
 416:	6f 92       	push	r6
 418:	7f 92       	push	r7
 41a:	8f 92       	push	r8
 41c:	9f 92       	push	r9
 41e:	af 92       	push	r10
 420:	bf 92       	push	r11
 422:	cf 92       	push	r12
 424:	df 92       	push	r13
 426:	ef 92       	push	r14
 428:	ff 92       	push	r15
 42a:	0f 93       	push	r16
 42c:	1f 93       	push	r17
 42e:	cf 93       	push	r28
 430:	df 93       	push	r29
 432:	d8 2f       	mov	r29, r24
 434:	7b 01       	movw	r14, r22
 436:	c4 2f       	mov	r28, r20
 438:	59 01       	movw	r10, r18
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
 43a:	8c 30       	cpi	r24, 0x0C	; 12
 43c:	29 f0       	breq	.+10     	; 0x448 <mfrc522_to_card+0x36>
 43e:	8e 30       	cpi	r24, 0x0E	; 14
 440:	61 f0       	breq	.+24     	; 0x45a <mfrc522_to_card+0x48>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
 442:	91 2c       	mov	r9, r1
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
 444:	81 2c       	mov	r8, r1
 446:	10 c0       	rjmp	.+32     	; 0x468 <mfrc522_to_card+0x56>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
 448:	0f 2e       	mov	r0, r31
 44a:	f0 e3       	ldi	r31, 0x30	; 48
 44c:	9f 2e       	mov	r9, r31
 44e:	f0 2d       	mov	r31, r0
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
 450:	0f 2e       	mov	r0, r31
 452:	f7 e7       	ldi	r31, 0x77	; 119
 454:	8f 2e       	mov	r8, r31
 456:	f0 2d       	mov	r31, r0
			waitIRq = 0x30;
			break;
 458:	07 c0       	rjmp	.+14     	; 0x468 <mfrc522_to_card+0x56>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
 45a:	68 94       	set
 45c:	99 24       	eor	r9, r9
 45e:	94 f8       	bld	r9, 4

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
 460:	0f 2e       	mov	r0, r31
 462:	f2 e1       	ldi	r31, 0x12	; 18
 464:	8f 2e       	mov	r8, r31
 466:	f0 2d       	mov	r31, r0
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
 468:	84 e0       	ldi	r24, 0x04	; 4
 46a:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
 46e:	68 2f       	mov	r22, r24
 470:	6f 77       	andi	r22, 0x7F	; 127
 472:	84 e0       	ldi	r24, 0x04	; 4
 474:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
 478:	8a e0       	ldi	r24, 0x0A	; 10
 47a:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
 47e:	68 2f       	mov	r22, r24
 480:	60 68       	ori	r22, 0x80	; 128
 482:	8a e0       	ldi	r24, 0x0A	; 10
 484:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
 488:	60 e0       	ldi	r22, 0x00	; 0
 48a:	81 e0       	ldi	r24, 0x01	; 1
 48c:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 490:	41 2c       	mov	r4, r1
 492:	51 2c       	mov	r5, r1
 494:	32 01       	movw	r6, r4
 496:	0c c0       	rjmp	.+24     	; 0x4b0 <mfrc522_to_card+0x9e>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
 498:	f7 01       	movw	r30, r14
 49a:	e4 0d       	add	r30, r4
 49c:	f5 1d       	adc	r31, r5
 49e:	60 81       	ld	r22, Z
 4a0:	89 e0       	ldi	r24, 0x09	; 9
 4a2:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 4a6:	8f ef       	ldi	r24, 0xFF	; 255
 4a8:	48 1a       	sub	r4, r24
 4aa:	58 0a       	sbc	r5, r24
 4ac:	68 0a       	sbc	r6, r24
 4ae:	78 0a       	sbc	r7, r24
 4b0:	8c 2f       	mov	r24, r28
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	a0 e0       	ldi	r26, 0x00	; 0
 4b6:	b0 e0       	ldi	r27, 0x00	; 0
 4b8:	48 16       	cp	r4, r24
 4ba:	59 06       	cpc	r5, r25
 4bc:	6a 06       	cpc	r6, r26
 4be:	7b 06       	cpc	r7, r27
 4c0:	58 f3       	brcs	.-42     	; 0x498 <mfrc522_to_card+0x86>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
 4c2:	6d 2f       	mov	r22, r29
 4c4:	81 e0       	ldi	r24, 0x01	; 1
 4c6:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    if (cmd == Transceive_CMD)
 4ca:	dc 30       	cpi	r29, 0x0C	; 12
 4cc:	41 f4       	brne	.+16     	; 0x4de <mfrc522_to_card+0xcc>
    {    
		n=mfrc522_read(BitFramingReg);
 4ce:	8d e0       	ldi	r24, 0x0D	; 13
 4d0:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
 4d4:	68 2f       	mov	r22, r24
 4d6:	60 68       	ori	r22, 0x80	; 128
 4d8:	8d e0       	ldi	r24, 0x0D	; 13
 4da:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 4de:	0f 2e       	mov	r0, r31
 4e0:	f0 ed       	ldi	r31, 0xD0	; 208
 4e2:	cf 2e       	mov	r12, r31
 4e4:	f7 e0       	ldi	r31, 0x07	; 7
 4e6:	df 2e       	mov	r13, r31
 4e8:	e1 2c       	mov	r14, r1
 4ea:	f1 2c       	mov	r15, r1
 4ec:	f0 2d       	mov	r31, r0
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
 4ee:	84 e0       	ldi	r24, 0x04	; 4
 4f0:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
 4f4:	c8 2f       	mov	r28, r24
        i--;
 4f6:	e1 e0       	ldi	r30, 0x01	; 1
 4f8:	ce 1a       	sub	r12, r30
 4fa:	d1 08       	sbc	r13, r1
 4fc:	e1 08       	sbc	r14, r1
 4fe:	f1 08       	sbc	r15, r1
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 500:	29 f0       	breq	.+10     	; 0x50c <mfrc522_to_card+0xfa>
 502:	80 fd       	sbrc	r24, 0
 504:	03 c0       	rjmp	.+6      	; 0x50c <mfrc522_to_card+0xfa>
 506:	89 2d       	mov	r24, r9
 508:	8c 23       	and	r24, r28
 50a:	89 f3       	breq	.-30     	; 0x4ee <mfrc522_to_card+0xdc>

	tmp=mfrc522_read(BitFramingReg);
 50c:	8d e0       	ldi	r24, 0x0D	; 13
 50e:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
 512:	68 2f       	mov	r22, r24
 514:	6f 77       	andi	r22, 0x7F	; 127
 516:	8d e0       	ldi	r24, 0x0D	; 13
 518:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
	
    if (i != 0)
 51c:	cd 28       	or	r12, r13
 51e:	ce 28       	or	r12, r14
 520:	cf 28       	or	r12, r15
 522:	09 f4       	brne	.+2      	; 0x526 <mfrc522_to_card+0x114>
 524:	60 c0       	rjmp	.+192    	; 0x5e6 <mfrc522_to_card+0x1d4>
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 526:	86 e0       	ldi	r24, 0x06	; 6
 528:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
 52c:	8b 71       	andi	r24, 0x1B	; 27
 52e:	09 f0       	breq	.+2      	; 0x532 <mfrc522_to_card+0x120>
 530:	5c c0       	rjmp	.+184    	; 0x5ea <mfrc522_to_card+0x1d8>
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
 532:	c8 21       	and	r28, r8
 534:	c0 fd       	sbrc	r28, 0
 536:	02 c0       	rjmp	.+4      	; 0x53c <mfrc522_to_card+0x12a>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
 538:	c1 e0       	ldi	r28, 0x01	; 1
 53a:	01 c0       	rjmp	.+2      	; 0x53e <mfrc522_to_card+0x12c>
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
 53c:	c2 e0       	ldi	r28, 0x02	; 2
			}

            if (cmd == Transceive_CMD)
 53e:	dc 30       	cpi	r29, 0x0C	; 12
 540:	09 f0       	breq	.+2      	; 0x544 <mfrc522_to_card+0x132>
 542:	54 c0       	rjmp	.+168    	; 0x5ec <mfrc522_to_card+0x1da>
            {
               	n = mfrc522_read(FIFOLevelReg);
 544:	8a e0       	ldi	r24, 0x0A	; 10
 546:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
 54a:	d8 2f       	mov	r29, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
 54c:	8c e0       	ldi	r24, 0x0C	; 12
 54e:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
 552:	28 2f       	mov	r18, r24
 554:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
 556:	a9 f0       	breq	.+42     	; 0x582 <mfrc522_to_card+0x170>
                {   
					*back_data_len = (n-1)*8 + lastBits;   
 558:	8d 2f       	mov	r24, r29
 55a:	90 e0       	ldi	r25, 0x00	; 0
 55c:	01 97       	sbiw	r24, 0x01	; 1
 55e:	88 0f       	add	r24, r24
 560:	99 1f       	adc	r25, r25
 562:	88 0f       	add	r24, r24
 564:	99 1f       	adc	r25, r25
 566:	88 0f       	add	r24, r24
 568:	99 1f       	adc	r25, r25
 56a:	82 0f       	add	r24, r18
 56c:	91 1d       	adc	r25, r1
 56e:	09 2e       	mov	r0, r25
 570:	00 0c       	add	r0, r0
 572:	aa 0b       	sbc	r26, r26
 574:	bb 0b       	sbc	r27, r27
 576:	f8 01       	movw	r30, r16
 578:	80 83       	st	Z, r24
 57a:	91 83       	std	Z+1, r25	; 0x01
 57c:	a2 83       	std	Z+2, r26	; 0x02
 57e:	b3 83       	std	Z+3, r27	; 0x03
 580:	11 c0       	rjmp	.+34     	; 0x5a4 <mfrc522_to_card+0x192>
				}
                else
                {   
					*back_data_len = n*8;   
 582:	8d 2f       	mov	r24, r29
 584:	90 e0       	ldi	r25, 0x00	; 0
 586:	88 0f       	add	r24, r24
 588:	99 1f       	adc	r25, r25
 58a:	88 0f       	add	r24, r24
 58c:	99 1f       	adc	r25, r25
 58e:	88 0f       	add	r24, r24
 590:	99 1f       	adc	r25, r25
 592:	09 2e       	mov	r0, r25
 594:	00 0c       	add	r0, r0
 596:	aa 0b       	sbc	r26, r26
 598:	bb 0b       	sbc	r27, r27
 59a:	f8 01       	movw	r30, r16
 59c:	80 83       	st	Z, r24
 59e:	91 83       	std	Z+1, r25	; 0x01
 5a0:	a2 83       	std	Z+2, r26	; 0x02
 5a2:	b3 83       	std	Z+3, r27	; 0x03
				}

                if (n == 0)
 5a4:	d1 11       	cpse	r29, r1
 5a6:	01 c0       	rjmp	.+2      	; 0x5aa <mfrc522_to_card+0x198>
                {   
					n = 1;    
 5a8:	d1 e0       	ldi	r29, 0x01	; 1
				}
                if (n > MAX_LEN)
 5aa:	d1 31       	cpi	r29, 0x11	; 17
 5ac:	08 f0       	brcs	.+2      	; 0x5b0 <mfrc522_to_card+0x19e>
                {   
					n = MAX_LEN;   
 5ae:	d0 e1       	ldi	r29, 0x10	; 16
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
 5b0:	c1 2c       	mov	r12, r1
 5b2:	d1 2c       	mov	r13, r1
 5b4:	76 01       	movw	r14, r12
 5b6:	0d c0       	rjmp	.+26     	; 0x5d2 <mfrc522_to_card+0x1c0>
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
 5b8:	85 01       	movw	r16, r10
 5ba:	0c 0d       	add	r16, r12
 5bc:	1d 1d       	adc	r17, r13
 5be:	89 e0       	ldi	r24, 0x09	; 9
 5c0:	0e 94 cd 01 	call	0x39a	; 0x39a <mfrc522_read>
 5c4:	f8 01       	movw	r30, r16
 5c6:	80 83       	st	Z, r24
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
 5c8:	ff ef       	ldi	r31, 0xFF	; 255
 5ca:	cf 1a       	sub	r12, r31
 5cc:	df 0a       	sbc	r13, r31
 5ce:	ef 0a       	sbc	r14, r31
 5d0:	ff 0a       	sbc	r15, r31
 5d2:	8d 2f       	mov	r24, r29
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	a0 e0       	ldi	r26, 0x00	; 0
 5d8:	b0 e0       	ldi	r27, 0x00	; 0
 5da:	c8 16       	cp	r12, r24
 5dc:	d9 06       	cpc	r13, r25
 5de:	ea 06       	cpc	r14, r26
 5e0:	fb 06       	cpc	r15, r27
 5e2:	50 f3       	brcs	.-44     	; 0x5b8 <mfrc522_to_card+0x1a6>
 5e4:	03 c0       	rjmp	.+6      	; 0x5ec <mfrc522_to_card+0x1da>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
 5e6:	c3 e0       	ldi	r28, 0x03	; 3
 5e8:	01 c0       	rjmp	.+2      	; 0x5ec <mfrc522_to_card+0x1da>
				}
            }
        }
        else
        {   
			status = ERROR;  
 5ea:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
 5ec:	8c 2f       	mov	r24, r28
 5ee:	df 91       	pop	r29
 5f0:	cf 91       	pop	r28
 5f2:	1f 91       	pop	r17
 5f4:	0f 91       	pop	r16
 5f6:	ff 90       	pop	r15
 5f8:	ef 90       	pop	r14
 5fa:	df 90       	pop	r13
 5fc:	cf 90       	pop	r12
 5fe:	bf 90       	pop	r11
 600:	af 90       	pop	r10
 602:	9f 90       	pop	r9
 604:	8f 90       	pop	r8
 606:	7f 90       	pop	r7
 608:	6f 90       	pop	r6
 60a:	5f 90       	pop	r5
 60c:	4f 90       	pop	r4
 60e:	08 95       	ret

00000610 <mfrc522_request>:
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
 610:	ef 92       	push	r14
 612:	ff 92       	push	r15
 614:	0f 93       	push	r16
 616:	1f 93       	push	r17
 618:	cf 93       	push	r28
 61a:	df 93       	push	r29
 61c:	00 d0       	rcall	.+0      	; 0x61e <mfrc522_request+0xe>
 61e:	00 d0       	rcall	.+0      	; 0x620 <mfrc522_request+0x10>
 620:	cd b7       	in	r28, 0x3d	; 61
 622:	de b7       	in	r29, 0x3e	; 62
 624:	18 2f       	mov	r17, r24
 626:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
 628:	67 e0       	ldi	r22, 0x07	; 7
 62a:	8d e0       	ldi	r24, 0x0D	; 13
 62c:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
	
	tag_type[0] = req_mode;
 630:	f7 01       	movw	r30, r14
 632:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
 634:	8e 01       	movw	r16, r28
 636:	0f 5f       	subi	r16, 0xFF	; 255
 638:	1f 4f       	sbci	r17, 0xFF	; 255
 63a:	97 01       	movw	r18, r14
 63c:	41 e0       	ldi	r20, 0x01	; 1
 63e:	b7 01       	movw	r22, r14
 640:	8c e0       	ldi	r24, 0x0C	; 12
 642:	0e 94 09 02 	call	0x412	; 0x412 <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
 646:	81 30       	cpi	r24, 0x01	; 1
 648:	51 f4       	brne	.+20     	; 0x65e <mfrc522_request+0x4e>
 64a:	49 81       	ldd	r20, Y+1	; 0x01
 64c:	5a 81       	ldd	r21, Y+2	; 0x02
 64e:	6b 81       	ldd	r22, Y+3	; 0x03
 650:	7c 81       	ldd	r23, Y+4	; 0x04
 652:	40 31       	cpi	r20, 0x10	; 16
 654:	51 05       	cpc	r21, r1
 656:	61 05       	cpc	r22, r1
 658:	71 05       	cpc	r23, r1
 65a:	19 f4       	brne	.+6      	; 0x662 <mfrc522_request+0x52>
 65c:	03 c0       	rjmp	.+6      	; 0x664 <mfrc522_request+0x54>
	{    
		status = ERROR;
 65e:	83 e0       	ldi	r24, 0x03	; 3
 660:	01 c0       	rjmp	.+2      	; 0x664 <mfrc522_request+0x54>
 662:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
 664:	0f 90       	pop	r0
 666:	0f 90       	pop	r0
 668:	0f 90       	pop	r0
 66a:	0f 90       	pop	r0
 66c:	df 91       	pop	r29
 66e:	cf 91       	pop	r28
 670:	1f 91       	pop	r17
 672:	0f 91       	pop	r16
 674:	ff 90       	pop	r15
 676:	ef 90       	pop	r14
 678:	08 95       	ret

0000067a <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
 67a:	ef 92       	push	r14
 67c:	ff 92       	push	r15
 67e:	0f 93       	push	r16
 680:	1f 93       	push	r17
 682:	cf 93       	push	r28
 684:	df 93       	push	r29
 686:	00 d0       	rcall	.+0      	; 0x688 <mfrc522_get_card_serial+0xe>
 688:	00 d0       	rcall	.+0      	; 0x68a <mfrc522_get_card_serial+0x10>
 68a:	cd b7       	in	r28, 0x3d	; 61
 68c:	de b7       	in	r29, 0x3e	; 62
 68e:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 690:	60 e0       	ldi	r22, 0x00	; 0
 692:	8d e0       	ldi	r24, 0x0D	; 13
 694:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
 698:	83 e9       	ldi	r24, 0x93	; 147
 69a:	f7 01       	movw	r30, r14
 69c:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
 69e:	80 e2       	ldi	r24, 0x20	; 32
 6a0:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
 6a2:	8e 01       	movw	r16, r28
 6a4:	0f 5f       	subi	r16, 0xFF	; 255
 6a6:	1f 4f       	sbci	r17, 0xFF	; 255
 6a8:	97 01       	movw	r18, r14
 6aa:	42 e0       	ldi	r20, 0x02	; 2
 6ac:	b7 01       	movw	r22, r14
 6ae:	8c e0       	ldi	r24, 0x0C	; 12
 6b0:	0e 94 09 02 	call	0x412	; 0x412 <mfrc522_to_card>

    if (status == CARD_FOUND)
 6b4:	81 30       	cpi	r24, 0x01	; 1
 6b6:	91 f4       	brne	.+36     	; 0x6dc <mfrc522_get_card_serial+0x62>
 6b8:	07 c0       	rjmp	.+14     	; 0x6c8 <mfrc522_get_card_serial+0x4e>
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
 6ba:	f7 01       	movw	r30, r14
 6bc:	e9 0f       	add	r30, r25
 6be:	f1 1d       	adc	r31, r1
 6c0:	30 81       	ld	r19, Z
 6c2:	23 27       	eor	r18, r19
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
 6c4:	9f 5f       	subi	r25, 0xFF	; 255
 6c6:	02 c0       	rjmp	.+4      	; 0x6cc <mfrc522_get_card_serial+0x52>
 6c8:	20 e0       	ldi	r18, 0x00	; 0
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	94 30       	cpi	r25, 0x04	; 4
 6ce:	a8 f3       	brcs	.-22     	; 0x6ba <mfrc522_get_card_serial+0x40>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
 6d0:	f7 01       	movw	r30, r14
 6d2:	e9 0f       	add	r30, r25
 6d4:	f1 1d       	adc	r31, r1
 6d6:	90 81       	ld	r25, Z
 6d8:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
 6da:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
 6dc:	0f 90       	pop	r0
 6de:	0f 90       	pop	r0
 6e0:	0f 90       	pop	r0
 6e2:	0f 90       	pop	r0
 6e4:	df 91       	pop	r29
 6e6:	cf 91       	pop	r28
 6e8:	1f 91       	pop	r17
 6ea:	0f 91       	pop	r16
 6ec:	ff 90       	pop	r15
 6ee:	ef 90       	pop	r14
 6f0:	08 95       	ret

000006f2 <spi_init>:
#include "spi.h"

#if SPI_CONFIG_AS_MASTER
void spi_init()
{
	SPI_DDR |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS);
 6f2:	84 b1       	in	r24, 0x04	; 4
 6f4:	8c 62       	ori	r24, 0x2C	; 44
 6f6:	84 b9       	out	0x04, r24	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);//prescaler 16
 6f8:	8c b5       	in	r24, 0x2c	; 44
 6fa:	81 65       	ori	r24, 0x51	; 81
 6fc:	8c bd       	out	0x2c, r24	; 44
 6fe:	08 95       	ret

00000700 <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
 700:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 702:	0d b4       	in	r0, 0x2d	; 45
 704:	07 fe       	sbrs	r0, 7
 706:	fd cf       	rjmp	.-6      	; 0x702 <spi_transmit+0x2>
	
	return SPDR;
 708:	8e b5       	in	r24, 0x2e	; 46
}
 70a:	08 95       	ret

0000070c <__vector_18>:
    UART_RxTail = tmptail; 
    
    UART_LastRxError = 0;
    return (lastRxError << 8) + data;

}/* uart_getc */
 70c:	1f 92       	push	r1
 70e:	0f 92       	push	r0
 710:	0f b6       	in	r0, 0x3f	; 63
 712:	0f 92       	push	r0
 714:	11 24       	eor	r1, r1
 716:	2f 93       	push	r18
 718:	8f 93       	push	r24
 71a:	9f 93       	push	r25
 71c:	ef 93       	push	r30
 71e:	ff 93       	push	r31
 720:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 724:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 728:	8c 71       	andi	r24, 0x1C	; 28
 72a:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <UART_RxHead>
 72e:	ef 5f       	subi	r30, 0xFF	; 255
 730:	ef 71       	andi	r30, 0x1F	; 31
 732:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <UART_RxTail>
 736:	e9 17       	cp	r30, r25
 738:	39 f0       	breq	.+14     	; 0x748 <__vector_18+0x3c>
 73a:	e0 93 38 01 	sts	0x0138, r30	; 0x800138 <UART_RxHead>
 73e:	f0 e0       	ldi	r31, 0x00	; 0
 740:	e5 5c       	subi	r30, 0xC5	; 197
 742:	fe 4f       	sbci	r31, 0xFE	; 254
 744:	20 83       	st	Z, r18
 746:	01 c0       	rjmp	.+2      	; 0x74a <__vector_18+0x3e>
 748:	82 e0       	ldi	r24, 0x02	; 2
 74a:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <__data_end>
 74e:	89 2b       	or	r24, r25
 750:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <__data_end>
 754:	ff 91       	pop	r31
 756:	ef 91       	pop	r30
 758:	9f 91       	pop	r25
 75a:	8f 91       	pop	r24
 75c:	2f 91       	pop	r18
 75e:	0f 90       	pop	r0
 760:	0f be       	out	0x3f, r0	; 63
 762:	0f 90       	pop	r0
 764:	1f 90       	pop	r1
 766:	18 95       	reti

00000768 <__vector_19>:
 768:	1f 92       	push	r1
 76a:	0f 92       	push	r0
 76c:	0f b6       	in	r0, 0x3f	; 63
 76e:	0f 92       	push	r0
 770:	11 24       	eor	r1, r1
 772:	8f 93       	push	r24
 774:	9f 93       	push	r25
 776:	ef 93       	push	r30
 778:	ff 93       	push	r31
 77a:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <UART_TxHead>
 77e:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <UART_TxTail>
 782:	98 17       	cp	r25, r24
 784:	69 f0       	breq	.+26     	; 0x7a0 <__vector_19+0x38>
 786:	e0 91 39 01 	lds	r30, 0x0139	; 0x800139 <UART_TxTail>
 78a:	ef 5f       	subi	r30, 0xFF	; 255
 78c:	ef 71       	andi	r30, 0x1F	; 31
 78e:	e0 93 39 01 	sts	0x0139, r30	; 0x800139 <UART_TxTail>
 792:	f0 e0       	ldi	r31, 0x00	; 0
 794:	e5 5a       	subi	r30, 0xA5	; 165
 796:	fe 4f       	sbci	r31, 0xFE	; 254
 798:	80 81       	ld	r24, Z
 79a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 79e:	05 c0       	rjmp	.+10     	; 0x7aa <__vector_19+0x42>
 7a0:	e1 ec       	ldi	r30, 0xC1	; 193
 7a2:	f0 e0       	ldi	r31, 0x00	; 0
 7a4:	80 81       	ld	r24, Z
 7a6:	8f 7d       	andi	r24, 0xDF	; 223
 7a8:	80 83       	st	Z, r24
 7aa:	ff 91       	pop	r31
 7ac:	ef 91       	pop	r30
 7ae:	9f 91       	pop	r25
 7b0:	8f 91       	pop	r24
 7b2:	0f 90       	pop	r0
 7b4:	0f be       	out	0x3f, r0	; 63
 7b6:	0f 90       	pop	r0
 7b8:	1f 90       	pop	r1
 7ba:	18 95       	reti

000007bc <uart_init>:
 7bc:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <UART_TxHead>
 7c0:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <UART_TxTail>
 7c4:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <UART_RxHead>
 7c8:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <UART_RxTail>
 7cc:	28 2f       	mov	r18, r24
 7ce:	39 2f       	mov	r19, r25
 7d0:	33 23       	and	r19, r19
 7d2:	1c f4       	brge	.+6      	; 0x7da <uart_init+0x1e>
 7d4:	22 e0       	ldi	r18, 0x02	; 2
 7d6:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 7da:	90 78       	andi	r25, 0x80	; 128
 7dc:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 7e0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 7e4:	88 e9       	ldi	r24, 0x98	; 152
 7e6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 7ea:	86 e0       	ldi	r24, 0x06	; 6
 7ec:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 7f0:	08 95       	ret

000007f2 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 7f2:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <UART_TxHead>
 7f6:	2f 5f       	subi	r18, 0xFF	; 255
 7f8:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
 7fa:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <UART_TxTail>
 7fe:	29 17       	cp	r18, r25
 800:	e1 f3       	breq	.-8      	; 0x7fa <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
 802:	e2 2f       	mov	r30, r18
 804:	f0 e0       	ldi	r31, 0x00	; 0
 806:	e5 5a       	subi	r30, 0xA5	; 165
 808:	fe 4f       	sbci	r31, 0xFE	; 254
 80a:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
 80c:	20 93 3a 01 	sts	0x013A, r18	; 0x80013a <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
 810:	e1 ec       	ldi	r30, 0xC1	; 193
 812:	f0 e0       	ldi	r31, 0x00	; 0
 814:	80 81       	ld	r24, Z
 816:	80 62       	ori	r24, 0x20	; 32
 818:	80 83       	st	Z, r24
 81a:	08 95       	ret

0000081c <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
 81c:	cf 93       	push	r28
 81e:	df 93       	push	r29
 820:	ec 01       	movw	r28, r24
    while (*s) 
 822:	03 c0       	rjmp	.+6      	; 0x82a <uart_puts+0xe>
      uart_putc(*s++);
 824:	21 96       	adiw	r28, 0x01	; 1
 826:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
 82a:	88 81       	ld	r24, Y
 82c:	81 11       	cpse	r24, r1
 82e:	fa cf       	rjmp	.-12     	; 0x824 <uart_puts+0x8>
      uart_putc(*s++);

}/* uart_puts */
 830:	df 91       	pop	r29
 832:	cf 91       	pop	r28
 834:	08 95       	ret

00000836 <sprintf>:
 836:	ae e0       	ldi	r26, 0x0E	; 14
 838:	b0 e0       	ldi	r27, 0x00	; 0
 83a:	e1 e2       	ldi	r30, 0x21	; 33
 83c:	f4 e0       	ldi	r31, 0x04	; 4
 83e:	0c 94 dc 06 	jmp	0xdb8	; 0xdb8 <__prologue_saves__+0x1c>
 842:	0d 89       	ldd	r16, Y+21	; 0x15
 844:	1e 89       	ldd	r17, Y+22	; 0x16
 846:	86 e0       	ldi	r24, 0x06	; 6
 848:	8c 83       	std	Y+4, r24	; 0x04
 84a:	1a 83       	std	Y+2, r17	; 0x02
 84c:	09 83       	std	Y+1, r16	; 0x01
 84e:	8f ef       	ldi	r24, 0xFF	; 255
 850:	9f e7       	ldi	r25, 0x7F	; 127
 852:	9e 83       	std	Y+6, r25	; 0x06
 854:	8d 83       	std	Y+5, r24	; 0x05
 856:	ae 01       	movw	r20, r28
 858:	47 5e       	subi	r20, 0xE7	; 231
 85a:	5f 4f       	sbci	r21, 0xFF	; 255
 85c:	6f 89       	ldd	r22, Y+23	; 0x17
 85e:	78 8d       	ldd	r23, Y+24	; 0x18
 860:	ce 01       	movw	r24, r28
 862:	01 96       	adiw	r24, 0x01	; 1
 864:	0e 94 3d 04 	call	0x87a	; 0x87a <vfprintf>
 868:	ef 81       	ldd	r30, Y+7	; 0x07
 86a:	f8 85       	ldd	r31, Y+8	; 0x08
 86c:	e0 0f       	add	r30, r16
 86e:	f1 1f       	adc	r31, r17
 870:	10 82       	st	Z, r1
 872:	2e 96       	adiw	r28, 0x0e	; 14
 874:	e4 e0       	ldi	r30, 0x04	; 4
 876:	0c 94 f8 06 	jmp	0xdf0	; 0xdf0 <__epilogue_restores__+0x1c>

0000087a <vfprintf>:
 87a:	ab e0       	ldi	r26, 0x0B	; 11
 87c:	b0 e0       	ldi	r27, 0x00	; 0
 87e:	e3 e4       	ldi	r30, 0x43	; 67
 880:	f4 e0       	ldi	r31, 0x04	; 4
 882:	0c 94 ce 06 	jmp	0xd9c	; 0xd9c <__prologue_saves__>
 886:	6c 01       	movw	r12, r24
 888:	7b 01       	movw	r14, r22
 88a:	8a 01       	movw	r16, r20
 88c:	fc 01       	movw	r30, r24
 88e:	17 82       	std	Z+7, r1	; 0x07
 890:	16 82       	std	Z+6, r1	; 0x06
 892:	83 81       	ldd	r24, Z+3	; 0x03
 894:	81 ff       	sbrs	r24, 1
 896:	cc c1       	rjmp	.+920    	; 0xc30 <__stack+0x331>
 898:	ce 01       	movw	r24, r28
 89a:	01 96       	adiw	r24, 0x01	; 1
 89c:	3c 01       	movw	r6, r24
 89e:	f6 01       	movw	r30, r12
 8a0:	93 81       	ldd	r25, Z+3	; 0x03
 8a2:	f7 01       	movw	r30, r14
 8a4:	93 fd       	sbrc	r25, 3
 8a6:	85 91       	lpm	r24, Z+
 8a8:	93 ff       	sbrs	r25, 3
 8aa:	81 91       	ld	r24, Z+
 8ac:	7f 01       	movw	r14, r30
 8ae:	88 23       	and	r24, r24
 8b0:	09 f4       	brne	.+2      	; 0x8b4 <vfprintf+0x3a>
 8b2:	ba c1       	rjmp	.+884    	; 0xc28 <__stack+0x329>
 8b4:	85 32       	cpi	r24, 0x25	; 37
 8b6:	39 f4       	brne	.+14     	; 0x8c6 <vfprintf+0x4c>
 8b8:	93 fd       	sbrc	r25, 3
 8ba:	85 91       	lpm	r24, Z+
 8bc:	93 ff       	sbrs	r25, 3
 8be:	81 91       	ld	r24, Z+
 8c0:	7f 01       	movw	r14, r30
 8c2:	85 32       	cpi	r24, 0x25	; 37
 8c4:	29 f4       	brne	.+10     	; 0x8d0 <vfprintf+0x56>
 8c6:	b6 01       	movw	r22, r12
 8c8:	90 e0       	ldi	r25, 0x00	; 0
 8ca:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 8ce:	e7 cf       	rjmp	.-50     	; 0x89e <vfprintf+0x24>
 8d0:	91 2c       	mov	r9, r1
 8d2:	21 2c       	mov	r2, r1
 8d4:	31 2c       	mov	r3, r1
 8d6:	ff e1       	ldi	r31, 0x1F	; 31
 8d8:	f3 15       	cp	r31, r3
 8da:	d8 f0       	brcs	.+54     	; 0x912 <__stack+0x13>
 8dc:	8b 32       	cpi	r24, 0x2B	; 43
 8de:	79 f0       	breq	.+30     	; 0x8fe <vfprintf+0x84>
 8e0:	38 f4       	brcc	.+14     	; 0x8f0 <vfprintf+0x76>
 8e2:	80 32       	cpi	r24, 0x20	; 32
 8e4:	79 f0       	breq	.+30     	; 0x904 <__stack+0x5>
 8e6:	83 32       	cpi	r24, 0x23	; 35
 8e8:	a1 f4       	brne	.+40     	; 0x912 <__stack+0x13>
 8ea:	23 2d       	mov	r18, r3
 8ec:	20 61       	ori	r18, 0x10	; 16
 8ee:	1d c0       	rjmp	.+58     	; 0x92a <__stack+0x2b>
 8f0:	8d 32       	cpi	r24, 0x2D	; 45
 8f2:	61 f0       	breq	.+24     	; 0x90c <__stack+0xd>
 8f4:	80 33       	cpi	r24, 0x30	; 48
 8f6:	69 f4       	brne	.+26     	; 0x912 <__stack+0x13>
 8f8:	23 2d       	mov	r18, r3
 8fa:	21 60       	ori	r18, 0x01	; 1
 8fc:	16 c0       	rjmp	.+44     	; 0x92a <__stack+0x2b>
 8fe:	83 2d       	mov	r24, r3
 900:	82 60       	ori	r24, 0x02	; 2
 902:	38 2e       	mov	r3, r24
 904:	e3 2d       	mov	r30, r3
 906:	e4 60       	ori	r30, 0x04	; 4
 908:	3e 2e       	mov	r3, r30
 90a:	2a c0       	rjmp	.+84     	; 0x960 <__stack+0x61>
 90c:	f3 2d       	mov	r31, r3
 90e:	f8 60       	ori	r31, 0x08	; 8
 910:	1d c0       	rjmp	.+58     	; 0x94c <__stack+0x4d>
 912:	37 fc       	sbrc	r3, 7
 914:	2d c0       	rjmp	.+90     	; 0x970 <__stack+0x71>
 916:	20 ed       	ldi	r18, 0xD0	; 208
 918:	28 0f       	add	r18, r24
 91a:	2a 30       	cpi	r18, 0x0A	; 10
 91c:	40 f0       	brcs	.+16     	; 0x92e <__stack+0x2f>
 91e:	8e 32       	cpi	r24, 0x2E	; 46
 920:	b9 f4       	brne	.+46     	; 0x950 <__stack+0x51>
 922:	36 fc       	sbrc	r3, 6
 924:	81 c1       	rjmp	.+770    	; 0xc28 <__stack+0x329>
 926:	23 2d       	mov	r18, r3
 928:	20 64       	ori	r18, 0x40	; 64
 92a:	32 2e       	mov	r3, r18
 92c:	19 c0       	rjmp	.+50     	; 0x960 <__stack+0x61>
 92e:	36 fe       	sbrs	r3, 6
 930:	06 c0       	rjmp	.+12     	; 0x93e <__stack+0x3f>
 932:	8a e0       	ldi	r24, 0x0A	; 10
 934:	98 9e       	mul	r9, r24
 936:	20 0d       	add	r18, r0
 938:	11 24       	eor	r1, r1
 93a:	92 2e       	mov	r9, r18
 93c:	11 c0       	rjmp	.+34     	; 0x960 <__stack+0x61>
 93e:	ea e0       	ldi	r30, 0x0A	; 10
 940:	2e 9e       	mul	r2, r30
 942:	20 0d       	add	r18, r0
 944:	11 24       	eor	r1, r1
 946:	22 2e       	mov	r2, r18
 948:	f3 2d       	mov	r31, r3
 94a:	f0 62       	ori	r31, 0x20	; 32
 94c:	3f 2e       	mov	r3, r31
 94e:	08 c0       	rjmp	.+16     	; 0x960 <__stack+0x61>
 950:	8c 36       	cpi	r24, 0x6C	; 108
 952:	21 f4       	brne	.+8      	; 0x95c <__stack+0x5d>
 954:	83 2d       	mov	r24, r3
 956:	80 68       	ori	r24, 0x80	; 128
 958:	38 2e       	mov	r3, r24
 95a:	02 c0       	rjmp	.+4      	; 0x960 <__stack+0x61>
 95c:	88 36       	cpi	r24, 0x68	; 104
 95e:	41 f4       	brne	.+16     	; 0x970 <__stack+0x71>
 960:	f7 01       	movw	r30, r14
 962:	93 fd       	sbrc	r25, 3
 964:	85 91       	lpm	r24, Z+
 966:	93 ff       	sbrs	r25, 3
 968:	81 91       	ld	r24, Z+
 96a:	7f 01       	movw	r14, r30
 96c:	81 11       	cpse	r24, r1
 96e:	b3 cf       	rjmp	.-154    	; 0x8d6 <vfprintf+0x5c>
 970:	98 2f       	mov	r25, r24
 972:	9f 7d       	andi	r25, 0xDF	; 223
 974:	95 54       	subi	r25, 0x45	; 69
 976:	93 30       	cpi	r25, 0x03	; 3
 978:	28 f4       	brcc	.+10     	; 0x984 <__stack+0x85>
 97a:	0c 5f       	subi	r16, 0xFC	; 252
 97c:	1f 4f       	sbci	r17, 0xFF	; 255
 97e:	9f e3       	ldi	r25, 0x3F	; 63
 980:	99 83       	std	Y+1, r25	; 0x01
 982:	0d c0       	rjmp	.+26     	; 0x99e <__stack+0x9f>
 984:	83 36       	cpi	r24, 0x63	; 99
 986:	31 f0       	breq	.+12     	; 0x994 <__stack+0x95>
 988:	83 37       	cpi	r24, 0x73	; 115
 98a:	71 f0       	breq	.+28     	; 0x9a8 <__stack+0xa9>
 98c:	83 35       	cpi	r24, 0x53	; 83
 98e:	09 f0       	breq	.+2      	; 0x992 <__stack+0x93>
 990:	59 c0       	rjmp	.+178    	; 0xa44 <__stack+0x145>
 992:	21 c0       	rjmp	.+66     	; 0x9d6 <__stack+0xd7>
 994:	f8 01       	movw	r30, r16
 996:	80 81       	ld	r24, Z
 998:	89 83       	std	Y+1, r24	; 0x01
 99a:	0e 5f       	subi	r16, 0xFE	; 254
 99c:	1f 4f       	sbci	r17, 0xFF	; 255
 99e:	88 24       	eor	r8, r8
 9a0:	83 94       	inc	r8
 9a2:	91 2c       	mov	r9, r1
 9a4:	53 01       	movw	r10, r6
 9a6:	13 c0       	rjmp	.+38     	; 0x9ce <__stack+0xcf>
 9a8:	28 01       	movw	r4, r16
 9aa:	f2 e0       	ldi	r31, 0x02	; 2
 9ac:	4f 0e       	add	r4, r31
 9ae:	51 1c       	adc	r5, r1
 9b0:	f8 01       	movw	r30, r16
 9b2:	a0 80       	ld	r10, Z
 9b4:	b1 80       	ldd	r11, Z+1	; 0x01
 9b6:	36 fe       	sbrs	r3, 6
 9b8:	03 c0       	rjmp	.+6      	; 0x9c0 <__stack+0xc1>
 9ba:	69 2d       	mov	r22, r9
 9bc:	70 e0       	ldi	r23, 0x00	; 0
 9be:	02 c0       	rjmp	.+4      	; 0x9c4 <__stack+0xc5>
 9c0:	6f ef       	ldi	r22, 0xFF	; 255
 9c2:	7f ef       	ldi	r23, 0xFF	; 255
 9c4:	c5 01       	movw	r24, r10
 9c6:	0e 94 29 06 	call	0xc52	; 0xc52 <strnlen>
 9ca:	4c 01       	movw	r8, r24
 9cc:	82 01       	movw	r16, r4
 9ce:	f3 2d       	mov	r31, r3
 9d0:	ff 77       	andi	r31, 0x7F	; 127
 9d2:	3f 2e       	mov	r3, r31
 9d4:	16 c0       	rjmp	.+44     	; 0xa02 <__stack+0x103>
 9d6:	28 01       	movw	r4, r16
 9d8:	22 e0       	ldi	r18, 0x02	; 2
 9da:	42 0e       	add	r4, r18
 9dc:	51 1c       	adc	r5, r1
 9de:	f8 01       	movw	r30, r16
 9e0:	a0 80       	ld	r10, Z
 9e2:	b1 80       	ldd	r11, Z+1	; 0x01
 9e4:	36 fe       	sbrs	r3, 6
 9e6:	03 c0       	rjmp	.+6      	; 0x9ee <__stack+0xef>
 9e8:	69 2d       	mov	r22, r9
 9ea:	70 e0       	ldi	r23, 0x00	; 0
 9ec:	02 c0       	rjmp	.+4      	; 0x9f2 <__stack+0xf3>
 9ee:	6f ef       	ldi	r22, 0xFF	; 255
 9f0:	7f ef       	ldi	r23, 0xFF	; 255
 9f2:	c5 01       	movw	r24, r10
 9f4:	0e 94 1e 06 	call	0xc3c	; 0xc3c <strnlen_P>
 9f8:	4c 01       	movw	r8, r24
 9fa:	f3 2d       	mov	r31, r3
 9fc:	f0 68       	ori	r31, 0x80	; 128
 9fe:	3f 2e       	mov	r3, r31
 a00:	82 01       	movw	r16, r4
 a02:	33 fc       	sbrc	r3, 3
 a04:	1b c0       	rjmp	.+54     	; 0xa3c <__stack+0x13d>
 a06:	82 2d       	mov	r24, r2
 a08:	90 e0       	ldi	r25, 0x00	; 0
 a0a:	88 16       	cp	r8, r24
 a0c:	99 06       	cpc	r9, r25
 a0e:	b0 f4       	brcc	.+44     	; 0xa3c <__stack+0x13d>
 a10:	b6 01       	movw	r22, r12
 a12:	80 e2       	ldi	r24, 0x20	; 32
 a14:	90 e0       	ldi	r25, 0x00	; 0
 a16:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 a1a:	2a 94       	dec	r2
 a1c:	f4 cf       	rjmp	.-24     	; 0xa06 <__stack+0x107>
 a1e:	f5 01       	movw	r30, r10
 a20:	37 fc       	sbrc	r3, 7
 a22:	85 91       	lpm	r24, Z+
 a24:	37 fe       	sbrs	r3, 7
 a26:	81 91       	ld	r24, Z+
 a28:	5f 01       	movw	r10, r30
 a2a:	b6 01       	movw	r22, r12
 a2c:	90 e0       	ldi	r25, 0x00	; 0
 a2e:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 a32:	21 10       	cpse	r2, r1
 a34:	2a 94       	dec	r2
 a36:	21 e0       	ldi	r18, 0x01	; 1
 a38:	82 1a       	sub	r8, r18
 a3a:	91 08       	sbc	r9, r1
 a3c:	81 14       	cp	r8, r1
 a3e:	91 04       	cpc	r9, r1
 a40:	71 f7       	brne	.-36     	; 0xa1e <__stack+0x11f>
 a42:	e8 c0       	rjmp	.+464    	; 0xc14 <__stack+0x315>
 a44:	84 36       	cpi	r24, 0x64	; 100
 a46:	11 f0       	breq	.+4      	; 0xa4c <__stack+0x14d>
 a48:	89 36       	cpi	r24, 0x69	; 105
 a4a:	41 f5       	brne	.+80     	; 0xa9c <__stack+0x19d>
 a4c:	f8 01       	movw	r30, r16
 a4e:	37 fe       	sbrs	r3, 7
 a50:	07 c0       	rjmp	.+14     	; 0xa60 <__stack+0x161>
 a52:	60 81       	ld	r22, Z
 a54:	71 81       	ldd	r23, Z+1	; 0x01
 a56:	82 81       	ldd	r24, Z+2	; 0x02
 a58:	93 81       	ldd	r25, Z+3	; 0x03
 a5a:	0c 5f       	subi	r16, 0xFC	; 252
 a5c:	1f 4f       	sbci	r17, 0xFF	; 255
 a5e:	08 c0       	rjmp	.+16     	; 0xa70 <__stack+0x171>
 a60:	60 81       	ld	r22, Z
 a62:	71 81       	ldd	r23, Z+1	; 0x01
 a64:	07 2e       	mov	r0, r23
 a66:	00 0c       	add	r0, r0
 a68:	88 0b       	sbc	r24, r24
 a6a:	99 0b       	sbc	r25, r25
 a6c:	0e 5f       	subi	r16, 0xFE	; 254
 a6e:	1f 4f       	sbci	r17, 0xFF	; 255
 a70:	f3 2d       	mov	r31, r3
 a72:	ff 76       	andi	r31, 0x6F	; 111
 a74:	3f 2e       	mov	r3, r31
 a76:	97 ff       	sbrs	r25, 7
 a78:	09 c0       	rjmp	.+18     	; 0xa8c <__stack+0x18d>
 a7a:	90 95       	com	r25
 a7c:	80 95       	com	r24
 a7e:	70 95       	com	r23
 a80:	61 95       	neg	r22
 a82:	7f 4f       	sbci	r23, 0xFF	; 255
 a84:	8f 4f       	sbci	r24, 0xFF	; 255
 a86:	9f 4f       	sbci	r25, 0xFF	; 255
 a88:	f0 68       	ori	r31, 0x80	; 128
 a8a:	3f 2e       	mov	r3, r31
 a8c:	2a e0       	ldi	r18, 0x0A	; 10
 a8e:	30 e0       	ldi	r19, 0x00	; 0
 a90:	a3 01       	movw	r20, r6
 a92:	0e 94 70 06 	call	0xce0	; 0xce0 <__ultoa_invert>
 a96:	88 2e       	mov	r8, r24
 a98:	86 18       	sub	r8, r6
 a9a:	45 c0       	rjmp	.+138    	; 0xb26 <__stack+0x227>
 a9c:	85 37       	cpi	r24, 0x75	; 117
 a9e:	31 f4       	brne	.+12     	; 0xaac <__stack+0x1ad>
 aa0:	23 2d       	mov	r18, r3
 aa2:	2f 7e       	andi	r18, 0xEF	; 239
 aa4:	b2 2e       	mov	r11, r18
 aa6:	2a e0       	ldi	r18, 0x0A	; 10
 aa8:	30 e0       	ldi	r19, 0x00	; 0
 aaa:	25 c0       	rjmp	.+74     	; 0xaf6 <__stack+0x1f7>
 aac:	93 2d       	mov	r25, r3
 aae:	99 7f       	andi	r25, 0xF9	; 249
 ab0:	b9 2e       	mov	r11, r25
 ab2:	8f 36       	cpi	r24, 0x6F	; 111
 ab4:	c1 f0       	breq	.+48     	; 0xae6 <__stack+0x1e7>
 ab6:	18 f4       	brcc	.+6      	; 0xabe <__stack+0x1bf>
 ab8:	88 35       	cpi	r24, 0x58	; 88
 aba:	79 f0       	breq	.+30     	; 0xada <__stack+0x1db>
 abc:	b5 c0       	rjmp	.+362    	; 0xc28 <__stack+0x329>
 abe:	80 37       	cpi	r24, 0x70	; 112
 ac0:	19 f0       	breq	.+6      	; 0xac8 <__stack+0x1c9>
 ac2:	88 37       	cpi	r24, 0x78	; 120
 ac4:	21 f0       	breq	.+8      	; 0xace <__stack+0x1cf>
 ac6:	b0 c0       	rjmp	.+352    	; 0xc28 <__stack+0x329>
 ac8:	e9 2f       	mov	r30, r25
 aca:	e0 61       	ori	r30, 0x10	; 16
 acc:	be 2e       	mov	r11, r30
 ace:	b4 fe       	sbrs	r11, 4
 ad0:	0d c0       	rjmp	.+26     	; 0xaec <__stack+0x1ed>
 ad2:	fb 2d       	mov	r31, r11
 ad4:	f4 60       	ori	r31, 0x04	; 4
 ad6:	bf 2e       	mov	r11, r31
 ad8:	09 c0       	rjmp	.+18     	; 0xaec <__stack+0x1ed>
 ada:	34 fe       	sbrs	r3, 4
 adc:	0a c0       	rjmp	.+20     	; 0xaf2 <__stack+0x1f3>
 ade:	29 2f       	mov	r18, r25
 ae0:	26 60       	ori	r18, 0x06	; 6
 ae2:	b2 2e       	mov	r11, r18
 ae4:	06 c0       	rjmp	.+12     	; 0xaf2 <__stack+0x1f3>
 ae6:	28 e0       	ldi	r18, 0x08	; 8
 ae8:	30 e0       	ldi	r19, 0x00	; 0
 aea:	05 c0       	rjmp	.+10     	; 0xaf6 <__stack+0x1f7>
 aec:	20 e1       	ldi	r18, 0x10	; 16
 aee:	30 e0       	ldi	r19, 0x00	; 0
 af0:	02 c0       	rjmp	.+4      	; 0xaf6 <__stack+0x1f7>
 af2:	20 e1       	ldi	r18, 0x10	; 16
 af4:	32 e0       	ldi	r19, 0x02	; 2
 af6:	f8 01       	movw	r30, r16
 af8:	b7 fe       	sbrs	r11, 7
 afa:	07 c0       	rjmp	.+14     	; 0xb0a <__stack+0x20b>
 afc:	60 81       	ld	r22, Z
 afe:	71 81       	ldd	r23, Z+1	; 0x01
 b00:	82 81       	ldd	r24, Z+2	; 0x02
 b02:	93 81       	ldd	r25, Z+3	; 0x03
 b04:	0c 5f       	subi	r16, 0xFC	; 252
 b06:	1f 4f       	sbci	r17, 0xFF	; 255
 b08:	06 c0       	rjmp	.+12     	; 0xb16 <__stack+0x217>
 b0a:	60 81       	ld	r22, Z
 b0c:	71 81       	ldd	r23, Z+1	; 0x01
 b0e:	80 e0       	ldi	r24, 0x00	; 0
 b10:	90 e0       	ldi	r25, 0x00	; 0
 b12:	0e 5f       	subi	r16, 0xFE	; 254
 b14:	1f 4f       	sbci	r17, 0xFF	; 255
 b16:	a3 01       	movw	r20, r6
 b18:	0e 94 70 06 	call	0xce0	; 0xce0 <__ultoa_invert>
 b1c:	88 2e       	mov	r8, r24
 b1e:	86 18       	sub	r8, r6
 b20:	fb 2d       	mov	r31, r11
 b22:	ff 77       	andi	r31, 0x7F	; 127
 b24:	3f 2e       	mov	r3, r31
 b26:	36 fe       	sbrs	r3, 6
 b28:	0d c0       	rjmp	.+26     	; 0xb44 <__stack+0x245>
 b2a:	23 2d       	mov	r18, r3
 b2c:	2e 7f       	andi	r18, 0xFE	; 254
 b2e:	a2 2e       	mov	r10, r18
 b30:	89 14       	cp	r8, r9
 b32:	58 f4       	brcc	.+22     	; 0xb4a <__stack+0x24b>
 b34:	34 fe       	sbrs	r3, 4
 b36:	0b c0       	rjmp	.+22     	; 0xb4e <__stack+0x24f>
 b38:	32 fc       	sbrc	r3, 2
 b3a:	09 c0       	rjmp	.+18     	; 0xb4e <__stack+0x24f>
 b3c:	83 2d       	mov	r24, r3
 b3e:	8e 7e       	andi	r24, 0xEE	; 238
 b40:	a8 2e       	mov	r10, r24
 b42:	05 c0       	rjmp	.+10     	; 0xb4e <__stack+0x24f>
 b44:	b8 2c       	mov	r11, r8
 b46:	a3 2c       	mov	r10, r3
 b48:	03 c0       	rjmp	.+6      	; 0xb50 <__stack+0x251>
 b4a:	b8 2c       	mov	r11, r8
 b4c:	01 c0       	rjmp	.+2      	; 0xb50 <__stack+0x251>
 b4e:	b9 2c       	mov	r11, r9
 b50:	a4 fe       	sbrs	r10, 4
 b52:	0f c0       	rjmp	.+30     	; 0xb72 <__stack+0x273>
 b54:	fe 01       	movw	r30, r28
 b56:	e8 0d       	add	r30, r8
 b58:	f1 1d       	adc	r31, r1
 b5a:	80 81       	ld	r24, Z
 b5c:	80 33       	cpi	r24, 0x30	; 48
 b5e:	21 f4       	brne	.+8      	; 0xb68 <__stack+0x269>
 b60:	9a 2d       	mov	r25, r10
 b62:	99 7e       	andi	r25, 0xE9	; 233
 b64:	a9 2e       	mov	r10, r25
 b66:	09 c0       	rjmp	.+18     	; 0xb7a <__stack+0x27b>
 b68:	a2 fe       	sbrs	r10, 2
 b6a:	06 c0       	rjmp	.+12     	; 0xb78 <__stack+0x279>
 b6c:	b3 94       	inc	r11
 b6e:	b3 94       	inc	r11
 b70:	04 c0       	rjmp	.+8      	; 0xb7a <__stack+0x27b>
 b72:	8a 2d       	mov	r24, r10
 b74:	86 78       	andi	r24, 0x86	; 134
 b76:	09 f0       	breq	.+2      	; 0xb7a <__stack+0x27b>
 b78:	b3 94       	inc	r11
 b7a:	a3 fc       	sbrc	r10, 3
 b7c:	11 c0       	rjmp	.+34     	; 0xba0 <__stack+0x2a1>
 b7e:	a0 fe       	sbrs	r10, 0
 b80:	06 c0       	rjmp	.+12     	; 0xb8e <__stack+0x28f>
 b82:	b2 14       	cp	r11, r2
 b84:	88 f4       	brcc	.+34     	; 0xba8 <__stack+0x2a9>
 b86:	28 0c       	add	r2, r8
 b88:	92 2c       	mov	r9, r2
 b8a:	9b 18       	sub	r9, r11
 b8c:	0e c0       	rjmp	.+28     	; 0xbaa <__stack+0x2ab>
 b8e:	b2 14       	cp	r11, r2
 b90:	60 f4       	brcc	.+24     	; 0xbaa <__stack+0x2ab>
 b92:	b6 01       	movw	r22, r12
 b94:	80 e2       	ldi	r24, 0x20	; 32
 b96:	90 e0       	ldi	r25, 0x00	; 0
 b98:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 b9c:	b3 94       	inc	r11
 b9e:	f7 cf       	rjmp	.-18     	; 0xb8e <__stack+0x28f>
 ba0:	b2 14       	cp	r11, r2
 ba2:	18 f4       	brcc	.+6      	; 0xbaa <__stack+0x2ab>
 ba4:	2b 18       	sub	r2, r11
 ba6:	02 c0       	rjmp	.+4      	; 0xbac <__stack+0x2ad>
 ba8:	98 2c       	mov	r9, r8
 baa:	21 2c       	mov	r2, r1
 bac:	a4 fe       	sbrs	r10, 4
 bae:	10 c0       	rjmp	.+32     	; 0xbd0 <__stack+0x2d1>
 bb0:	b6 01       	movw	r22, r12
 bb2:	80 e3       	ldi	r24, 0x30	; 48
 bb4:	90 e0       	ldi	r25, 0x00	; 0
 bb6:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 bba:	a2 fe       	sbrs	r10, 2
 bbc:	17 c0       	rjmp	.+46     	; 0xbec <__stack+0x2ed>
 bbe:	a1 fc       	sbrc	r10, 1
 bc0:	03 c0       	rjmp	.+6      	; 0xbc8 <__stack+0x2c9>
 bc2:	88 e7       	ldi	r24, 0x78	; 120
 bc4:	90 e0       	ldi	r25, 0x00	; 0
 bc6:	02 c0       	rjmp	.+4      	; 0xbcc <__stack+0x2cd>
 bc8:	88 e5       	ldi	r24, 0x58	; 88
 bca:	90 e0       	ldi	r25, 0x00	; 0
 bcc:	b6 01       	movw	r22, r12
 bce:	0c c0       	rjmp	.+24     	; 0xbe8 <__stack+0x2e9>
 bd0:	8a 2d       	mov	r24, r10
 bd2:	86 78       	andi	r24, 0x86	; 134
 bd4:	59 f0       	breq	.+22     	; 0xbec <__stack+0x2ed>
 bd6:	a1 fe       	sbrs	r10, 1
 bd8:	02 c0       	rjmp	.+4      	; 0xbde <__stack+0x2df>
 bda:	8b e2       	ldi	r24, 0x2B	; 43
 bdc:	01 c0       	rjmp	.+2      	; 0xbe0 <__stack+0x2e1>
 bde:	80 e2       	ldi	r24, 0x20	; 32
 be0:	a7 fc       	sbrc	r10, 7
 be2:	8d e2       	ldi	r24, 0x2D	; 45
 be4:	b6 01       	movw	r22, r12
 be6:	90 e0       	ldi	r25, 0x00	; 0
 be8:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 bec:	89 14       	cp	r8, r9
 bee:	38 f4       	brcc	.+14     	; 0xbfe <__stack+0x2ff>
 bf0:	b6 01       	movw	r22, r12
 bf2:	80 e3       	ldi	r24, 0x30	; 48
 bf4:	90 e0       	ldi	r25, 0x00	; 0
 bf6:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 bfa:	9a 94       	dec	r9
 bfc:	f7 cf       	rjmp	.-18     	; 0xbec <__stack+0x2ed>
 bfe:	8a 94       	dec	r8
 c00:	f3 01       	movw	r30, r6
 c02:	e8 0d       	add	r30, r8
 c04:	f1 1d       	adc	r31, r1
 c06:	80 81       	ld	r24, Z
 c08:	b6 01       	movw	r22, r12
 c0a:	90 e0       	ldi	r25, 0x00	; 0
 c0c:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 c10:	81 10       	cpse	r8, r1
 c12:	f5 cf       	rjmp	.-22     	; 0xbfe <__stack+0x2ff>
 c14:	22 20       	and	r2, r2
 c16:	09 f4       	brne	.+2      	; 0xc1a <__stack+0x31b>
 c18:	42 ce       	rjmp	.-892    	; 0x89e <vfprintf+0x24>
 c1a:	b6 01       	movw	r22, r12
 c1c:	80 e2       	ldi	r24, 0x20	; 32
 c1e:	90 e0       	ldi	r25, 0x00	; 0
 c20:	0e 94 34 06 	call	0xc68	; 0xc68 <fputc>
 c24:	2a 94       	dec	r2
 c26:	f6 cf       	rjmp	.-20     	; 0xc14 <__stack+0x315>
 c28:	f6 01       	movw	r30, r12
 c2a:	86 81       	ldd	r24, Z+6	; 0x06
 c2c:	97 81       	ldd	r25, Z+7	; 0x07
 c2e:	02 c0       	rjmp	.+4      	; 0xc34 <__stack+0x335>
 c30:	8f ef       	ldi	r24, 0xFF	; 255
 c32:	9f ef       	ldi	r25, 0xFF	; 255
 c34:	2b 96       	adiw	r28, 0x0b	; 11
 c36:	e2 e1       	ldi	r30, 0x12	; 18
 c38:	0c 94 ea 06 	jmp	0xdd4	; 0xdd4 <__epilogue_restores__>

00000c3c <strnlen_P>:
 c3c:	fc 01       	movw	r30, r24
 c3e:	05 90       	lpm	r0, Z+
 c40:	61 50       	subi	r22, 0x01	; 1
 c42:	70 40       	sbci	r23, 0x00	; 0
 c44:	01 10       	cpse	r0, r1
 c46:	d8 f7       	brcc	.-10     	; 0xc3e <strnlen_P+0x2>
 c48:	80 95       	com	r24
 c4a:	90 95       	com	r25
 c4c:	8e 0f       	add	r24, r30
 c4e:	9f 1f       	adc	r25, r31
 c50:	08 95       	ret

00000c52 <strnlen>:
 c52:	fc 01       	movw	r30, r24
 c54:	61 50       	subi	r22, 0x01	; 1
 c56:	70 40       	sbci	r23, 0x00	; 0
 c58:	01 90       	ld	r0, Z+
 c5a:	01 10       	cpse	r0, r1
 c5c:	d8 f7       	brcc	.-10     	; 0xc54 <strnlen+0x2>
 c5e:	80 95       	com	r24
 c60:	90 95       	com	r25
 c62:	8e 0f       	add	r24, r30
 c64:	9f 1f       	adc	r25, r31
 c66:	08 95       	ret

00000c68 <fputc>:
 c68:	0f 93       	push	r16
 c6a:	1f 93       	push	r17
 c6c:	cf 93       	push	r28
 c6e:	df 93       	push	r29
 c70:	fb 01       	movw	r30, r22
 c72:	23 81       	ldd	r18, Z+3	; 0x03
 c74:	21 fd       	sbrc	r18, 1
 c76:	03 c0       	rjmp	.+6      	; 0xc7e <fputc+0x16>
 c78:	8f ef       	ldi	r24, 0xFF	; 255
 c7a:	9f ef       	ldi	r25, 0xFF	; 255
 c7c:	2c c0       	rjmp	.+88     	; 0xcd6 <fputc+0x6e>
 c7e:	22 ff       	sbrs	r18, 2
 c80:	16 c0       	rjmp	.+44     	; 0xcae <fputc+0x46>
 c82:	46 81       	ldd	r20, Z+6	; 0x06
 c84:	57 81       	ldd	r21, Z+7	; 0x07
 c86:	24 81       	ldd	r18, Z+4	; 0x04
 c88:	35 81       	ldd	r19, Z+5	; 0x05
 c8a:	42 17       	cp	r20, r18
 c8c:	53 07       	cpc	r21, r19
 c8e:	44 f4       	brge	.+16     	; 0xca0 <fputc+0x38>
 c90:	a0 81       	ld	r26, Z
 c92:	b1 81       	ldd	r27, Z+1	; 0x01
 c94:	9d 01       	movw	r18, r26
 c96:	2f 5f       	subi	r18, 0xFF	; 255
 c98:	3f 4f       	sbci	r19, 0xFF	; 255
 c9a:	31 83       	std	Z+1, r19	; 0x01
 c9c:	20 83       	st	Z, r18
 c9e:	8c 93       	st	X, r24
 ca0:	26 81       	ldd	r18, Z+6	; 0x06
 ca2:	37 81       	ldd	r19, Z+7	; 0x07
 ca4:	2f 5f       	subi	r18, 0xFF	; 255
 ca6:	3f 4f       	sbci	r19, 0xFF	; 255
 ca8:	37 83       	std	Z+7, r19	; 0x07
 caa:	26 83       	std	Z+6, r18	; 0x06
 cac:	14 c0       	rjmp	.+40     	; 0xcd6 <fputc+0x6e>
 cae:	8b 01       	movw	r16, r22
 cb0:	ec 01       	movw	r28, r24
 cb2:	fb 01       	movw	r30, r22
 cb4:	00 84       	ldd	r0, Z+8	; 0x08
 cb6:	f1 85       	ldd	r31, Z+9	; 0x09
 cb8:	e0 2d       	mov	r30, r0
 cba:	09 95       	icall
 cbc:	89 2b       	or	r24, r25
 cbe:	e1 f6       	brne	.-72     	; 0xc78 <fputc+0x10>
 cc0:	d8 01       	movw	r26, r16
 cc2:	16 96       	adiw	r26, 0x06	; 6
 cc4:	8d 91       	ld	r24, X+
 cc6:	9c 91       	ld	r25, X
 cc8:	17 97       	sbiw	r26, 0x07	; 7
 cca:	01 96       	adiw	r24, 0x01	; 1
 ccc:	17 96       	adiw	r26, 0x07	; 7
 cce:	9c 93       	st	X, r25
 cd0:	8e 93       	st	-X, r24
 cd2:	16 97       	sbiw	r26, 0x06	; 6
 cd4:	ce 01       	movw	r24, r28
 cd6:	df 91       	pop	r29
 cd8:	cf 91       	pop	r28
 cda:	1f 91       	pop	r17
 cdc:	0f 91       	pop	r16
 cde:	08 95       	ret

00000ce0 <__ultoa_invert>:
 ce0:	fa 01       	movw	r30, r20
 ce2:	aa 27       	eor	r26, r26
 ce4:	28 30       	cpi	r18, 0x08	; 8
 ce6:	51 f1       	breq	.+84     	; 0xd3c <__ultoa_invert+0x5c>
 ce8:	20 31       	cpi	r18, 0x10	; 16
 cea:	81 f1       	breq	.+96     	; 0xd4c <__ultoa_invert+0x6c>
 cec:	e8 94       	clt
 cee:	6f 93       	push	r22
 cf0:	6e 7f       	andi	r22, 0xFE	; 254
 cf2:	6e 5f       	subi	r22, 0xFE	; 254
 cf4:	7f 4f       	sbci	r23, 0xFF	; 255
 cf6:	8f 4f       	sbci	r24, 0xFF	; 255
 cf8:	9f 4f       	sbci	r25, 0xFF	; 255
 cfa:	af 4f       	sbci	r26, 0xFF	; 255
 cfc:	b1 e0       	ldi	r27, 0x01	; 1
 cfe:	3e d0       	rcall	.+124    	; 0xd7c <__ultoa_invert+0x9c>
 d00:	b4 e0       	ldi	r27, 0x04	; 4
 d02:	3c d0       	rcall	.+120    	; 0xd7c <__ultoa_invert+0x9c>
 d04:	67 0f       	add	r22, r23
 d06:	78 1f       	adc	r23, r24
 d08:	89 1f       	adc	r24, r25
 d0a:	9a 1f       	adc	r25, r26
 d0c:	a1 1d       	adc	r26, r1
 d0e:	68 0f       	add	r22, r24
 d10:	79 1f       	adc	r23, r25
 d12:	8a 1f       	adc	r24, r26
 d14:	91 1d       	adc	r25, r1
 d16:	a1 1d       	adc	r26, r1
 d18:	6a 0f       	add	r22, r26
 d1a:	71 1d       	adc	r23, r1
 d1c:	81 1d       	adc	r24, r1
 d1e:	91 1d       	adc	r25, r1
 d20:	a1 1d       	adc	r26, r1
 d22:	20 d0       	rcall	.+64     	; 0xd64 <__ultoa_invert+0x84>
 d24:	09 f4       	brne	.+2      	; 0xd28 <__ultoa_invert+0x48>
 d26:	68 94       	set
 d28:	3f 91       	pop	r19
 d2a:	2a e0       	ldi	r18, 0x0A	; 10
 d2c:	26 9f       	mul	r18, r22
 d2e:	11 24       	eor	r1, r1
 d30:	30 19       	sub	r19, r0
 d32:	30 5d       	subi	r19, 0xD0	; 208
 d34:	31 93       	st	Z+, r19
 d36:	de f6       	brtc	.-74     	; 0xcee <__ultoa_invert+0xe>
 d38:	cf 01       	movw	r24, r30
 d3a:	08 95       	ret
 d3c:	46 2f       	mov	r20, r22
 d3e:	47 70       	andi	r20, 0x07	; 7
 d40:	40 5d       	subi	r20, 0xD0	; 208
 d42:	41 93       	st	Z+, r20
 d44:	b3 e0       	ldi	r27, 0x03	; 3
 d46:	0f d0       	rcall	.+30     	; 0xd66 <__ultoa_invert+0x86>
 d48:	c9 f7       	brne	.-14     	; 0xd3c <__ultoa_invert+0x5c>
 d4a:	f6 cf       	rjmp	.-20     	; 0xd38 <__ultoa_invert+0x58>
 d4c:	46 2f       	mov	r20, r22
 d4e:	4f 70       	andi	r20, 0x0F	; 15
 d50:	40 5d       	subi	r20, 0xD0	; 208
 d52:	4a 33       	cpi	r20, 0x3A	; 58
 d54:	18 f0       	brcs	.+6      	; 0xd5c <__ultoa_invert+0x7c>
 d56:	49 5d       	subi	r20, 0xD9	; 217
 d58:	31 fd       	sbrc	r19, 1
 d5a:	40 52       	subi	r20, 0x20	; 32
 d5c:	41 93       	st	Z+, r20
 d5e:	02 d0       	rcall	.+4      	; 0xd64 <__ultoa_invert+0x84>
 d60:	a9 f7       	brne	.-22     	; 0xd4c <__ultoa_invert+0x6c>
 d62:	ea cf       	rjmp	.-44     	; 0xd38 <__ultoa_invert+0x58>
 d64:	b4 e0       	ldi	r27, 0x04	; 4
 d66:	a6 95       	lsr	r26
 d68:	97 95       	ror	r25
 d6a:	87 95       	ror	r24
 d6c:	77 95       	ror	r23
 d6e:	67 95       	ror	r22
 d70:	ba 95       	dec	r27
 d72:	c9 f7       	brne	.-14     	; 0xd66 <__ultoa_invert+0x86>
 d74:	00 97       	sbiw	r24, 0x00	; 0
 d76:	61 05       	cpc	r22, r1
 d78:	71 05       	cpc	r23, r1
 d7a:	08 95       	ret
 d7c:	9b 01       	movw	r18, r22
 d7e:	ac 01       	movw	r20, r24
 d80:	0a 2e       	mov	r0, r26
 d82:	06 94       	lsr	r0
 d84:	57 95       	ror	r21
 d86:	47 95       	ror	r20
 d88:	37 95       	ror	r19
 d8a:	27 95       	ror	r18
 d8c:	ba 95       	dec	r27
 d8e:	c9 f7       	brne	.-14     	; 0xd82 <__ultoa_invert+0xa2>
 d90:	62 0f       	add	r22, r18
 d92:	73 1f       	adc	r23, r19
 d94:	84 1f       	adc	r24, r20
 d96:	95 1f       	adc	r25, r21
 d98:	a0 1d       	adc	r26, r0
 d9a:	08 95       	ret

00000d9c <__prologue_saves__>:
 d9c:	2f 92       	push	r2
 d9e:	3f 92       	push	r3
 da0:	4f 92       	push	r4
 da2:	5f 92       	push	r5
 da4:	6f 92       	push	r6
 da6:	7f 92       	push	r7
 da8:	8f 92       	push	r8
 daa:	9f 92       	push	r9
 dac:	af 92       	push	r10
 dae:	bf 92       	push	r11
 db0:	cf 92       	push	r12
 db2:	df 92       	push	r13
 db4:	ef 92       	push	r14
 db6:	ff 92       	push	r15
 db8:	0f 93       	push	r16
 dba:	1f 93       	push	r17
 dbc:	cf 93       	push	r28
 dbe:	df 93       	push	r29
 dc0:	cd b7       	in	r28, 0x3d	; 61
 dc2:	de b7       	in	r29, 0x3e	; 62
 dc4:	ca 1b       	sub	r28, r26
 dc6:	db 0b       	sbc	r29, r27
 dc8:	0f b6       	in	r0, 0x3f	; 63
 dca:	f8 94       	cli
 dcc:	de bf       	out	0x3e, r29	; 62
 dce:	0f be       	out	0x3f, r0	; 63
 dd0:	cd bf       	out	0x3d, r28	; 61
 dd2:	09 94       	ijmp

00000dd4 <__epilogue_restores__>:
 dd4:	2a 88       	ldd	r2, Y+18	; 0x12
 dd6:	39 88       	ldd	r3, Y+17	; 0x11
 dd8:	48 88       	ldd	r4, Y+16	; 0x10
 dda:	5f 84       	ldd	r5, Y+15	; 0x0f
 ddc:	6e 84       	ldd	r6, Y+14	; 0x0e
 dde:	7d 84       	ldd	r7, Y+13	; 0x0d
 de0:	8c 84       	ldd	r8, Y+12	; 0x0c
 de2:	9b 84       	ldd	r9, Y+11	; 0x0b
 de4:	aa 84       	ldd	r10, Y+10	; 0x0a
 de6:	b9 84       	ldd	r11, Y+9	; 0x09
 de8:	c8 84       	ldd	r12, Y+8	; 0x08
 dea:	df 80       	ldd	r13, Y+7	; 0x07
 dec:	ee 80       	ldd	r14, Y+6	; 0x06
 dee:	fd 80       	ldd	r15, Y+5	; 0x05
 df0:	0c 81       	ldd	r16, Y+4	; 0x04
 df2:	1b 81       	ldd	r17, Y+3	; 0x03
 df4:	aa 81       	ldd	r26, Y+2	; 0x02
 df6:	b9 81       	ldd	r27, Y+1	; 0x01
 df8:	ce 0f       	add	r28, r30
 dfa:	d1 1d       	adc	r29, r1
 dfc:	0f b6       	in	r0, 0x3f	; 63
 dfe:	f8 94       	cli
 e00:	de bf       	out	0x3e, r29	; 62
 e02:	0f be       	out	0x3f, r0	; 63
 e04:	cd bf       	out	0x3d, r28	; 61
 e06:	ed 01       	movw	r28, r26
 e08:	08 95       	ret

00000e0a <_exit>:
 e0a:	f8 94       	cli

00000e0c <__stop_program>:
 e0c:	ff cf       	rjmp	.-2      	; 0xe0c <__stop_program>
