/*
 * Copyright (C) 2020  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */
#ifndef _clk_11_5_0_SH_MASK_HEADER
#define _clk_11_5_0_SH_MASK_HEADER


// addressBlock: clk_clk0_0_SmuClkDec
//CLK0_0_CLK0_CLK_PLL_FUSES
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK0_0_CLK0_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK0_0_CLK0_CLK_PLL_FUSES_2
#define CLK0_0_CLK0_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK0_0_CLK0_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK0_0_CLK0_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK0_0_CLK0_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK0_0_CLK0_CLK_MISC_FUSES
#define CLK0_0_CLK0_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK0_0_CLK0_CLK_FUSE_LOCK
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK0_0_CLK0_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK0_0_CLK0_CLK_FUSES_0
#define CLK0_0_CLK0_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK0_0_CLK0_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_0_CLK0_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK0_0_CLK0_CLK_FUSES_1
#define CLK0_0_CLK0_CLK_FUSES_1__StartupCLK1_Did__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_ADCA__SHIFT                                                             0x7
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DDCA__SHIFT                                                             0xb
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DiDtWait__SHIFT                                                         0xd
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DiDtFloor__SHIFT                                                        0x10
#define CLK0_0_CLK0_CLK_FUSES_1__StartupCLK1_Did_MASK                                                         0x0000007FL
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_ADCA_MASK                                                               0x00000780L
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DDCA_MASK                                                               0x00001800L
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_0_CLK0_CLK_FUSES_1__CLK1_DiDtFloor_MASK                                                          0x00030000L
//CLK0_0_CLK0_CLK_FUSES_2
#define CLK0_0_CLK0_CLK_FUSES_2__StartupCLK2_Did__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_ADCA__SHIFT                                                             0x7
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DDCA__SHIFT                                                             0xb
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DiDtWait__SHIFT                                                         0xd
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DiDtFloor__SHIFT                                                        0x10
#define CLK0_0_CLK0_CLK_FUSES_2__StartupCLK2_Did_MASK                                                         0x0000007FL
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_ADCA_MASK                                                               0x00000780L
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DDCA_MASK                                                               0x00001800L
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_0_CLK0_CLK_FUSES_2__CLK2_DiDtFloor_MASK                                                          0x00030000L
//CLK0_0_CLK0_CLK_FUSES_3
#define CLK0_0_CLK0_CLK_FUSES_3__StartupCLK3_Did__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_ADCA__SHIFT                                                             0x7
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DDCA__SHIFT                                                             0xb
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DiDtWait__SHIFT                                                         0xd
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DiDtFloor__SHIFT                                                        0x10
#define CLK0_0_CLK0_CLK_FUSES_3__StartupCLK3_Did_MASK                                                         0x0000007FL
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_ADCA_MASK                                                               0x00000780L
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DDCA_MASK                                                               0x00001800L
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_0_CLK0_CLK_FUSES_3__CLK3_DiDtFloor_MASK                                                          0x00030000L
//CLK0_0_CLK0_CLK_FUSE_CONTROL
#define CLK0_0_CLK0_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK0_0_CLK0_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK0_0_CLK0_SLICE_NUM
#define CLK0_0_CLK0_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK0_0_CLK0_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK0_0_CLK0_ROOTREFCLK_MUX_1
#define CLK0_0_CLK0_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK0_0_CLK0_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK0_0_CLK0_CLK_PLL_REFCLK_RATE_Startup
#define CLK0_0_CLK0_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK0_0_CLK0_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK0_0_CLK0_CLK_REFCG_REFCLK_CTRL
#define CLK0_0_CLK0_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK0_0_CLK0_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK0_0_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK0_0_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK0_0_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK0_0_CLK0_CLK_PLL_REQ
#define CLK0_0_CLK0_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK0_0_CLK0_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK0_0_CLK0_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK0_0_CLK0_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK0_0_CLK0_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK0_0_CLK0_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK0_0_CLK0_CLK_PLL_SEQ_REQ
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK0_0_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK0_0_CLK0_CLK_PLL_DIRECT_CNTL
#define CLK0_0_CLK0_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK0_0_CLK0_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK0_0_CLK0_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK0_0_CLK0_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK0_0_CLK0_CLK_PLL_STATUS
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK0_0_CLK0_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK0_0_CLK0_CLK_PLL_CONTROL
#define CLK0_0_CLK0_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK0_0_CLK0_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK0_0_CLK0_CLK_PLL_TEST
#define CLK0_0_CLK0_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK0_0_CLK0_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK0_0_CLK0_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK0_0_CLK0_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK0_0_CLK0_CLK_PLL_BYPASS
#define CLK0_0_CLK0_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK0_0_CLK0_spll_fuse1_bin1
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_0_CLK0_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_0_CLK0_spll_fuse_2_bin1
#define CLK0_0_CLK0_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_0_CLK0_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_0_CLK0_spll_fuse1_bin2
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_0_CLK0_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_0_CLK0_spll_fuse_2_bin2
#define CLK0_0_CLK0_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_0_CLK0_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_0_CLK0_spll_fuse1_bin3
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_0_CLK0_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_0_CLK0_spll_fuse_2_bin3
#define CLK0_0_CLK0_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_0_CLK0_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_0_CLK0_spll_fuse1_bin4
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_0_CLK0_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_0_CLK0_spll_fuse_2_bin4
#define CLK0_0_CLK0_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_0_CLK0_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_0_CLK0_spll_fsm_cntl_1
#define CLK0_0_CLK0_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK0_0_CLK0_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK0_0_CLK0_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK0_0_CLK0_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK0_0_CLK0_spll_fsm_cntl_2
#define CLK0_0_CLK0_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK0_0_CLK0_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK0_0_CLK0_spll_fsm_cntl_3
#define CLK0_0_CLK0_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK0_0_CLK0_spll_fsm_cntl_4
#define CLK0_0_CLK0_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK0_0_CLK0_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK0_0_CLK0_spll_field_1
#define CLK0_0_CLK0_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK0_0_CLK0_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK0_0_CLK0_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK0_0_CLK0_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK0_0_CLK0_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK0_0_CLK0_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK0_0_CLK0_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK0_0_CLK0_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK0_0_CLK0_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK0_0_CLK0_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK0_0_CLK0_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK0_0_CLK0_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK0_0_CLK0_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK0_0_CLK0_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK0_0_CLK0_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK0_0_CLK0_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK0_0_CLK0_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK0_0_CLK0_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK0_0_CLK0_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK0_0_CLK0_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK0_0_CLK0_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK0_0_CLK0_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK0_0_CLK0_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK0_0_CLK0_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK0_0_CLK0_spll_field_2
#define CLK0_0_CLK0_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK0_0_CLK0_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK0_0_CLK0_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK0_0_CLK0_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK0_0_CLK0_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK0_0_CLK0_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK0_0_CLK0_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK0_0_CLK0_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK0_0_CLK0_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK0_0_CLK0_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK0_0_CLK0_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK0_0_CLK0_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK0_0_CLK0_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK0_0_CLK0_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK0_0_CLK0_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK0_0_CLK0_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK0_0_CLK0_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK0_0_CLK0_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK0_0_CLK0_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK0_0_CLK0_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK0_0_CLK0_spll_field_3
#define CLK0_0_CLK0_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK0_0_CLK0_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK0_0_CLK0_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK0_0_CLK0_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK0_0_CLK0_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK0_0_CLK0_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK0_0_CLK0_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK0_0_CLK0_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK0_0_CLK0_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK0_0_CLK0_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK0_0_CLK0_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK0_0_CLK0_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK0_0_CLK0_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK0_0_CLK0_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK0_0_CLK0_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK0_0_CLK0_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK0_0_CLK0_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK0_0_CLK0_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK0_0_CLK0_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK0_0_CLK0_spll_field_4
#define CLK0_0_CLK0_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK0_0_CLK0_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK0_0_CLK0_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK0_0_CLK0_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK0_0_CLK0_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK0_0_CLK0_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK0_0_CLK0_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK0_0_CLK0_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK0_0_CLK0_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK0_0_CLK0_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK0_0_CLK0_spll_field_5
#define CLK0_0_CLK0_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK0_0_CLK0_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK0_0_CLK0_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK0_0_CLK0_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK0_0_CLK0_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK0_0_CLK0_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK0_0_CLK0_spll_field_6
#define CLK0_0_CLK0_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK0_0_CLK0_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK0_0_CLK0_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK0_0_CLK0_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK0_0_CLK0_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK0_0_CLK0_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK0_0_CLK0_spll_field_7
#define CLK0_0_CLK0_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK0_0_CLK0_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK0_0_CLK0_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK0_0_CLK0_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK0_0_CLK0_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK0_0_CLK0_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK0_0_CLK0_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK0_0_CLK0_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK0_0_CLK0_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK0_0_CLK0_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK0_0_CLK0_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK0_0_CLK0_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK0_0_CLK0_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK0_0_CLK0_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK0_0_CLK0_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK0_0_CLK0_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK0_0_CLK0_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK0_0_CLK0_spll_field_8
#define CLK0_0_CLK0_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK0_0_CLK0_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK0_0_CLK0_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK0_0_CLK0_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK0_0_CLK0_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK0_0_CLK0_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK0_0_CLK0_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK0_0_CLK0_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK0_0_CLK0_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK0_0_CLK0_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK0_0_CLK0_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK0_0_CLK0_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK0_0_CLK0_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK0_0_CLK0_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK0_0_CLK0_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK0_0_CLK0_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK0_0_CLK0_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK0_0_CLK0_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK0_0_CLK0_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK0_0_CLK0_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK0_0_CLK0_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK0_0_CLK0_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK0_0_CLK0_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK0_0_CLK0_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK0_0_CLK0_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK0_0_CLK0_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK0_0_CLK0_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK0_0_CLK0_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK0_0_CLK0_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK0_0_CLK0_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK0_0_CLK0_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK0_0_CLK0_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK0_0_CLK0_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK0_0_CLK0_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK0_0_CLK0_spll_field_9
#define CLK0_0_CLK0_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK0_0_CLK0_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK0_0_CLK0_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK0_0_CLK0_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK0_0_CLK0_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK0_0_CLK0_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK0_0_CLK0_spll_field_10
#define CLK0_0_CLK0_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK0_0_CLK0_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK0_0_CLK0_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK0_0_CLK0_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK0_0_CLK0_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK0_0_CLK0_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK0_0_CLK0_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK0_0_CLK0_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK0_0_CLK0_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK0_0_CLK0_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK0_0_CLK0_spll_field_11
#define CLK0_0_CLK0_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK0_0_CLK0_spll_field_12
#define CLK0_0_CLK0_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK0_0_CLK0_spll_field_13
#define CLK0_0_CLK0_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK0_0_CLK0_spll_field_14
#define CLK0_0_CLK0_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK0_0_CLK0_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK0_0_CLK0_spll_field_15
#define CLK0_0_CLK0_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK0_0_CLK0_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK0_0_CLK0_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK0_0_CLK0_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK0_0_CLK0_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK0_0_CLK0_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK0_0_CLK0_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK0_0_CLK0_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK0_0_CLK0_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK0_0_CLK0_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK0_0_CLK0_spll_fll_ro
#define CLK0_0_CLK0_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK0_0_CLK0_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK0_0_CLK0_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK0_0_CLK0_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK0_0_CLK0_spll_override
#define CLK0_0_CLK0_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK0_0_CLK0_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK0_0_CLK0_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK0_0_CLK0_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK0_0_CLK0_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK0_0_CLK0_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK0_0_CLK0_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK0_0_CLK0_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK0_0_CLK0_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK0_0_CLK0_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK0_0_CLK0_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK0_0_CLK0_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK0_0_CLK0_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK0_0_CLK0_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK0_0_CLK0_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK0_0_CLK0_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK0_0_CLK0_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK0_0_CLK0_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK0_0_CLK0_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK0_0_CLK0_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK0_0_CLK0_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK0_0_CLK0_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK0_0_CLK0_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK0_0_CLK0_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK0_0_CLK0_CLK_PLL_DIV_CNTL
#define CLK0_0_CLK0_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK0_0_CLK0_CLK_PWRON_RESET_TIMER
#define CLK0_0_CLK0_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK0_0_CLK0_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK0_0_CLK0_CLK_Pll_LOCK_TIMER
#define CLK0_0_CLK0_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK0_0_CLK0_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK0_0_CLK0_CLK_Pll_ACK_TIMER
#define CLK0_0_CLK0_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK0_0_CLK0_CLK_Pll_SD_ACK_TIMER
#define CLK0_0_CLK0_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK0_0_CLK0_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER
#define CLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK0_0_CLK0_CLK_Pll_CNTL_TIMER
#define CLK0_0_CLK0_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK0_0_CLK0_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK0_0_CLK0_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK0_0_CLK0_CLK_DS_DEGL
#define CLK0_0_CLK0_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK0_0_CLK0_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK0_0_CLK0_CLK_DFS_PCC_CNTL_2
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK0_0_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK0_0_CLK0_CLK_DFS_REQ_DET_TIMER
#define CLK0_0_CLK0_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK0_0_CLK0_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK0_0_CLK0_CLK_DID_CONTROL
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_1__SHIFT                                                    0x1
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_2__SHIFT                                                    0x2
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_3__SHIFT                                                    0x3
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_4__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_5__SHIFT                                                    0x5
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_1_MASK                                                      0x00000002L
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_2_MASK                                                      0x00000004L
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_3_MASK                                                      0x00000008L
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_4_MASK                                                      0x00000010L
#define CLK0_0_CLK0_CLK_DID_CONTROL__AllowZeroDID_5_MASK                                                      0x00000020L
//CLK0_0_CLK0_POST_DFS_BYPASS_CONTROL
#define CLK0_0_CLK0_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK0_0_CLK0_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK0_0_CLK0_CLK0_DFS_CNTL
#define CLK0_0_CLK0_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK0_0_CLK0_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK0_0_CLK0_CLK0_DS_CNTL
#define CLK0_0_CLK0_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK0_ALLOW_DS
#define CLK0_0_CLK0_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK0_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK0_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK0_POSTDFS_EN
#define CLK0_0_CLK0_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK0_SLICE_CNTL
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK0_BYPASS_CNTL
#define CLK0_0_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK0_STATUS
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_0_CLK0_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_0_CLK0_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_0_CLK0_CLK1_DFS_CNTL
#define CLK0_0_CLK0_CLK1_DFS_CNTL__CLK1_DIVIDER__SHIFT                                                        0x0
#define CLK0_0_CLK0_CLK1_DFS_CNTL__CLK1_DIVIDER_MASK                                                          0x0000007FL
//CLK0_0_CLK0_CLK1_DS_CNTL
#define CLK0_0_CLK0_CLK1_DS_CNTL__CLK1_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK1_DS_CNTL__CLK1_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK1_ALLOW_DS
#define CLK0_0_CLK0_CLK1_ALLOW_DS__CLK1_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK1_ALLOW_DS__CLK1_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK1_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK1_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK1_POSTDFS_EN
#define CLK0_0_CLK0_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK1_SLICE_CNTL
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK1_SLICE_CNTL__CLK1_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK1_BYPASS_CNTL
#define CLK0_0_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK1_STATUS
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK1_STATUS__SMU_1_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK1_STATUS__SMU_1_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_0_CLK0_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_0_CLK0_CLK1_STATUS__CLK1_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_0_CLK0_CLK2_DFS_CNTL
#define CLK0_0_CLK0_CLK2_DFS_CNTL__CLK2_DIVIDER__SHIFT                                                        0x0
#define CLK0_0_CLK0_CLK2_DFS_CNTL__CLK2_DIVIDER_MASK                                                          0x0000007FL
//CLK0_0_CLK0_CLK2_DS_CNTL
#define CLK0_0_CLK0_CLK2_DS_CNTL__CLK2_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK2_DS_CNTL__CLK2_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK2_ALLOW_DS
#define CLK0_0_CLK0_CLK2_ALLOW_DS__CLK2_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK2_ALLOW_DS__CLK2_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK2_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK2_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK2_POSTDFS_EN
#define CLK0_0_CLK0_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK2_SLICE_CNTL
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK2_SLICE_CNTL__CLK2_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK2_BYPASS_CNTL
#define CLK0_0_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK2_STATUS
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK2_STATUS__SMU_2_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK2_STATUS__SMU_2_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_0_CLK0_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_0_CLK0_CLK2_STATUS__CLK2_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_0_CLK0_CLK3_DFS_CNTL
#define CLK0_0_CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                        0x0
#define CLK0_0_CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                          0x0000007FL
//CLK0_0_CLK0_CLK3_DS_CNTL
#define CLK0_0_CLK0_CLK3_DS_CNTL__CLK3_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK3_DS_CNTL__CLK3_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK3_ALLOW_DS
#define CLK0_0_CLK0_CLK3_ALLOW_DS__CLK3_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK3_ALLOW_DS__CLK3_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK3_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK3_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK3_POSTDFS_EN
#define CLK0_0_CLK0_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK3_SLICE_CNTL
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK3_SLICE_CNTL__CLK3_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK3_BYPASS_CNTL
#define CLK0_0_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK3_STATUS
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK3_STATUS__SMU_3_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK3_STATUS__SMU_3_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_0_CLK0_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_0_CLK0_CLK3_STATUS__CLK3_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_0_CLK0_CLK4_DS_CNTL
#define CLK0_0_CLK0_CLK4_DS_CNTL__CLK4_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK4_DS_CNTL__CLK4_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK4_ALLOW_DS
#define CLK0_0_CLK0_CLK4_ALLOW_DS__CLK4_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK4_ALLOW_DS__CLK4_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK4_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK4_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK4_POSTDFS_EN
#define CLK0_0_CLK0_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK4_SLICE_CNTL
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK4_SLICE_CNTL__CLK4_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK4_BYPASS_CNTL
#define CLK0_0_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK4_STATUS
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK4_STATUS__SMU_4_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK4_STATUS__SMU_4_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK0_0_CLK0_CLK5_DS_CNTL
#define CLK0_0_CLK0_CLK5_DS_CNTL__CLK5_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK5_DS_CNTL__CLK5_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_0_CLK0_CLK5_ALLOW_DS
#define CLK0_0_CLK0_CLK5_ALLOW_DS__CLK5_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_0_CLK0_CLK5_ALLOW_DS__CLK5_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_0_CLK0_CLK5_DS_HYSTERESIS_ENTRY
#define CLK0_0_CLK0_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_0_CLK0_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_0_CLK0_CLK5_DS_HYSTERESIS_EXIT
#define CLK0_0_CLK0_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_0_CLK0_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_0_CLK0_CLK5_POSTDFS_EN
#define CLK0_0_CLK0_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_0_CLK0_CLK5_SLICE_CNTL
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_STOP__SHIFT                                                         0x0
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_DFS_EN__SHIFT                                                       0xc
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_STOP_MASK                                                           0x00000001L
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_DFS_EN_MASK                                                         0x00001000L
#define CLK0_0_CLK0_CLK5_SLICE_CNTL__CLK5_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_0_CLK0_CLK5_BYPASS_CNTL
#define CLK0_0_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_0_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_0_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_0_CLK0_CLK5_STATUS
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_0_CLK0_CLK5_STATUS__SMU_5_STATUS__SHIFT                                                          0x1
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_0_CLK0_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_0_CLK0_CLK5_STATUS__SMU_5_STATUS_MASK                                                            0x00000002L
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_0_CLK0_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_0_CLK0_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK0_0_CLK0_DFS_GlobalClkEnDID_CTR
#define CLK0_0_CLK0_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK0_0_CLK0_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK0_0_CLK0_CLK_PLL_PWR_REQ
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK0_0_CLK0_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK0_0_CLK0_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1__SHIFT                                            0x1
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2__SHIFT                                            0x2
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3__SHIFT                                            0x3
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1__SHIFT                                             0x11
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2__SHIFT                                             0x12
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3__SHIFT                                             0x13
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1_MASK                                              0x00000002L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2_MASK                                              0x00000004L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3_MASK                                              0x00000008L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1_MASK                                               0x00020000L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2_MASK                                               0x00040000L
#define CLK0_0_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3_MASK                                               0x00080000L
//CLK0_0_CLK0_CLK_FSM_CONTROL
#define CLK0_0_CLK0_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK0_0_CLK0_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK0_0_CLK0_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK0_0_CLK0_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK0_0_CLK0_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK0_0_CLK0_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK0_0_CLK0_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK0_0_CLK0_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK0_0_CLK0_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK0_0_CLK0_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK0_0_CLK0_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK0_0_CLK0_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK0_0_CLK0_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK0_0_CLK0_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK0_0_CLK0_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK0_0_CLK0_CLK_FSM_MODE
#define CLK0_0_CLK0_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK0_0_CLK0_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK0_0_CLK0_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK0_0_CLK0_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK0_0_CLK0_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK0_0_CLK0_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK0_0_CLK0_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK0_0_CLK0_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK0_0_CLK0_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK0_0_CLK0_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK0_0_CLK0_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK0_0_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK0_0_CLK0_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK0_0_CLK0_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK0_0_CLK0_CLK_FSM_STATUS
#define CLK0_0_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK0_0_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK0_0_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK0_0_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK0_0_CLK0_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1__SHIFT                                         0x1
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2__SHIFT                                         0x2
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3__SHIFT                                         0x3
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1_MASK                                           0x00000002L
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2_MASK                                           0x00000004L
#define CLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3_MASK                                           0x00000008L
//CLK0_0_CLK0_CLK_FSM_STATUS_IDLE
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1__SHIFT                               0x1
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2__SHIFT                               0x2
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3__SHIFT                               0x3
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1__SHIFT                                   0x11
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2__SHIFT                                   0x12
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3__SHIFT                                   0x13
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1_MASK                                 0x00000002L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2_MASK                                 0x00000004L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3_MASK                                 0x00000008L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1_MASK                                     0x00020000L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2_MASK                                     0x00040000L
#define CLK0_0_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3_MASK                                     0x00080000L
//CLK0_0_CLK0_CLK_MILESTONE
#define CLK0_0_CLK0_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK0_0_CLK0_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK0_0_CLK0_CLK_MILESTONE_upper
#define CLK0_0_CLK0_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_WARM_RESET_CNTL
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK0_0_CLK0_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK0_0_CLK0_CLK_RESET
#define CLK0_0_CLK0_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK0_0_CLK0_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK0_0_CLK0_CLK_MILESTONE_STPCLK
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK0_0_CLK0_CLK_PLL_DividerReset
#define CLK0_0_CLK0_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK0_0_CLK0_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK0_0_CLK0_CLK_MILESTONE_PLLTST
#define CLK0_0_CLK0_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK0_0_CLK0_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK0_0_CLK0_CLK_MILESTONE_PLLTST_VALID
#define CLK0_0_CLK0_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK0_0_CLK0_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK0_0_CLK0_CLK_OBSERVE_MUX
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK0_0_CLK0_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK0_0_CLK0_FCState_config
#define CLK0_0_CLK0_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK0_0_CLK0_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK0_0_CLK0_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK0_0_CLK0_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK0_0_CLK0_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK0_0_CLK0_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK0_0_CLK0_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK0_0_CLK0_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK0_0_CLK0_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK0_0_CLK0_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK0_0_CLK0_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK0_0_CLK0_FCState_config__FCState_slice_map_MASK                                                    0x0000000FL
#define CLK0_0_CLK0_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK0_0_CLK0_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK0_0_CLK0_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK0_0_CLK0_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK0_0_CLK0_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK0_0_CLK0_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK0_0_CLK0_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK0_0_CLK0_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK0_0_CLK0_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK0_0_CLK0_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK0_0_CLK0_FCState_config_2
#define CLK0_0_CLK0_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK0_0_CLK0_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK0_0_CLK0_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK0_0_CLK0_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK0_0_CLK0_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK0_0_CLK0_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x0000000FL
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK0_0_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK0_0_CLK0_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK0_0_CLK0_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK0_0_CLK0_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK0_0_CLK0_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK0_0_CLK0_FCState_config_3
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK0_0_CLK0_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK0_0_CLK0_FCState_config_4
#define CLK0_0_CLK0_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK0_0_CLK0_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK0_0_CLK0_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK0_0_CLK0_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK0_0_CLK0_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x0000000FL
#define CLK0_0_CLK0_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK0_0_CLK0_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK0_0_CLK0_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK0_0_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK0_0_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK0_0_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK0_0_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK0_0_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK0_0_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK0_0_CLK0_CLK_SPARE_0
#define CLK0_0_CLK0_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK0_0_CLK0_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK0_0_CLK0_CLK_SPARE_1
#define CLK0_0_CLK0_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK0_0_CLK0_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK0_0_CLK0_CLK_TICK_CNT_STATUS
#define CLK0_0_CLK0_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x0000003FL
//CLK0_0_CLK0_CLK0_CURRENT_CNT
#define CLK0_0_CLK0_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK1_CURRENT_CNT
#define CLK0_0_CLK0_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK2_CURRENT_CNT
#define CLK0_0_CLK0_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK3_CURRENT_CNT
#define CLK0_0_CLK0_CLK3_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK3_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK4_CURRENT_CNT
#define CLK0_0_CLK0_CLK4_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK4_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK5_CURRENT_CNT
#define CLK0_0_CLK0_CLK5_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_0_CLK0_CLK5_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_1
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_2
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_3
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_4
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_5
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_6
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_7
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_8
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_9
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_10
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_11
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_12
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_13
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_14
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_15
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_16
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_17
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_18
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_19
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_20
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_21
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_22
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_23
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_24
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_25
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_26
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_27
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_28
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_29
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_30
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_31
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK0_0_CLK0_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK0_0_CLK0_CLK_DS_OVERRIDE
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS1_override__SHIFT                                                      0x3
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS2_override__SHIFT                                                      0x6
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS3_override__SHIFT                                                      0x9
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS4_override__SHIFT                                                      0xc
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS5_override__SHIFT                                                      0xf
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS1_override_MASK                                                        0x00000038L
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS2_override_MASK                                                        0x000001C0L
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS3_override_MASK                                                        0x00000E00L
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS4_override_MASK                                                        0x00007000L
#define CLK0_0_CLK0_CLK_DS_OVERRIDE__DS5_override_MASK                                                        0x00038000L
//CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK0_0_CLK0_CLK_SCRATCH
#define CLK0_0_CLK0_CLK_SCRATCH__CLK0_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK0_0_CLK0_CLK_SCRATCH__CLK0_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk0_1_SmuClkDec
//CLK0_1_CLK0_CLK_PLL_FUSES
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK0_1_CLK0_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK0_1_CLK0_CLK_PLL_FUSES_2
#define CLK0_1_CLK0_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK0_1_CLK0_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK0_1_CLK0_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK0_1_CLK0_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK0_1_CLK0_CLK_MISC_FUSES
#define CLK0_1_CLK0_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK0_1_CLK0_CLK_FUSE_LOCK
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK0_1_CLK0_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK0_1_CLK0_CLK_FUSES_0
#define CLK0_1_CLK0_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK0_1_CLK0_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_1_CLK0_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK0_1_CLK0_CLK_FUSES_1
#define CLK0_1_CLK0_CLK_FUSES_1__StartupCLK1_Did__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_ADCA__SHIFT                                                             0x7
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DDCA__SHIFT                                                             0xb
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DiDtWait__SHIFT                                                         0xd
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DiDtFloor__SHIFT                                                        0x10
#define CLK0_1_CLK0_CLK_FUSES_1__StartupCLK1_Did_MASK                                                         0x0000007FL
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_ADCA_MASK                                                               0x00000780L
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DDCA_MASK                                                               0x00001800L
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_1_CLK0_CLK_FUSES_1__CLK1_DiDtFloor_MASK                                                          0x00030000L
//CLK0_1_CLK0_CLK_FUSES_2
#define CLK0_1_CLK0_CLK_FUSES_2__StartupCLK2_Did__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_ADCA__SHIFT                                                             0x7
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DDCA__SHIFT                                                             0xb
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DiDtWait__SHIFT                                                         0xd
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DiDtFloor__SHIFT                                                        0x10
#define CLK0_1_CLK0_CLK_FUSES_2__StartupCLK2_Did_MASK                                                         0x0000007FL
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_ADCA_MASK                                                               0x00000780L
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DDCA_MASK                                                               0x00001800L
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_1_CLK0_CLK_FUSES_2__CLK2_DiDtFloor_MASK                                                          0x00030000L
//CLK0_1_CLK0_CLK_FUSES_3
#define CLK0_1_CLK0_CLK_FUSES_3__StartupCLK3_Did__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_ADCA__SHIFT                                                             0x7
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DDCA__SHIFT                                                             0xb
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DiDtWait__SHIFT                                                         0xd
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DiDtFloor__SHIFT                                                        0x10
#define CLK0_1_CLK0_CLK_FUSES_3__StartupCLK3_Did_MASK                                                         0x0000007FL
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_ADCA_MASK                                                               0x00000780L
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DDCA_MASK                                                               0x00001800L
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DiDtWait_MASK                                                           0x0000E000L
#define CLK0_1_CLK0_CLK_FUSES_3__CLK3_DiDtFloor_MASK                                                          0x00030000L
//CLK0_1_CLK0_CLK_FUSE_CONTROL
#define CLK0_1_CLK0_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK0_1_CLK0_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK0_1_CLK0_SLICE_NUM
#define CLK0_1_CLK0_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK0_1_CLK0_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK0_1_CLK0_ROOTREFCLK_MUX_1
#define CLK0_1_CLK0_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK0_1_CLK0_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK0_1_CLK0_CLK_PLL_REFCLK_RATE_Startup
#define CLK0_1_CLK0_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK0_1_CLK0_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK0_1_CLK0_CLK_REFCG_REFCLK_CTRL
#define CLK0_1_CLK0_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK0_1_CLK0_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK0_1_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK0_1_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK0_1_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK0_1_CLK0_CLK_PLL_REQ
#define CLK0_1_CLK0_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK0_1_CLK0_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK0_1_CLK0_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK0_1_CLK0_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK0_1_CLK0_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK0_1_CLK0_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK0_1_CLK0_CLK_PLL_SEQ_REQ
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK0_1_CLK0_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK0_1_CLK0_CLK_PLL_DIRECT_CNTL
#define CLK0_1_CLK0_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK0_1_CLK0_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK0_1_CLK0_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK0_1_CLK0_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK0_1_CLK0_CLK_PLL_STATUS
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK0_1_CLK0_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK0_1_CLK0_CLK_PLL_CONTROL
#define CLK0_1_CLK0_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK0_1_CLK0_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK0_1_CLK0_CLK_PLL_TEST
#define CLK0_1_CLK0_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK0_1_CLK0_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK0_1_CLK0_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK0_1_CLK0_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK0_1_CLK0_CLK_PLL_BYPASS
#define CLK0_1_CLK0_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK0_1_CLK0_spll_fuse1_bin1
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_1_CLK0_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_1_CLK0_spll_fuse_2_bin1
#define CLK0_1_CLK0_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_1_CLK0_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_1_CLK0_spll_fuse1_bin2
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_1_CLK0_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_1_CLK0_spll_fuse_2_bin2
#define CLK0_1_CLK0_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_1_CLK0_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_1_CLK0_spll_fuse1_bin3
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_1_CLK0_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_1_CLK0_spll_fuse_2_bin3
#define CLK0_1_CLK0_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_1_CLK0_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_1_CLK0_spll_fuse1_bin4
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK0_1_CLK0_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK0_1_CLK0_spll_fuse_2_bin4
#define CLK0_1_CLK0_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK0_1_CLK0_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK0_1_CLK0_spll_fsm_cntl_1
#define CLK0_1_CLK0_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK0_1_CLK0_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK0_1_CLK0_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK0_1_CLK0_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK0_1_CLK0_spll_fsm_cntl_2
#define CLK0_1_CLK0_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK0_1_CLK0_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK0_1_CLK0_spll_fsm_cntl_3
#define CLK0_1_CLK0_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK0_1_CLK0_spll_fsm_cntl_4
#define CLK0_1_CLK0_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK0_1_CLK0_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK0_1_CLK0_spll_field_1
#define CLK0_1_CLK0_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK0_1_CLK0_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK0_1_CLK0_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK0_1_CLK0_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK0_1_CLK0_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK0_1_CLK0_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK0_1_CLK0_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK0_1_CLK0_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK0_1_CLK0_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK0_1_CLK0_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK0_1_CLK0_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK0_1_CLK0_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK0_1_CLK0_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK0_1_CLK0_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK0_1_CLK0_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK0_1_CLK0_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK0_1_CLK0_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK0_1_CLK0_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK0_1_CLK0_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK0_1_CLK0_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK0_1_CLK0_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK0_1_CLK0_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK0_1_CLK0_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK0_1_CLK0_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK0_1_CLK0_spll_field_2
#define CLK0_1_CLK0_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK0_1_CLK0_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK0_1_CLK0_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK0_1_CLK0_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK0_1_CLK0_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK0_1_CLK0_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK0_1_CLK0_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK0_1_CLK0_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK0_1_CLK0_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK0_1_CLK0_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK0_1_CLK0_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK0_1_CLK0_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK0_1_CLK0_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK0_1_CLK0_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK0_1_CLK0_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK0_1_CLK0_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK0_1_CLK0_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK0_1_CLK0_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK0_1_CLK0_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK0_1_CLK0_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK0_1_CLK0_spll_field_3
#define CLK0_1_CLK0_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK0_1_CLK0_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK0_1_CLK0_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK0_1_CLK0_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK0_1_CLK0_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK0_1_CLK0_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK0_1_CLK0_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK0_1_CLK0_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK0_1_CLK0_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK0_1_CLK0_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK0_1_CLK0_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK0_1_CLK0_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK0_1_CLK0_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK0_1_CLK0_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK0_1_CLK0_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK0_1_CLK0_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK0_1_CLK0_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK0_1_CLK0_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK0_1_CLK0_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK0_1_CLK0_spll_field_4
#define CLK0_1_CLK0_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK0_1_CLK0_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK0_1_CLK0_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK0_1_CLK0_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK0_1_CLK0_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK0_1_CLK0_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK0_1_CLK0_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK0_1_CLK0_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK0_1_CLK0_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK0_1_CLK0_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK0_1_CLK0_spll_field_5
#define CLK0_1_CLK0_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK0_1_CLK0_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK0_1_CLK0_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK0_1_CLK0_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK0_1_CLK0_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK0_1_CLK0_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK0_1_CLK0_spll_field_6
#define CLK0_1_CLK0_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK0_1_CLK0_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK0_1_CLK0_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK0_1_CLK0_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK0_1_CLK0_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK0_1_CLK0_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK0_1_CLK0_spll_field_7
#define CLK0_1_CLK0_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK0_1_CLK0_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK0_1_CLK0_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK0_1_CLK0_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK0_1_CLK0_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK0_1_CLK0_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK0_1_CLK0_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK0_1_CLK0_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK0_1_CLK0_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK0_1_CLK0_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK0_1_CLK0_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK0_1_CLK0_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK0_1_CLK0_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK0_1_CLK0_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK0_1_CLK0_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK0_1_CLK0_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK0_1_CLK0_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK0_1_CLK0_spll_field_8
#define CLK0_1_CLK0_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK0_1_CLK0_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK0_1_CLK0_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK0_1_CLK0_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK0_1_CLK0_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK0_1_CLK0_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK0_1_CLK0_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK0_1_CLK0_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK0_1_CLK0_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK0_1_CLK0_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK0_1_CLK0_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK0_1_CLK0_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK0_1_CLK0_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK0_1_CLK0_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK0_1_CLK0_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK0_1_CLK0_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK0_1_CLK0_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK0_1_CLK0_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK0_1_CLK0_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK0_1_CLK0_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK0_1_CLK0_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK0_1_CLK0_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK0_1_CLK0_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK0_1_CLK0_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK0_1_CLK0_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK0_1_CLK0_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK0_1_CLK0_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK0_1_CLK0_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK0_1_CLK0_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK0_1_CLK0_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK0_1_CLK0_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK0_1_CLK0_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK0_1_CLK0_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK0_1_CLK0_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK0_1_CLK0_spll_field_9
#define CLK0_1_CLK0_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK0_1_CLK0_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK0_1_CLK0_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK0_1_CLK0_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK0_1_CLK0_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK0_1_CLK0_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK0_1_CLK0_spll_field_10
#define CLK0_1_CLK0_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK0_1_CLK0_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK0_1_CLK0_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK0_1_CLK0_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK0_1_CLK0_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK0_1_CLK0_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK0_1_CLK0_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK0_1_CLK0_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK0_1_CLK0_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK0_1_CLK0_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK0_1_CLK0_spll_field_11
#define CLK0_1_CLK0_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK0_1_CLK0_spll_field_12
#define CLK0_1_CLK0_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK0_1_CLK0_spll_field_13
#define CLK0_1_CLK0_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK0_1_CLK0_spll_field_14
#define CLK0_1_CLK0_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK0_1_CLK0_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK0_1_CLK0_spll_field_15
#define CLK0_1_CLK0_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK0_1_CLK0_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK0_1_CLK0_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK0_1_CLK0_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK0_1_CLK0_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK0_1_CLK0_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK0_1_CLK0_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK0_1_CLK0_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK0_1_CLK0_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK0_1_CLK0_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK0_1_CLK0_spll_fll_ro
#define CLK0_1_CLK0_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK0_1_CLK0_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK0_1_CLK0_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK0_1_CLK0_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK0_1_CLK0_spll_override
#define CLK0_1_CLK0_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK0_1_CLK0_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK0_1_CLK0_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK0_1_CLK0_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK0_1_CLK0_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK0_1_CLK0_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK0_1_CLK0_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK0_1_CLK0_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK0_1_CLK0_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK0_1_CLK0_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK0_1_CLK0_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK0_1_CLK0_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK0_1_CLK0_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK0_1_CLK0_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK0_1_CLK0_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK0_1_CLK0_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK0_1_CLK0_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK0_1_CLK0_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK0_1_CLK0_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK0_1_CLK0_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK0_1_CLK0_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK0_1_CLK0_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK0_1_CLK0_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK0_1_CLK0_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK0_1_CLK0_CLK_PLL_DIV_CNTL
#define CLK0_1_CLK0_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK0_1_CLK0_CLK_PWRON_RESET_TIMER
#define CLK0_1_CLK0_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK0_1_CLK0_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK0_1_CLK0_CLK_Pll_LOCK_TIMER
#define CLK0_1_CLK0_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK0_1_CLK0_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK0_1_CLK0_CLK_Pll_ACK_TIMER
#define CLK0_1_CLK0_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK0_1_CLK0_CLK_Pll_SD_ACK_TIMER
#define CLK0_1_CLK0_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK0_1_CLK0_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER
#define CLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK0_1_CLK0_CLK_Pll_CNTL_TIMER
#define CLK0_1_CLK0_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK0_1_CLK0_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK0_1_CLK0_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK0_1_CLK0_CLK_DS_DEGL
#define CLK0_1_CLK0_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK0_1_CLK0_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK0_1_CLK0_CLK_DFS_PCC_CNTL_2
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK0_1_CLK0_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK0_1_CLK0_CLK_DFS_REQ_DET_TIMER
#define CLK0_1_CLK0_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK0_1_CLK0_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK0_1_CLK0_CLK_DID_CONTROL
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_1__SHIFT                                                    0x1
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_2__SHIFT                                                    0x2
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_3__SHIFT                                                    0x3
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_4__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_5__SHIFT                                                    0x5
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_1_MASK                                                      0x00000002L
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_2_MASK                                                      0x00000004L
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_3_MASK                                                      0x00000008L
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_4_MASK                                                      0x00000010L
#define CLK0_1_CLK0_CLK_DID_CONTROL__AllowZeroDID_5_MASK                                                      0x00000020L
//CLK0_1_CLK0_POST_DFS_BYPASS_CONTROL
#define CLK0_1_CLK0_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK0_1_CLK0_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK0_1_CLK0_CLK0_DFS_CNTL
#define CLK0_1_CLK0_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK0_1_CLK0_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK0_1_CLK0_CLK0_DS_CNTL
#define CLK0_1_CLK0_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK0_ALLOW_DS
#define CLK0_1_CLK0_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK0_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK0_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK0_POSTDFS_EN
#define CLK0_1_CLK0_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK0_SLICE_CNTL
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK0_BYPASS_CNTL
#define CLK0_1_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK0_STATUS
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_1_CLK0_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_1_CLK0_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_1_CLK0_CLK1_DFS_CNTL
#define CLK0_1_CLK0_CLK1_DFS_CNTL__CLK1_DIVIDER__SHIFT                                                        0x0
#define CLK0_1_CLK0_CLK1_DFS_CNTL__CLK1_DIVIDER_MASK                                                          0x0000007FL
//CLK0_1_CLK0_CLK1_DS_CNTL
#define CLK0_1_CLK0_CLK1_DS_CNTL__CLK1_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK1_DS_CNTL__CLK1_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK1_ALLOW_DS
#define CLK0_1_CLK0_CLK1_ALLOW_DS__CLK1_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK1_ALLOW_DS__CLK1_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK1_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK1_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK1_POSTDFS_EN
#define CLK0_1_CLK0_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK1_SLICE_CNTL
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK1_SLICE_CNTL__CLK1_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK1_BYPASS_CNTL
#define CLK0_1_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK1_STATUS
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK1_STATUS__SMU_1_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK1_STATUS__SMU_1_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_1_CLK0_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_1_CLK0_CLK1_STATUS__CLK1_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_1_CLK0_CLK2_DFS_CNTL
#define CLK0_1_CLK0_CLK2_DFS_CNTL__CLK2_DIVIDER__SHIFT                                                        0x0
#define CLK0_1_CLK0_CLK2_DFS_CNTL__CLK2_DIVIDER_MASK                                                          0x0000007FL
//CLK0_1_CLK0_CLK2_DS_CNTL
#define CLK0_1_CLK0_CLK2_DS_CNTL__CLK2_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK2_DS_CNTL__CLK2_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK2_ALLOW_DS
#define CLK0_1_CLK0_CLK2_ALLOW_DS__CLK2_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK2_ALLOW_DS__CLK2_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK2_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK2_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK2_POSTDFS_EN
#define CLK0_1_CLK0_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK2_SLICE_CNTL
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK2_SLICE_CNTL__CLK2_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK2_BYPASS_CNTL
#define CLK0_1_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK2_STATUS
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK2_STATUS__SMU_2_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK2_STATUS__SMU_2_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_1_CLK0_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_1_CLK0_CLK2_STATUS__CLK2_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_1_CLK0_CLK3_DFS_CNTL
#define CLK0_1_CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                        0x0
#define CLK0_1_CLK0_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                          0x0000007FL
//CLK0_1_CLK0_CLK3_DS_CNTL
#define CLK0_1_CLK0_CLK3_DS_CNTL__CLK3_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK3_DS_CNTL__CLK3_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK3_ALLOW_DS
#define CLK0_1_CLK0_CLK3_ALLOW_DS__CLK3_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK3_ALLOW_DS__CLK3_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK3_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK3_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK3_POSTDFS_EN
#define CLK0_1_CLK0_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK3_SLICE_CNTL
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK3_SLICE_CNTL__CLK3_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK3_BYPASS_CNTL
#define CLK0_1_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK3_STATUS
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK3_STATUS__SMU_3_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK3_STATUS__SMU_3_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK0_1_CLK0_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK0_1_CLK0_CLK3_STATUS__CLK3_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK0_1_CLK0_CLK4_DS_CNTL
#define CLK0_1_CLK0_CLK4_DS_CNTL__CLK4_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK4_DS_CNTL__CLK4_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK4_ALLOW_DS
#define CLK0_1_CLK0_CLK4_ALLOW_DS__CLK4_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK4_ALLOW_DS__CLK4_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK4_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK4_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK4_POSTDFS_EN
#define CLK0_1_CLK0_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK4_SLICE_CNTL
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK4_SLICE_CNTL__CLK4_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK4_BYPASS_CNTL
#define CLK0_1_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK4_STATUS
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK4_STATUS__SMU_4_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK4_STATUS__SMU_4_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK0_1_CLK0_CLK5_DS_CNTL
#define CLK0_1_CLK0_CLK5_DS_CNTL__CLK5_DS_DIV_ID__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK5_DS_CNTL__CLK5_DS_DIV_ID_MASK                                                         0x00000007L
//CLK0_1_CLK0_CLK5_ALLOW_DS
#define CLK0_1_CLK0_CLK5_ALLOW_DS__CLK5_ALLOW_DS__SHIFT                                                       0x0
#define CLK0_1_CLK0_CLK5_ALLOW_DS__CLK5_ALLOW_DS_MASK                                                         0x00000001L
//CLK0_1_CLK0_CLK5_DS_HYSTERESIS_ENTRY
#define CLK0_1_CLK0_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK0_1_CLK0_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK0_1_CLK0_CLK5_DS_HYSTERESIS_EXIT
#define CLK0_1_CLK0_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK0_1_CLK0_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK0_1_CLK0_CLK5_POSTDFS_EN
#define CLK0_1_CLK0_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK0_1_CLK0_CLK5_SLICE_CNTL
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_STOP__SHIFT                                                         0x0
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode__SHIFT                                                  0x8
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_DFS_EN__SHIFT                                                       0xc
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_ds_sync_mode__SHIFT                                                 0x10
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_STOP_MASK                                                           0x00000001L
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_DFS_EN_MASK                                                         0x00001000L
#define CLK0_1_CLK0_CLK5_SLICE_CNTL__CLK5_ds_sync_mode_MASK                                                   0x00010000L
//CLK0_1_CLK0_CLK5_BYPASS_CNTL
#define CLK0_1_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL__SHIFT                                                  0x0
#define CLK0_1_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK0_1_CLK0_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK0_1_CLK0_CLK5_STATUS
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK0_1_CLK0_CLK5_STATUS__SMU_5_STATUS__SHIFT                                                          0x1
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK0_1_CLK0_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK0_1_CLK0_CLK5_STATUS__SMU_5_STATUS_MASK                                                            0x00000002L
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK0_1_CLK0_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK0_1_CLK0_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK0_1_CLK0_DFS_GlobalClkEnDID_CTR
#define CLK0_1_CLK0_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK0_1_CLK0_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK0_1_CLK0_CLK_PLL_PWR_REQ
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK0_1_CLK0_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK0_1_CLK0_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1__SHIFT                                            0x1
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2__SHIFT                                            0x2
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3__SHIFT                                            0x3
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1__SHIFT                                             0x11
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2__SHIFT                                             0x12
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3__SHIFT                                             0x13
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1_MASK                                              0x00000002L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2_MASK                                              0x00000004L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3_MASK                                              0x00000008L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1_MASK                                               0x00020000L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2_MASK                                               0x00040000L
#define CLK0_1_CLK0_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3_MASK                                               0x00080000L
//CLK0_1_CLK0_CLK_FSM_CONTROL
#define CLK0_1_CLK0_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK0_1_CLK0_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK0_1_CLK0_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK0_1_CLK0_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK0_1_CLK0_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK0_1_CLK0_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK0_1_CLK0_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK0_1_CLK0_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK0_1_CLK0_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK0_1_CLK0_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK0_1_CLK0_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK0_1_CLK0_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK0_1_CLK0_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK0_1_CLK0_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK0_1_CLK0_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK0_1_CLK0_CLK_FSM_MODE
#define CLK0_1_CLK0_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK0_1_CLK0_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK0_1_CLK0_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK0_1_CLK0_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK0_1_CLK0_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK0_1_CLK0_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK0_1_CLK0_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK0_1_CLK0_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK0_1_CLK0_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK0_1_CLK0_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK0_1_CLK0_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK0_1_CLK0_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK0_1_CLK0_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK0_1_CLK0_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK0_1_CLK0_CLK_FSM_STATUS
#define CLK0_1_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK0_1_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK0_1_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK0_1_CLK0_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK0_1_CLK0_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1__SHIFT                                         0x1
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2__SHIFT                                         0x2
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3__SHIFT                                         0x3
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1_MASK                                           0x00000002L
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2_MASK                                           0x00000004L
#define CLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3_MASK                                           0x00000008L
//CLK0_1_CLK0_CLK_FSM_STATUS_IDLE
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1__SHIFT                               0x1
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2__SHIFT                               0x2
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3__SHIFT                               0x3
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1__SHIFT                                   0x11
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2__SHIFT                                   0x12
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3__SHIFT                                   0x13
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1_MASK                                 0x00000002L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2_MASK                                 0x00000004L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3_MASK                                 0x00000008L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1_MASK                                     0x00020000L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2_MASK                                     0x00040000L
#define CLK0_1_CLK0_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3_MASK                                     0x00080000L
//CLK0_1_CLK0_CLK_MILESTONE
#define CLK0_1_CLK0_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK0_1_CLK0_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK0_1_CLK0_CLK_MILESTONE_upper
#define CLK0_1_CLK0_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_WARM_RESET_CNTL
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK0_1_CLK0_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK0_1_CLK0_CLK_RESET
#define CLK0_1_CLK0_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK0_1_CLK0_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK0_1_CLK0_CLK_MILESTONE_STPCLK
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK0_1_CLK0_CLK_PLL_DividerReset
#define CLK0_1_CLK0_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK0_1_CLK0_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK0_1_CLK0_CLK_MILESTONE_PLLTST
#define CLK0_1_CLK0_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK0_1_CLK0_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK0_1_CLK0_CLK_MILESTONE_PLLTST_VALID
#define CLK0_1_CLK0_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK0_1_CLK0_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK0_1_CLK0_CLK_OBSERVE_MUX
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK0_1_CLK0_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK0_1_CLK0_FCState_config
#define CLK0_1_CLK0_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK0_1_CLK0_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK0_1_CLK0_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK0_1_CLK0_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK0_1_CLK0_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK0_1_CLK0_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK0_1_CLK0_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK0_1_CLK0_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK0_1_CLK0_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK0_1_CLK0_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK0_1_CLK0_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK0_1_CLK0_FCState_config__FCState_slice_map_MASK                                                    0x0000000FL
#define CLK0_1_CLK0_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK0_1_CLK0_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK0_1_CLK0_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK0_1_CLK0_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK0_1_CLK0_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK0_1_CLK0_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK0_1_CLK0_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK0_1_CLK0_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK0_1_CLK0_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK0_1_CLK0_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK0_1_CLK0_FCState_config_2
#define CLK0_1_CLK0_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK0_1_CLK0_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK0_1_CLK0_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK0_1_CLK0_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK0_1_CLK0_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK0_1_CLK0_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x0000000FL
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK0_1_CLK0_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK0_1_CLK0_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK0_1_CLK0_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK0_1_CLK0_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK0_1_CLK0_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK0_1_CLK0_FCState_config_3
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK0_1_CLK0_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK0_1_CLK0_FCState_config_4
#define CLK0_1_CLK0_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK0_1_CLK0_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK0_1_CLK0_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK0_1_CLK0_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK0_1_CLK0_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x0000000FL
#define CLK0_1_CLK0_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK0_1_CLK0_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK0_1_CLK0_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK0_1_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK0_1_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK0_1_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK0_1_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK0_1_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK0_1_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK0_1_CLK0_CLK_SPARE_0
#define CLK0_1_CLK0_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK0_1_CLK0_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK0_1_CLK0_CLK_SPARE_1
#define CLK0_1_CLK0_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK0_1_CLK0_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK0_1_CLK0_CLK_TICK_CNT_STATUS
#define CLK0_1_CLK0_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x0000003FL
//CLK0_1_CLK0_CLK0_CURRENT_CNT
#define CLK0_1_CLK0_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK1_CURRENT_CNT
#define CLK0_1_CLK0_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK2_CURRENT_CNT
#define CLK0_1_CLK0_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK3_CURRENT_CNT
#define CLK0_1_CLK0_CLK3_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK3_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK4_CURRENT_CNT
#define CLK0_1_CLK0_CLK4_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK4_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK5_CURRENT_CNT
#define CLK0_1_CLK0_CLK5_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK0_1_CLK0_CLK5_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_1
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_2
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_3
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_4
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_5
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_6
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_7
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_8
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_9
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_10
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_11
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_12
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_13
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_14
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_15
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_16
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_17
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_18
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_19
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_20
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_21
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_22
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_23
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_24
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_25
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_26
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_27
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_28
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_29
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_30
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_31
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK0_1_CLK0_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK0_1_CLK0_CLK_DS_OVERRIDE
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS1_override__SHIFT                                                      0x3
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS2_override__SHIFT                                                      0x6
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS3_override__SHIFT                                                      0x9
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS4_override__SHIFT                                                      0xc
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS5_override__SHIFT                                                      0xf
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS1_override_MASK                                                        0x00000038L
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS2_override_MASK                                                        0x000001C0L
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS3_override_MASK                                                        0x00000E00L
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS4_override_MASK                                                        0x00007000L
#define CLK0_1_CLK0_CLK_DS_OVERRIDE__DS5_override_MASK                                                        0x00038000L
//CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK0_1_CLK0_CLK_SCRATCH
#define CLK0_1_CLK0_CLK_SCRATCH__CLK0_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK0_1_CLK0_CLK_SCRATCH__CLK0_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk1_0_SmuClkDec
//CLK1_0_CLK1_CLK_PLL_FUSES
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK1_0_CLK1_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK1_0_CLK1_CLK_PLL_FUSES_2
#define CLK1_0_CLK1_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK1_0_CLK1_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK1_0_CLK1_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK1_0_CLK1_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK1_0_CLK1_CLK_MISC_FUSES
#define CLK1_0_CLK1_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK1_0_CLK1_CLK_FUSE_LOCK
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK1_0_CLK1_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK1_0_CLK1_CLK_FUSES_0
#define CLK1_0_CLK1_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK1_0_CLK1_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_0_CLK1_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK1_0_CLK1_CLK_FUSES_1
#define CLK1_0_CLK1_CLK_FUSES_1__StartupCLK1_Did__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_ADCA__SHIFT                                                             0x7
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DDCA__SHIFT                                                             0xb
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DiDtWait__SHIFT                                                         0xd
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DiDtFloor__SHIFT                                                        0x10
#define CLK1_0_CLK1_CLK_FUSES_1__StartupCLK1_Did_MASK                                                         0x0000007FL
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_ADCA_MASK                                                               0x00000780L
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DDCA_MASK                                                               0x00001800L
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_0_CLK1_CLK_FUSES_1__CLK1_DiDtFloor_MASK                                                          0x00030000L
//CLK1_0_CLK1_CLK_FUSES_2
#define CLK1_0_CLK1_CLK_FUSES_2__StartupCLK2_Did__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_ADCA__SHIFT                                                             0x7
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DDCA__SHIFT                                                             0xb
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DiDtWait__SHIFT                                                         0xd
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DiDtFloor__SHIFT                                                        0x10
#define CLK1_0_CLK1_CLK_FUSES_2__StartupCLK2_Did_MASK                                                         0x0000007FL
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_ADCA_MASK                                                               0x00000780L
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DDCA_MASK                                                               0x00001800L
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_0_CLK1_CLK_FUSES_2__CLK2_DiDtFloor_MASK                                                          0x00030000L
//CLK1_0_CLK1_CLK_FUSES_3
#define CLK1_0_CLK1_CLK_FUSES_3__StartupCLK3_Did__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_ADCA__SHIFT                                                             0x7
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DDCA__SHIFT                                                             0xb
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DiDtWait__SHIFT                                                         0xd
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DiDtFloor__SHIFT                                                        0x10
#define CLK1_0_CLK1_CLK_FUSES_3__StartupCLK3_Did_MASK                                                         0x0000007FL
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_ADCA_MASK                                                               0x00000780L
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DDCA_MASK                                                               0x00001800L
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_0_CLK1_CLK_FUSES_3__CLK3_DiDtFloor_MASK                                                          0x00030000L
//CLK1_0_CLK1_CLK_FUSES_4
#define CLK1_0_CLK1_CLK_FUSES_4__StartupCLK4_Did__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_ADCA__SHIFT                                                             0x7
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DDCA__SHIFT                                                             0xb
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DiDtWait__SHIFT                                                         0xd
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DiDtFloor__SHIFT                                                        0x10
#define CLK1_0_CLK1_CLK_FUSES_4__StartupCLK4_Did_MASK                                                         0x0000007FL
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_ADCA_MASK                                                               0x00000780L
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DDCA_MASK                                                               0x00001800L
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_0_CLK1_CLK_FUSES_4__CLK4_DiDtFloor_MASK                                                          0x00030000L
//CLK1_0_CLK1_CLK_FUSE_CONTROL
#define CLK1_0_CLK1_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK1_0_CLK1_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK1_0_CLK1_SLICE_NUM
#define CLK1_0_CLK1_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK1_0_CLK1_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK1_0_CLK1_ROOTREFCLK_MUX_1
#define CLK1_0_CLK1_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK1_0_CLK1_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK1_0_CLK1_CLK_PLL_REFCLK_RATE_Startup
#define CLK1_0_CLK1_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK1_0_CLK1_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK1_0_CLK1_CLK_REFCG_REFCLK_CTRL
#define CLK1_0_CLK1_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK1_0_CLK1_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK1_0_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK1_0_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK1_0_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK1_0_CLK1_CLK_PLL_REQ
#define CLK1_0_CLK1_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK1_0_CLK1_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK1_0_CLK1_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK1_0_CLK1_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK1_0_CLK1_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK1_0_CLK1_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK1_0_CLK1_CLK_PLL_SEQ_REQ
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK1_0_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK1_0_CLK1_CLK_PLL_DIRECT_CNTL
#define CLK1_0_CLK1_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK1_0_CLK1_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK1_0_CLK1_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK1_0_CLK1_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK1_0_CLK1_CLK_PLL_STATUS
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK1_0_CLK1_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK1_0_CLK1_CLK_PLL_CONTROL
#define CLK1_0_CLK1_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK1_0_CLK1_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK1_0_CLK1_CLK_PLL_TEST
#define CLK1_0_CLK1_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK1_0_CLK1_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK1_0_CLK1_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK1_0_CLK1_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK1_0_CLK1_CLK_PLL_BYPASS
#define CLK1_0_CLK1_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK1_0_CLK1_spll_fuse1_bin1
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_0_CLK1_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_0_CLK1_spll_fuse_2_bin1
#define CLK1_0_CLK1_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_0_CLK1_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_0_CLK1_spll_fuse1_bin2
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_0_CLK1_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_0_CLK1_spll_fuse_2_bin2
#define CLK1_0_CLK1_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_0_CLK1_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_0_CLK1_spll_fuse1_bin3
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_0_CLK1_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_0_CLK1_spll_fuse_2_bin3
#define CLK1_0_CLK1_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_0_CLK1_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_0_CLK1_spll_fuse1_bin4
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_0_CLK1_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_0_CLK1_spll_fuse_2_bin4
#define CLK1_0_CLK1_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_0_CLK1_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_0_CLK1_spll_fsm_cntl_1
#define CLK1_0_CLK1_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK1_0_CLK1_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK1_0_CLK1_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK1_0_CLK1_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK1_0_CLK1_spll_fsm_cntl_2
#define CLK1_0_CLK1_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK1_0_CLK1_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK1_0_CLK1_spll_fsm_cntl_3
#define CLK1_0_CLK1_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK1_0_CLK1_spll_fsm_cntl_4
#define CLK1_0_CLK1_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK1_0_CLK1_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK1_0_CLK1_spll_field_1
#define CLK1_0_CLK1_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK1_0_CLK1_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK1_0_CLK1_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK1_0_CLK1_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK1_0_CLK1_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK1_0_CLK1_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK1_0_CLK1_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK1_0_CLK1_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK1_0_CLK1_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK1_0_CLK1_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK1_0_CLK1_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK1_0_CLK1_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK1_0_CLK1_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK1_0_CLK1_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK1_0_CLK1_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK1_0_CLK1_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK1_0_CLK1_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK1_0_CLK1_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK1_0_CLK1_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK1_0_CLK1_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK1_0_CLK1_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK1_0_CLK1_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK1_0_CLK1_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK1_0_CLK1_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK1_0_CLK1_spll_field_2
#define CLK1_0_CLK1_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK1_0_CLK1_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK1_0_CLK1_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK1_0_CLK1_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK1_0_CLK1_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK1_0_CLK1_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK1_0_CLK1_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK1_0_CLK1_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK1_0_CLK1_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK1_0_CLK1_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK1_0_CLK1_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK1_0_CLK1_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK1_0_CLK1_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK1_0_CLK1_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK1_0_CLK1_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK1_0_CLK1_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK1_0_CLK1_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK1_0_CLK1_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK1_0_CLK1_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK1_0_CLK1_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK1_0_CLK1_spll_field_3
#define CLK1_0_CLK1_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK1_0_CLK1_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK1_0_CLK1_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK1_0_CLK1_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK1_0_CLK1_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK1_0_CLK1_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK1_0_CLK1_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK1_0_CLK1_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK1_0_CLK1_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK1_0_CLK1_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK1_0_CLK1_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK1_0_CLK1_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK1_0_CLK1_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK1_0_CLK1_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK1_0_CLK1_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK1_0_CLK1_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK1_0_CLK1_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK1_0_CLK1_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK1_0_CLK1_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK1_0_CLK1_spll_field_4
#define CLK1_0_CLK1_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK1_0_CLK1_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK1_0_CLK1_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK1_0_CLK1_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK1_0_CLK1_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK1_0_CLK1_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK1_0_CLK1_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK1_0_CLK1_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK1_0_CLK1_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK1_0_CLK1_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK1_0_CLK1_spll_field_5
#define CLK1_0_CLK1_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK1_0_CLK1_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK1_0_CLK1_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK1_0_CLK1_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK1_0_CLK1_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK1_0_CLK1_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK1_0_CLK1_spll_field_6
#define CLK1_0_CLK1_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK1_0_CLK1_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK1_0_CLK1_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK1_0_CLK1_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK1_0_CLK1_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK1_0_CLK1_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK1_0_CLK1_spll_field_7
#define CLK1_0_CLK1_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK1_0_CLK1_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK1_0_CLK1_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK1_0_CLK1_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK1_0_CLK1_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK1_0_CLK1_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK1_0_CLK1_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK1_0_CLK1_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK1_0_CLK1_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK1_0_CLK1_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK1_0_CLK1_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK1_0_CLK1_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK1_0_CLK1_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK1_0_CLK1_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK1_0_CLK1_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK1_0_CLK1_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK1_0_CLK1_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK1_0_CLK1_spll_field_8
#define CLK1_0_CLK1_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK1_0_CLK1_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK1_0_CLK1_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK1_0_CLK1_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK1_0_CLK1_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK1_0_CLK1_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK1_0_CLK1_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK1_0_CLK1_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK1_0_CLK1_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK1_0_CLK1_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK1_0_CLK1_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK1_0_CLK1_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK1_0_CLK1_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK1_0_CLK1_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK1_0_CLK1_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK1_0_CLK1_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK1_0_CLK1_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK1_0_CLK1_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK1_0_CLK1_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK1_0_CLK1_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK1_0_CLK1_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK1_0_CLK1_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK1_0_CLK1_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK1_0_CLK1_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK1_0_CLK1_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK1_0_CLK1_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK1_0_CLK1_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK1_0_CLK1_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK1_0_CLK1_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK1_0_CLK1_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK1_0_CLK1_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK1_0_CLK1_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK1_0_CLK1_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK1_0_CLK1_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK1_0_CLK1_spll_field_9
#define CLK1_0_CLK1_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK1_0_CLK1_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK1_0_CLK1_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK1_0_CLK1_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK1_0_CLK1_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK1_0_CLK1_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK1_0_CLK1_spll_field_10
#define CLK1_0_CLK1_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK1_0_CLK1_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK1_0_CLK1_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK1_0_CLK1_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK1_0_CLK1_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK1_0_CLK1_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK1_0_CLK1_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK1_0_CLK1_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK1_0_CLK1_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK1_0_CLK1_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK1_0_CLK1_spll_field_11
#define CLK1_0_CLK1_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK1_0_CLK1_spll_field_12
#define CLK1_0_CLK1_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK1_0_CLK1_spll_field_13
#define CLK1_0_CLK1_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK1_0_CLK1_spll_field_14
#define CLK1_0_CLK1_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK1_0_CLK1_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK1_0_CLK1_spll_field_15
#define CLK1_0_CLK1_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK1_0_CLK1_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK1_0_CLK1_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK1_0_CLK1_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK1_0_CLK1_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK1_0_CLK1_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK1_0_CLK1_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK1_0_CLK1_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK1_0_CLK1_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK1_0_CLK1_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK1_0_CLK1_spll_fll_ro
#define CLK1_0_CLK1_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK1_0_CLK1_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK1_0_CLK1_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK1_0_CLK1_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK1_0_CLK1_spll_override
#define CLK1_0_CLK1_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK1_0_CLK1_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK1_0_CLK1_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK1_0_CLK1_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK1_0_CLK1_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK1_0_CLK1_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK1_0_CLK1_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK1_0_CLK1_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK1_0_CLK1_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK1_0_CLK1_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK1_0_CLK1_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK1_0_CLK1_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK1_0_CLK1_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK1_0_CLK1_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK1_0_CLK1_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK1_0_CLK1_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK1_0_CLK1_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK1_0_CLK1_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK1_0_CLK1_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK1_0_CLK1_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK1_0_CLK1_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK1_0_CLK1_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK1_0_CLK1_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK1_0_CLK1_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK1_0_CLK1_CLK_PLL_DIV_CNTL
#define CLK1_0_CLK1_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK1_0_CLK1_CLK_PWRON_RESET_TIMER
#define CLK1_0_CLK1_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK1_0_CLK1_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK1_0_CLK1_CLK_Pll_LOCK_TIMER
#define CLK1_0_CLK1_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK1_0_CLK1_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK1_0_CLK1_CLK_Pll_ACK_TIMER
#define CLK1_0_CLK1_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK1_0_CLK1_CLK_Pll_SD_ACK_TIMER
#define CLK1_0_CLK1_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK1_0_CLK1_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER
#define CLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK1_0_CLK1_CLK_Pll_CNTL_TIMER
#define CLK1_0_CLK1_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK1_0_CLK1_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK1_0_CLK1_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK1_0_CLK1_CLK_DS_DEGL
#define CLK1_0_CLK1_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK1_0_CLK1_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK1_0_CLK1_CLK_DFS_PCC_CNTL_2
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK1_0_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK1_0_CLK1_CLK_DFS_REQ_DET_TIMER
#define CLK1_0_CLK1_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK1_0_CLK1_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK1_0_CLK1_CLK_DID_CONTROL
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_1__SHIFT                                                    0x1
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_2__SHIFT                                                    0x2
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_3__SHIFT                                                    0x3
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_4__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_5__SHIFT                                                    0x5
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_6__SHIFT                                                    0x6
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_1_MASK                                                      0x00000002L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_2_MASK                                                      0x00000004L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_3_MASK                                                      0x00000008L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_4_MASK                                                      0x00000010L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_5_MASK                                                      0x00000020L
#define CLK1_0_CLK1_CLK_DID_CONTROL__AllowZeroDID_6_MASK                                                      0x00000040L
//CLK1_0_CLK1_POST_DFS_BYPASS_CONTROL
#define CLK1_0_CLK1_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK1_0_CLK1_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK1_0_CLK1_CLK0_DFS_CNTL
#define CLK1_0_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK1_0_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK1_0_CLK1_CLK0_DS_CNTL
#define CLK1_0_CLK1_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK0_ALLOW_DS
#define CLK1_0_CLK1_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK0_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK0_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK0_POSTDFS_EN
#define CLK1_0_CLK1_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK0_SLICE_CNTL
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK0_BYPASS_CNTL
#define CLK1_0_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK0_STATUS
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_0_CLK1_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_0_CLK1_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK1_DFS_CNTL
#define CLK1_0_CLK1_CLK1_DFS_CNTL__CLK1_DIVIDER__SHIFT                                                        0x0
#define CLK1_0_CLK1_CLK1_DFS_CNTL__CLK1_DIVIDER_MASK                                                          0x0000007FL
//CLK1_0_CLK1_CLK1_DS_CNTL
#define CLK1_0_CLK1_CLK1_DS_CNTL__CLK1_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK1_DS_CNTL__CLK1_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK1_ALLOW_DS
#define CLK1_0_CLK1_CLK1_ALLOW_DS__CLK1_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK1_ALLOW_DS__CLK1_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK1_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK1_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK1_POSTDFS_EN
#define CLK1_0_CLK1_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK1_SLICE_CNTL
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK1_SLICE_CNTL__CLK1_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK1_BYPASS_CNTL
#define CLK1_0_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK1_STATUS
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK1_STATUS__SMU_1_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK1_STATUS__SMU_1_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_0_CLK1_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_0_CLK1_CLK1_STATUS__CLK1_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK2_DFS_CNTL
#define CLK1_0_CLK1_CLK2_DFS_CNTL__CLK2_DIVIDER__SHIFT                                                        0x0
#define CLK1_0_CLK1_CLK2_DFS_CNTL__CLK2_DIVIDER_MASK                                                          0x0000007FL
//CLK1_0_CLK1_CLK2_DS_CNTL
#define CLK1_0_CLK1_CLK2_DS_CNTL__CLK2_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK2_DS_CNTL__CLK2_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK2_ALLOW_DS
#define CLK1_0_CLK1_CLK2_ALLOW_DS__CLK2_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK2_ALLOW_DS__CLK2_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK2_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK2_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK2_POSTDFS_EN
#define CLK1_0_CLK1_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK2_SLICE_CNTL
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK2_SLICE_CNTL__CLK2_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK2_BYPASS_CNTL
#define CLK1_0_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK2_STATUS
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK2_STATUS__SMU_2_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK2_STATUS__SMU_2_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_0_CLK1_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_0_CLK1_CLK2_STATUS__CLK2_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK3_DFS_CNTL
#define CLK1_0_CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                        0x0
#define CLK1_0_CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                          0x0000007FL
//CLK1_0_CLK1_CLK3_DS_CNTL
#define CLK1_0_CLK1_CLK3_DS_CNTL__CLK3_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK3_DS_CNTL__CLK3_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK3_ALLOW_DS
#define CLK1_0_CLK1_CLK3_ALLOW_DS__CLK3_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK3_ALLOW_DS__CLK3_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK3_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK3_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK3_POSTDFS_EN
#define CLK1_0_CLK1_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK3_SLICE_CNTL
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK3_SLICE_CNTL__CLK3_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK3_BYPASS_CNTL
#define CLK1_0_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK3_STATUS
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK3_STATUS__SMU_3_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK3_STATUS__SMU_3_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_0_CLK1_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_0_CLK1_CLK3_STATUS__CLK3_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK4_DFS_CNTL
#define CLK1_0_CLK1_CLK4_DFS_CNTL__CLK4_DIVIDER__SHIFT                                                        0x0
#define CLK1_0_CLK1_CLK4_DFS_CNTL__CLK4_DIVIDER_MASK                                                          0x0000007FL
//CLK1_0_CLK1_CLK4_DS_CNTL
#define CLK1_0_CLK1_CLK4_DS_CNTL__CLK4_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK4_DS_CNTL__CLK4_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK4_ALLOW_DS
#define CLK1_0_CLK1_CLK4_ALLOW_DS__CLK4_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK4_ALLOW_DS__CLK4_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK4_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK4_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK4_POSTDFS_EN
#define CLK1_0_CLK1_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK4_SLICE_CNTL
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK4_SLICE_CNTL__CLK4_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK4_BYPASS_CNTL
#define CLK1_0_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK4_STATUS
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK4_STATUS__SMU_4_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK4_STATUS__RO_CLK4_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK4_STATUS__SMU_4_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_0_CLK1_CLK4_STATUS__RO_CLK4_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_0_CLK1_CLK4_STATUS__CLK4_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK5_DS_CNTL
#define CLK1_0_CLK1_CLK5_DS_CNTL__CLK5_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK5_DS_CNTL__CLK5_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK5_ALLOW_DS
#define CLK1_0_CLK1_CLK5_ALLOW_DS__CLK5_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK5_ALLOW_DS__CLK5_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK5_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK5_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK5_POSTDFS_EN
#define CLK1_0_CLK1_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK5_SLICE_CNTL
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK5_SLICE_CNTL__CLK5_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK5_BYPASS_CNTL
#define CLK1_0_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK5_STATUS
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK5_STATUS__SMU_5_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK5_STATUS__SMU_5_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK1_0_CLK1_CLK6_DS_CNTL
#define CLK1_0_CLK1_CLK6_DS_CNTL__CLK6_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK6_DS_CNTL__CLK6_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_0_CLK1_CLK6_ALLOW_DS
#define CLK1_0_CLK1_CLK6_ALLOW_DS__CLK6_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_0_CLK1_CLK6_ALLOW_DS__CLK6_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_0_CLK1_CLK6_DS_HYSTERESIS_ENTRY
#define CLK1_0_CLK1_CLK6_DS_HYSTERESIS_ENTRY__CLK6_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_0_CLK1_CLK6_DS_HYSTERESIS_ENTRY__CLK6_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_0_CLK1_CLK6_DS_HYSTERESIS_EXIT
#define CLK1_0_CLK1_CLK6_DS_HYSTERESIS_EXIT__CLK6_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_0_CLK1_CLK6_DS_HYSTERESIS_EXIT__CLK6_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_0_CLK1_CLK6_POSTDFS_EN
#define CLK1_0_CLK1_CLK6_POSTDFS_EN__CLK6_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK6_POSTDFS_EN__CLK6_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_0_CLK1_CLK6_SLICE_CNTL
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_STOP__SHIFT                                                         0x0
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_DFS_EN__SHIFT                                                       0xc
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_STOP_MASK                                                           0x00000001L
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_DFS_EN_MASK                                                         0x00001000L
#define CLK1_0_CLK1_CLK6_SLICE_CNTL__CLK6_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_0_CLK1_CLK6_BYPASS_CNTL
#define CLK1_0_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_0_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_0_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_0_CLK1_CLK6_STATUS
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_0_CLK1_CLK6_STATUS__SMU_6_STATUS__SHIFT                                                          0x1
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_0_CLK1_CLK6_STATUS__RO_CLK6_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_0_CLK1_CLK6_STATUS__SMU_6_STATUS_MASK                                                            0x00000002L
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_0_CLK1_CLK6_STATUS__CLK6_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_0_CLK1_CLK6_STATUS__RO_CLK6_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK1_0_CLK1_DFS_GlobalClkEnDID_CTR
#define CLK1_0_CLK1_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK1_0_CLK1_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK1_0_CLK1_CLK_PLL_PWR_REQ
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK1_0_CLK1_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK1_0_CLK1_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1__SHIFT                                            0x1
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2__SHIFT                                            0x2
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3__SHIFT                                            0x3
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_4__SHIFT                                            0x4
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1__SHIFT                                             0x11
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2__SHIFT                                             0x12
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3__SHIFT                                             0x13
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_4__SHIFT                                             0x14
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1_MASK                                              0x00000002L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2_MASK                                              0x00000004L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3_MASK                                              0x00000008L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_4_MASK                                              0x00000010L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1_MASK                                               0x00020000L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2_MASK                                               0x00040000L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3_MASK                                               0x00080000L
#define CLK1_0_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_4_MASK                                               0x00100000L
//CLK1_0_CLK1_CLK_FSM_CONTROL
#define CLK1_0_CLK1_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK1_0_CLK1_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK1_0_CLK1_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK1_0_CLK1_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK1_0_CLK1_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK1_0_CLK1_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK1_0_CLK1_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK1_0_CLK1_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK1_0_CLK1_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK1_0_CLK1_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK1_0_CLK1_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK1_0_CLK1_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK1_0_CLK1_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK1_0_CLK1_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK1_0_CLK1_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK1_0_CLK1_CLK_FSM_MODE
#define CLK1_0_CLK1_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK1_0_CLK1_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK1_0_CLK1_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK1_0_CLK1_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK1_0_CLK1_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK1_0_CLK1_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK1_0_CLK1_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK1_0_CLK1_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK1_0_CLK1_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK1_0_CLK1_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK1_0_CLK1_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK1_0_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK1_0_CLK1_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK1_0_CLK1_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK1_0_CLK1_CLK_FSM_STATUS
#define CLK1_0_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK1_0_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK1_0_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK1_0_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK1_0_CLK1_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1__SHIFT                                         0x1
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2__SHIFT                                         0x2
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3__SHIFT                                         0x3
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_4__SHIFT                                         0x4
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1_MASK                                           0x00000002L
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2_MASK                                           0x00000004L
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3_MASK                                           0x00000008L
#define CLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_4_MASK                                           0x00000010L
//CLK1_0_CLK1_CLK_FSM_STATUS_IDLE
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1__SHIFT                               0x1
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2__SHIFT                               0x2
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3__SHIFT                               0x3
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_4__SHIFT                               0x4
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1__SHIFT                                   0x11
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2__SHIFT                                   0x12
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3__SHIFT                                   0x13
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_4__SHIFT                                   0x14
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1_MASK                                 0x00000002L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2_MASK                                 0x00000004L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3_MASK                                 0x00000008L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_4_MASK                                 0x00000010L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1_MASK                                     0x00020000L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2_MASK                                     0x00040000L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3_MASK                                     0x00080000L
#define CLK1_0_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_4_MASK                                     0x00100000L
//CLK1_0_CLK1_CLK_MILESTONE
#define CLK1_0_CLK1_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK1_0_CLK1_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK1_0_CLK1_CLK_MILESTONE_upper
#define CLK1_0_CLK1_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_WARM_RESET_CNTL
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK1_0_CLK1_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK1_0_CLK1_CLK_RESET
#define CLK1_0_CLK1_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK1_0_CLK1_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK1_0_CLK1_CLK_MILESTONE_STPCLK
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK1_0_CLK1_CLK_PLL_DividerReset
#define CLK1_0_CLK1_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK1_0_CLK1_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK1_0_CLK1_CLK_MILESTONE_PLLTST
#define CLK1_0_CLK1_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK1_0_CLK1_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK1_0_CLK1_CLK_MILESTONE_PLLTST_VALID
#define CLK1_0_CLK1_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK1_0_CLK1_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK1_0_CLK1_CLK_OBSERVE_MUX
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK1_0_CLK1_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK1_0_CLK1_FCState_config
#define CLK1_0_CLK1_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK1_0_CLK1_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK1_0_CLK1_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK1_0_CLK1_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK1_0_CLK1_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK1_0_CLK1_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK1_0_CLK1_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK1_0_CLK1_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK1_0_CLK1_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK1_0_CLK1_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK1_0_CLK1_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK1_0_CLK1_FCState_config__FCState_slice_map_MASK                                                    0x0000001FL
#define CLK1_0_CLK1_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK1_0_CLK1_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK1_0_CLK1_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK1_0_CLK1_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK1_0_CLK1_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK1_0_CLK1_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK1_0_CLK1_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK1_0_CLK1_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK1_0_CLK1_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK1_0_CLK1_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK1_0_CLK1_FCState_config_2
#define CLK1_0_CLK1_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK1_0_CLK1_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK1_0_CLK1_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK1_0_CLK1_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK1_0_CLK1_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK1_0_CLK1_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x0000001FL
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK1_0_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK1_0_CLK1_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK1_0_CLK1_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK1_0_CLK1_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK1_0_CLK1_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK1_0_CLK1_FCState_config_3
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK1_0_CLK1_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK1_0_CLK1_FCState_config_4
#define CLK1_0_CLK1_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK1_0_CLK1_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK1_0_CLK1_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK1_0_CLK1_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK1_0_CLK1_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x0000001FL
#define CLK1_0_CLK1_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK1_0_CLK1_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK1_0_CLK1_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK1_0_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK1_0_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK1_0_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK1_0_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK1_0_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK1_0_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK1_0_CLK1_CLK_SPARE_0
#define CLK1_0_CLK1_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK1_0_CLK1_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK1_0_CLK1_CLK_SPARE_1
#define CLK1_0_CLK1_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK1_0_CLK1_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK1_0_CLK1_CLK_TICK_CNT_STATUS
#define CLK1_0_CLK1_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x0000007FL
//CLK1_0_CLK1_CLK0_CURRENT_CNT
#define CLK1_0_CLK1_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK1_CURRENT_CNT
#define CLK1_0_CLK1_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK2_CURRENT_CNT
#define CLK1_0_CLK1_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK3_CURRENT_CNT
#define CLK1_0_CLK1_CLK3_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK3_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK4_CURRENT_CNT
#define CLK1_0_CLK1_CLK4_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK4_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK5_CURRENT_CNT
#define CLK1_0_CLK1_CLK5_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK5_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK6_CURRENT_CNT
#define CLK1_0_CLK1_CLK6_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_0_CLK1_CLK6_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_1
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_2
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_3
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_4
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_5
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_6
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_7
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_8
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_9
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_10
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_11
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_12
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_13
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_14
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_15
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_16
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_17
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_18
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_19
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_20
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_21
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_22
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_23
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_24
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_25
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_26
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_27
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_28
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_29
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_30
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_31
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK1_0_CLK1_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK1_0_CLK1_CLK_DS_OVERRIDE
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS1_override__SHIFT                                                      0x3
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS2_override__SHIFT                                                      0x6
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS3_override__SHIFT                                                      0x9
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS4_override__SHIFT                                                      0xc
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS5_override__SHIFT                                                      0xf
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS6_override__SHIFT                                                      0x12
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS1_override_MASK                                                        0x00000038L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS2_override_MASK                                                        0x000001C0L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS3_override_MASK                                                        0x00000E00L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS4_override_MASK                                                        0x00007000L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS5_override_MASK                                                        0x00038000L
#define CLK1_0_CLK1_CLK_DS_OVERRIDE__DS6_override_MASK                                                        0x001C0000L
//CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK1_0_CLK1_CLK_SCRATCH
#define CLK1_0_CLK1_CLK_SCRATCH__CLK1_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK1_0_CLK1_CLK_SCRATCH__CLK1_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk1_1_SmuClkDec
//CLK1_1_CLK1_CLK_PLL_FUSES
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK1_1_CLK1_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK1_1_CLK1_CLK_PLL_FUSES_2
#define CLK1_1_CLK1_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK1_1_CLK1_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK1_1_CLK1_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK1_1_CLK1_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK1_1_CLK1_CLK_MISC_FUSES
#define CLK1_1_CLK1_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK1_1_CLK1_CLK_FUSE_LOCK
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK1_1_CLK1_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK1_1_CLK1_CLK_FUSES_0
#define CLK1_1_CLK1_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK1_1_CLK1_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_1_CLK1_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK1_1_CLK1_CLK_FUSES_1
#define CLK1_1_CLK1_CLK_FUSES_1__StartupCLK1_Did__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_ADCA__SHIFT                                                             0x7
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DDCA__SHIFT                                                             0xb
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DiDtWait__SHIFT                                                         0xd
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DiDtFloor__SHIFT                                                        0x10
#define CLK1_1_CLK1_CLK_FUSES_1__StartupCLK1_Did_MASK                                                         0x0000007FL
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_ADCA_MASK                                                               0x00000780L
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DDCA_MASK                                                               0x00001800L
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_1_CLK1_CLK_FUSES_1__CLK1_DiDtFloor_MASK                                                          0x00030000L
//CLK1_1_CLK1_CLK_FUSES_2
#define CLK1_1_CLK1_CLK_FUSES_2__StartupCLK2_Did__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_ADCA__SHIFT                                                             0x7
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DDCA__SHIFT                                                             0xb
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DiDtWait__SHIFT                                                         0xd
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DiDtFloor__SHIFT                                                        0x10
#define CLK1_1_CLK1_CLK_FUSES_2__StartupCLK2_Did_MASK                                                         0x0000007FL
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_ADCA_MASK                                                               0x00000780L
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DDCA_MASK                                                               0x00001800L
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_1_CLK1_CLK_FUSES_2__CLK2_DiDtFloor_MASK                                                          0x00030000L
//CLK1_1_CLK1_CLK_FUSES_3
#define CLK1_1_CLK1_CLK_FUSES_3__StartupCLK3_Did__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_ADCA__SHIFT                                                             0x7
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DDCA__SHIFT                                                             0xb
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DiDtWait__SHIFT                                                         0xd
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DiDtFloor__SHIFT                                                        0x10
#define CLK1_1_CLK1_CLK_FUSES_3__StartupCLK3_Did_MASK                                                         0x0000007FL
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_ADCA_MASK                                                               0x00000780L
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DDCA_MASK                                                               0x00001800L
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_1_CLK1_CLK_FUSES_3__CLK3_DiDtFloor_MASK                                                          0x00030000L
//CLK1_1_CLK1_CLK_FUSES_4
#define CLK1_1_CLK1_CLK_FUSES_4__StartupCLK4_Did__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_ADCA__SHIFT                                                             0x7
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DDCA__SHIFT                                                             0xb
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DiDtWait__SHIFT                                                         0xd
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DiDtFloor__SHIFT                                                        0x10
#define CLK1_1_CLK1_CLK_FUSES_4__StartupCLK4_Did_MASK                                                         0x0000007FL
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_ADCA_MASK                                                               0x00000780L
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DDCA_MASK                                                               0x00001800L
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DiDtWait_MASK                                                           0x0000E000L
#define CLK1_1_CLK1_CLK_FUSES_4__CLK4_DiDtFloor_MASK                                                          0x00030000L
//CLK1_1_CLK1_CLK_FUSE_CONTROL
#define CLK1_1_CLK1_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK1_1_CLK1_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK1_1_CLK1_SLICE_NUM
#define CLK1_1_CLK1_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK1_1_CLK1_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK1_1_CLK1_ROOTREFCLK_MUX_1
#define CLK1_1_CLK1_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK1_1_CLK1_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK1_1_CLK1_CLK_PLL_REFCLK_RATE_Startup
#define CLK1_1_CLK1_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK1_1_CLK1_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK1_1_CLK1_CLK_REFCG_REFCLK_CTRL
#define CLK1_1_CLK1_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK1_1_CLK1_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK1_1_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK1_1_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK1_1_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK1_1_CLK1_CLK_PLL_REQ
#define CLK1_1_CLK1_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK1_1_CLK1_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK1_1_CLK1_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK1_1_CLK1_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK1_1_CLK1_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK1_1_CLK1_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK1_1_CLK1_CLK_PLL_SEQ_REQ
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK1_1_CLK1_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK1_1_CLK1_CLK_PLL_DIRECT_CNTL
#define CLK1_1_CLK1_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK1_1_CLK1_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK1_1_CLK1_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK1_1_CLK1_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK1_1_CLK1_CLK_PLL_STATUS
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK1_1_CLK1_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK1_1_CLK1_CLK_PLL_CONTROL
#define CLK1_1_CLK1_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK1_1_CLK1_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK1_1_CLK1_CLK_PLL_TEST
#define CLK1_1_CLK1_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK1_1_CLK1_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK1_1_CLK1_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK1_1_CLK1_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK1_1_CLK1_CLK_PLL_BYPASS
#define CLK1_1_CLK1_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK1_1_CLK1_spll_fuse1_bin1
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_1_CLK1_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_1_CLK1_spll_fuse_2_bin1
#define CLK1_1_CLK1_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_1_CLK1_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_1_CLK1_spll_fuse1_bin2
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_1_CLK1_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_1_CLK1_spll_fuse_2_bin2
#define CLK1_1_CLK1_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_1_CLK1_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_1_CLK1_spll_fuse1_bin3
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_1_CLK1_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_1_CLK1_spll_fuse_2_bin3
#define CLK1_1_CLK1_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_1_CLK1_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_1_CLK1_spll_fuse1_bin4
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK1_1_CLK1_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK1_1_CLK1_spll_fuse_2_bin4
#define CLK1_1_CLK1_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK1_1_CLK1_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK1_1_CLK1_spll_fsm_cntl_1
#define CLK1_1_CLK1_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK1_1_CLK1_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK1_1_CLK1_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK1_1_CLK1_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK1_1_CLK1_spll_fsm_cntl_2
#define CLK1_1_CLK1_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK1_1_CLK1_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK1_1_CLK1_spll_fsm_cntl_3
#define CLK1_1_CLK1_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK1_1_CLK1_spll_fsm_cntl_4
#define CLK1_1_CLK1_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK1_1_CLK1_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK1_1_CLK1_spll_field_1
#define CLK1_1_CLK1_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK1_1_CLK1_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK1_1_CLK1_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK1_1_CLK1_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK1_1_CLK1_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK1_1_CLK1_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK1_1_CLK1_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK1_1_CLK1_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK1_1_CLK1_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK1_1_CLK1_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK1_1_CLK1_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK1_1_CLK1_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK1_1_CLK1_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK1_1_CLK1_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK1_1_CLK1_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK1_1_CLK1_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK1_1_CLK1_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK1_1_CLK1_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK1_1_CLK1_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK1_1_CLK1_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK1_1_CLK1_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK1_1_CLK1_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK1_1_CLK1_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK1_1_CLK1_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK1_1_CLK1_spll_field_2
#define CLK1_1_CLK1_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK1_1_CLK1_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK1_1_CLK1_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK1_1_CLK1_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK1_1_CLK1_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK1_1_CLK1_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK1_1_CLK1_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK1_1_CLK1_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK1_1_CLK1_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK1_1_CLK1_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK1_1_CLK1_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK1_1_CLK1_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK1_1_CLK1_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK1_1_CLK1_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK1_1_CLK1_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK1_1_CLK1_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK1_1_CLK1_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK1_1_CLK1_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK1_1_CLK1_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK1_1_CLK1_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK1_1_CLK1_spll_field_3
#define CLK1_1_CLK1_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK1_1_CLK1_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK1_1_CLK1_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK1_1_CLK1_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK1_1_CLK1_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK1_1_CLK1_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK1_1_CLK1_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK1_1_CLK1_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK1_1_CLK1_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK1_1_CLK1_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK1_1_CLK1_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK1_1_CLK1_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK1_1_CLK1_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK1_1_CLK1_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK1_1_CLK1_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK1_1_CLK1_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK1_1_CLK1_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK1_1_CLK1_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK1_1_CLK1_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK1_1_CLK1_spll_field_4
#define CLK1_1_CLK1_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK1_1_CLK1_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK1_1_CLK1_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK1_1_CLK1_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK1_1_CLK1_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK1_1_CLK1_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK1_1_CLK1_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK1_1_CLK1_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK1_1_CLK1_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK1_1_CLK1_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK1_1_CLK1_spll_field_5
#define CLK1_1_CLK1_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK1_1_CLK1_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK1_1_CLK1_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK1_1_CLK1_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK1_1_CLK1_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK1_1_CLK1_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK1_1_CLK1_spll_field_6
#define CLK1_1_CLK1_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK1_1_CLK1_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK1_1_CLK1_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK1_1_CLK1_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK1_1_CLK1_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK1_1_CLK1_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK1_1_CLK1_spll_field_7
#define CLK1_1_CLK1_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK1_1_CLK1_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK1_1_CLK1_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK1_1_CLK1_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK1_1_CLK1_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK1_1_CLK1_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK1_1_CLK1_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK1_1_CLK1_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK1_1_CLK1_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK1_1_CLK1_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK1_1_CLK1_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK1_1_CLK1_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK1_1_CLK1_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK1_1_CLK1_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK1_1_CLK1_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK1_1_CLK1_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK1_1_CLK1_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK1_1_CLK1_spll_field_8
#define CLK1_1_CLK1_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK1_1_CLK1_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK1_1_CLK1_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK1_1_CLK1_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK1_1_CLK1_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK1_1_CLK1_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK1_1_CLK1_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK1_1_CLK1_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK1_1_CLK1_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK1_1_CLK1_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK1_1_CLK1_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK1_1_CLK1_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK1_1_CLK1_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK1_1_CLK1_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK1_1_CLK1_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK1_1_CLK1_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK1_1_CLK1_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK1_1_CLK1_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK1_1_CLK1_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK1_1_CLK1_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK1_1_CLK1_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK1_1_CLK1_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK1_1_CLK1_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK1_1_CLK1_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK1_1_CLK1_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK1_1_CLK1_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK1_1_CLK1_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK1_1_CLK1_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK1_1_CLK1_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK1_1_CLK1_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK1_1_CLK1_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK1_1_CLK1_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK1_1_CLK1_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK1_1_CLK1_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK1_1_CLK1_spll_field_9
#define CLK1_1_CLK1_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK1_1_CLK1_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK1_1_CLK1_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK1_1_CLK1_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK1_1_CLK1_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK1_1_CLK1_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK1_1_CLK1_spll_field_10
#define CLK1_1_CLK1_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK1_1_CLK1_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK1_1_CLK1_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK1_1_CLK1_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK1_1_CLK1_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK1_1_CLK1_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK1_1_CLK1_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK1_1_CLK1_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK1_1_CLK1_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK1_1_CLK1_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK1_1_CLK1_spll_field_11
#define CLK1_1_CLK1_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK1_1_CLK1_spll_field_12
#define CLK1_1_CLK1_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK1_1_CLK1_spll_field_13
#define CLK1_1_CLK1_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK1_1_CLK1_spll_field_14
#define CLK1_1_CLK1_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK1_1_CLK1_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK1_1_CLK1_spll_field_15
#define CLK1_1_CLK1_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK1_1_CLK1_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK1_1_CLK1_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK1_1_CLK1_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK1_1_CLK1_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK1_1_CLK1_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK1_1_CLK1_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK1_1_CLK1_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK1_1_CLK1_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK1_1_CLK1_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK1_1_CLK1_spll_fll_ro
#define CLK1_1_CLK1_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK1_1_CLK1_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK1_1_CLK1_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK1_1_CLK1_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK1_1_CLK1_spll_override
#define CLK1_1_CLK1_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK1_1_CLK1_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK1_1_CLK1_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK1_1_CLK1_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK1_1_CLK1_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK1_1_CLK1_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK1_1_CLK1_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK1_1_CLK1_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK1_1_CLK1_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK1_1_CLK1_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK1_1_CLK1_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK1_1_CLK1_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK1_1_CLK1_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK1_1_CLK1_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK1_1_CLK1_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK1_1_CLK1_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK1_1_CLK1_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK1_1_CLK1_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK1_1_CLK1_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK1_1_CLK1_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK1_1_CLK1_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK1_1_CLK1_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK1_1_CLK1_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK1_1_CLK1_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK1_1_CLK1_CLK_PLL_DIV_CNTL
#define CLK1_1_CLK1_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK1_1_CLK1_CLK_PWRON_RESET_TIMER
#define CLK1_1_CLK1_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK1_1_CLK1_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK1_1_CLK1_CLK_Pll_LOCK_TIMER
#define CLK1_1_CLK1_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK1_1_CLK1_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK1_1_CLK1_CLK_Pll_ACK_TIMER
#define CLK1_1_CLK1_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK1_1_CLK1_CLK_Pll_SD_ACK_TIMER
#define CLK1_1_CLK1_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK1_1_CLK1_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER
#define CLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK1_1_CLK1_CLK_Pll_CNTL_TIMER
#define CLK1_1_CLK1_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK1_1_CLK1_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK1_1_CLK1_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK1_1_CLK1_CLK_DS_DEGL
#define CLK1_1_CLK1_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK1_1_CLK1_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK1_1_CLK1_CLK_DFS_PCC_CNTL_2
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK1_1_CLK1_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK1_1_CLK1_CLK_DFS_REQ_DET_TIMER
#define CLK1_1_CLK1_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK1_1_CLK1_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK1_1_CLK1_CLK_DID_CONTROL
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_1__SHIFT                                                    0x1
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_2__SHIFT                                                    0x2
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_3__SHIFT                                                    0x3
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_4__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_5__SHIFT                                                    0x5
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_6__SHIFT                                                    0x6
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_1_MASK                                                      0x00000002L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_2_MASK                                                      0x00000004L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_3_MASK                                                      0x00000008L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_4_MASK                                                      0x00000010L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_5_MASK                                                      0x00000020L
#define CLK1_1_CLK1_CLK_DID_CONTROL__AllowZeroDID_6_MASK                                                      0x00000040L
//CLK1_1_CLK1_POST_DFS_BYPASS_CONTROL
#define CLK1_1_CLK1_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK1_1_CLK1_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK1_1_CLK1_CLK0_DFS_CNTL
#define CLK1_1_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK1_1_CLK1_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK1_1_CLK1_CLK0_DS_CNTL
#define CLK1_1_CLK1_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK0_ALLOW_DS
#define CLK1_1_CLK1_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK0_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK0_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK0_POSTDFS_EN
#define CLK1_1_CLK1_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK0_SLICE_CNTL
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK0_BYPASS_CNTL
#define CLK1_1_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK0_STATUS
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_1_CLK1_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_1_CLK1_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK1_DFS_CNTL
#define CLK1_1_CLK1_CLK1_DFS_CNTL__CLK1_DIVIDER__SHIFT                                                        0x0
#define CLK1_1_CLK1_CLK1_DFS_CNTL__CLK1_DIVIDER_MASK                                                          0x0000007FL
//CLK1_1_CLK1_CLK1_DS_CNTL
#define CLK1_1_CLK1_CLK1_DS_CNTL__CLK1_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK1_DS_CNTL__CLK1_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK1_ALLOW_DS
#define CLK1_1_CLK1_CLK1_ALLOW_DS__CLK1_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK1_ALLOW_DS__CLK1_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK1_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK1_DS_HYSTERESIS_ENTRY__CLK1_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK1_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK1_DS_HYSTERESIS_EXIT__CLK1_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL__CLK1_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK1_POSTDFS_EN
#define CLK1_1_CLK1_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK1_POSTDFS_EN__CLK1_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK1_SLICE_CNTL
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK1_SLICE_CNTL__CLK1_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK1_BYPASS_CNTL
#define CLK1_1_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK1_BYPASS_CNTL__CLK1_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK1_STATUS
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK1_STATUS__SMU_1_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK1_STATUS__SMU_1_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK1_STATUS__RO_CLK1_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_1_CLK1_CLK1_STATUS__RO_CLK1_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_1_CLK1_CLK1_STATUS__CLK1_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK2_DFS_CNTL
#define CLK1_1_CLK1_CLK2_DFS_CNTL__CLK2_DIVIDER__SHIFT                                                        0x0
#define CLK1_1_CLK1_CLK2_DFS_CNTL__CLK2_DIVIDER_MASK                                                          0x0000007FL
//CLK1_1_CLK1_CLK2_DS_CNTL
#define CLK1_1_CLK1_CLK2_DS_CNTL__CLK2_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK2_DS_CNTL__CLK2_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK2_ALLOW_DS
#define CLK1_1_CLK1_CLK2_ALLOW_DS__CLK2_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK2_ALLOW_DS__CLK2_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK2_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK2_DS_HYSTERESIS_ENTRY__CLK2_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK2_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK2_DS_HYSTERESIS_EXIT__CLK2_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL__CLK2_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK2_POSTDFS_EN
#define CLK1_1_CLK1_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK2_POSTDFS_EN__CLK2_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK2_SLICE_CNTL
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK2_SLICE_CNTL__CLK2_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK2_BYPASS_CNTL
#define CLK1_1_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK2_BYPASS_CNTL__CLK2_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK2_STATUS
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK2_STATUS__SMU_2_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK2_STATUS__SMU_2_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK2_STATUS__RO_CLK2_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_1_CLK1_CLK2_STATUS__RO_CLK2_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_1_CLK1_CLK2_STATUS__CLK2_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK3_DFS_CNTL
#define CLK1_1_CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER__SHIFT                                                        0x0
#define CLK1_1_CLK1_CLK3_DFS_CNTL__CLK3_DIVIDER_MASK                                                          0x0000007FL
//CLK1_1_CLK1_CLK3_DS_CNTL
#define CLK1_1_CLK1_CLK3_DS_CNTL__CLK3_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK3_DS_CNTL__CLK3_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK3_ALLOW_DS
#define CLK1_1_CLK1_CLK3_ALLOW_DS__CLK3_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK3_ALLOW_DS__CLK3_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK3_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK3_DS_HYSTERESIS_ENTRY__CLK3_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK3_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK3_DS_HYSTERESIS_EXIT__CLK3_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL__CLK3_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK3_POSTDFS_EN
#define CLK1_1_CLK1_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK3_POSTDFS_EN__CLK3_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK3_SLICE_CNTL
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK3_SLICE_CNTL__CLK3_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK3_BYPASS_CNTL
#define CLK1_1_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK3_BYPASS_CNTL__CLK3_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK3_STATUS
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK3_STATUS__SMU_3_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK3_STATUS__SMU_3_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK3_STATUS__RO_CLK3_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_1_CLK1_CLK3_STATUS__RO_CLK3_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_1_CLK1_CLK3_STATUS__CLK3_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK4_DFS_CNTL
#define CLK1_1_CLK1_CLK4_DFS_CNTL__CLK4_DIVIDER__SHIFT                                                        0x0
#define CLK1_1_CLK1_CLK4_DFS_CNTL__CLK4_DIVIDER_MASK                                                          0x0000007FL
//CLK1_1_CLK1_CLK4_DS_CNTL
#define CLK1_1_CLK1_CLK4_DS_CNTL__CLK4_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK4_DS_CNTL__CLK4_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK4_ALLOW_DS
#define CLK1_1_CLK1_CLK4_ALLOW_DS__CLK4_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK4_ALLOW_DS__CLK4_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK4_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK4_DS_HYSTERESIS_ENTRY__CLK4_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK4_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK4_DS_HYSTERESIS_EXIT__CLK4_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL__CLK4_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK4_POSTDFS_EN
#define CLK1_1_CLK1_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK4_POSTDFS_EN__CLK4_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK4_SLICE_CNTL
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK4_SLICE_CNTL__CLK4_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK4_BYPASS_CNTL
#define CLK1_1_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK4_BYPASS_CNTL__CLK4_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK4_STATUS
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK4_STATUS__SMU_4_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK4_STATUS__RO_CLK4_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK4_STATUS__SMU_4_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK4_STATUS__RO_CLK4_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK1_1_CLK1_CLK4_STATUS__RO_CLK4_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK1_1_CLK1_CLK4_STATUS__CLK4_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK5_DS_CNTL
#define CLK1_1_CLK1_CLK5_DS_CNTL__CLK5_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK5_DS_CNTL__CLK5_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK5_ALLOW_DS
#define CLK1_1_CLK1_CLK5_ALLOW_DS__CLK5_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK5_ALLOW_DS__CLK5_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK5_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK5_DS_HYSTERESIS_ENTRY__CLK5_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK5_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK5_DS_HYSTERESIS_EXIT__CLK5_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL__CLK5_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK5_POSTDFS_EN
#define CLK1_1_CLK1_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK5_POSTDFS_EN__CLK5_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK5_SLICE_CNTL
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK5_SLICE_CNTL__CLK5_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK5_BYPASS_CNTL
#define CLK1_1_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK5_BYPASS_CNTL__CLK5_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK5_STATUS
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK5_STATUS__SMU_5_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK5_STATUS__SMU_5_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK5_STATUS__CLK5_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK5_STATUS__RO_CLK5_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK1_1_CLK1_CLK6_DS_CNTL
#define CLK1_1_CLK1_CLK6_DS_CNTL__CLK6_DS_DIV_ID__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK6_DS_CNTL__CLK6_DS_DIV_ID_MASK                                                         0x00000007L
//CLK1_1_CLK1_CLK6_ALLOW_DS
#define CLK1_1_CLK1_CLK6_ALLOW_DS__CLK6_ALLOW_DS__SHIFT                                                       0x0
#define CLK1_1_CLK1_CLK6_ALLOW_DS__CLK6_ALLOW_DS_MASK                                                         0x00000001L
//CLK1_1_CLK1_CLK6_DS_HYSTERESIS_ENTRY
#define CLK1_1_CLK1_CLK6_DS_HYSTERESIS_ENTRY__CLK6_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK1_1_CLK1_CLK6_DS_HYSTERESIS_ENTRY__CLK6_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK1_1_CLK1_CLK6_DS_HYSTERESIS_EXIT
#define CLK1_1_CLK1_CLK6_DS_HYSTERESIS_EXIT__CLK6_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK1_1_CLK1_CLK6_DS_HYSTERESIS_EXIT__CLK6_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL__CLK6_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK1_1_CLK1_CLK6_POSTDFS_EN
#define CLK1_1_CLK1_CLK6_POSTDFS_EN__CLK6_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK6_POSTDFS_EN__CLK6_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK1_1_CLK1_CLK6_SLICE_CNTL
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_STOP__SHIFT                                                         0x0
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_PMUX_SGMode__SHIFT                                                  0x8
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_DFS_EN__SHIFT                                                       0xc
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_ds_sync_mode__SHIFT                                                 0x10
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_STOP_MASK                                                           0x00000001L
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_DFS_EN_MASK                                                         0x00001000L
#define CLK1_1_CLK1_CLK6_SLICE_CNTL__CLK6_ds_sync_mode_MASK                                                   0x00010000L
//CLK1_1_CLK1_CLK6_BYPASS_CNTL
#define CLK1_1_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_SEL__SHIFT                                                  0x0
#define CLK1_1_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_DIV__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK1_1_CLK1_CLK6_BYPASS_CNTL__CLK6_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK1_1_CLK1_CLK6_STATUS
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK1_1_CLK1_CLK6_STATUS__SMU_6_STATUS__SHIFT                                                          0x1
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK1_1_CLK1_CLK6_STATUS__RO_CLK6_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK1_1_CLK1_CLK6_STATUS__SMU_6_STATUS_MASK                                                            0x00000002L
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK1_1_CLK1_CLK6_STATUS__CLK6_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK1_1_CLK1_CLK6_STATUS__RO_CLK6_BYPASS_ACTIVE_MASK                                                   0x00040000L
//CLK1_1_CLK1_DFS_GlobalClkEnDID_CTR
#define CLK1_1_CLK1_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK1_1_CLK1_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK1_1_CLK1_CLK_PLL_PWR_REQ
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK1_1_CLK1_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK1_1_CLK1_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1__SHIFT                                            0x1
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2__SHIFT                                            0x2
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3__SHIFT                                            0x3
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_4__SHIFT                                            0x4
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1__SHIFT                                             0x11
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2__SHIFT                                             0x12
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3__SHIFT                                             0x13
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_4__SHIFT                                             0x14
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_1_MASK                                              0x00000002L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_2_MASK                                              0x00000004L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_3_MASK                                              0x00000008L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_4_MASK                                              0x00000010L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_1_MASK                                               0x00020000L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_2_MASK                                               0x00040000L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_3_MASK                                               0x00080000L
#define CLK1_1_CLK1_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_4_MASK                                               0x00100000L
//CLK1_1_CLK1_CLK_FSM_CONTROL
#define CLK1_1_CLK1_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK1_1_CLK1_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK1_1_CLK1_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK1_1_CLK1_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK1_1_CLK1_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK1_1_CLK1_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK1_1_CLK1_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK1_1_CLK1_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK1_1_CLK1_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK1_1_CLK1_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK1_1_CLK1_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK1_1_CLK1_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK1_1_CLK1_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK1_1_CLK1_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK1_1_CLK1_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK1_1_CLK1_CLK_FSM_MODE
#define CLK1_1_CLK1_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK1_1_CLK1_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK1_1_CLK1_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK1_1_CLK1_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK1_1_CLK1_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK1_1_CLK1_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK1_1_CLK1_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK1_1_CLK1_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK1_1_CLK1_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK1_1_CLK1_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK1_1_CLK1_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK1_1_CLK1_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK1_1_CLK1_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK1_1_CLK1_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK1_1_CLK1_CLK_FSM_STATUS
#define CLK1_1_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK1_1_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK1_1_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK1_1_CLK1_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK1_1_CLK1_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1__SHIFT                                         0x1
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2__SHIFT                                         0x2
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3__SHIFT                                         0x3
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_4__SHIFT                                         0x4
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_1_MASK                                           0x00000002L
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_2_MASK                                           0x00000004L
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_3_MASK                                           0x00000008L
#define CLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_4_MASK                                           0x00000010L
//CLK1_1_CLK1_CLK_FSM_STATUS_IDLE
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1__SHIFT                               0x1
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2__SHIFT                               0x2
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3__SHIFT                               0x3
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_4__SHIFT                               0x4
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1__SHIFT                                   0x11
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2__SHIFT                                   0x12
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3__SHIFT                                   0x13
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_4__SHIFT                                   0x14
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_1_MASK                                 0x00000002L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_2_MASK                                 0x00000004L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_3_MASK                                 0x00000008L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_4_MASK                                 0x00000010L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_1_MASK                                     0x00020000L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_2_MASK                                     0x00040000L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_3_MASK                                     0x00080000L
#define CLK1_1_CLK1_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_4_MASK                                     0x00100000L
//CLK1_1_CLK1_CLK_MILESTONE
#define CLK1_1_CLK1_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK1_1_CLK1_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK1_1_CLK1_CLK_MILESTONE_upper
#define CLK1_1_CLK1_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_WARM_RESET_CNTL
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK1_1_CLK1_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK1_1_CLK1_CLK_RESET
#define CLK1_1_CLK1_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK1_1_CLK1_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK1_1_CLK1_CLK_MILESTONE_STPCLK
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK1_1_CLK1_CLK_PLL_DividerReset
#define CLK1_1_CLK1_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK1_1_CLK1_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK1_1_CLK1_CLK_MILESTONE_PLLTST
#define CLK1_1_CLK1_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK1_1_CLK1_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK1_1_CLK1_CLK_MILESTONE_PLLTST_VALID
#define CLK1_1_CLK1_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK1_1_CLK1_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK1_1_CLK1_CLK_OBSERVE_MUX
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK1_1_CLK1_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK1_1_CLK1_FCState_config
#define CLK1_1_CLK1_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK1_1_CLK1_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK1_1_CLK1_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK1_1_CLK1_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK1_1_CLK1_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK1_1_CLK1_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK1_1_CLK1_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK1_1_CLK1_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK1_1_CLK1_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK1_1_CLK1_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK1_1_CLK1_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK1_1_CLK1_FCState_config__FCState_slice_map_MASK                                                    0x0000001FL
#define CLK1_1_CLK1_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK1_1_CLK1_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK1_1_CLK1_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK1_1_CLK1_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK1_1_CLK1_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK1_1_CLK1_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK1_1_CLK1_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK1_1_CLK1_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK1_1_CLK1_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK1_1_CLK1_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK1_1_CLK1_FCState_config_2
#define CLK1_1_CLK1_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK1_1_CLK1_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK1_1_CLK1_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK1_1_CLK1_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK1_1_CLK1_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK1_1_CLK1_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x0000001FL
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK1_1_CLK1_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK1_1_CLK1_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK1_1_CLK1_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK1_1_CLK1_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK1_1_CLK1_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK1_1_CLK1_FCState_config_3
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK1_1_CLK1_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK1_1_CLK1_FCState_config_4
#define CLK1_1_CLK1_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK1_1_CLK1_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK1_1_CLK1_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK1_1_CLK1_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK1_1_CLK1_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x0000001FL
#define CLK1_1_CLK1_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK1_1_CLK1_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK1_1_CLK1_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK1_1_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK1_1_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK1_1_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK1_1_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK1_1_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK1_1_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK1_1_CLK1_CLK_SPARE_0
#define CLK1_1_CLK1_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK1_1_CLK1_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK1_1_CLK1_CLK_SPARE_1
#define CLK1_1_CLK1_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK1_1_CLK1_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK1_1_CLK1_CLK_TICK_CNT_STATUS
#define CLK1_1_CLK1_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x0000007FL
//CLK1_1_CLK1_CLK0_CURRENT_CNT
#define CLK1_1_CLK1_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK1_CURRENT_CNT
#define CLK1_1_CLK1_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK2_CURRENT_CNT
#define CLK1_1_CLK1_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK3_CURRENT_CNT
#define CLK1_1_CLK1_CLK3_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK3_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK4_CURRENT_CNT
#define CLK1_1_CLK1_CLK4_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK4_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK5_CURRENT_CNT
#define CLK1_1_CLK1_CLK5_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK5_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK6_CURRENT_CNT
#define CLK1_1_CLK1_CLK6_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK1_1_CLK1_CLK6_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_1
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_2
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_3
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_4
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_5
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_6
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_7
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_8
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_9
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_10
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_11
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_12
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_13
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_14
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_15
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_16
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_17
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_18
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_19
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_20
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_21
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_22
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_23
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_24
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_25
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_26
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_27
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_28
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_29
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_30
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_31
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK1_1_CLK1_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK1_1_CLK1_CLK_DS_OVERRIDE
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS1_override__SHIFT                                                      0x3
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS2_override__SHIFT                                                      0x6
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS3_override__SHIFT                                                      0x9
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS4_override__SHIFT                                                      0xc
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS5_override__SHIFT                                                      0xf
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS6_override__SHIFT                                                      0x12
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS1_override_MASK                                                        0x00000038L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS2_override_MASK                                                        0x000001C0L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS3_override_MASK                                                        0x00000E00L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS4_override_MASK                                                        0x00007000L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS5_override_MASK                                                        0x00038000L
#define CLK1_1_CLK1_CLK_DS_OVERRIDE__DS6_override_MASK                                                        0x001C0000L
//CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK1_1_CLK1_CLK_SCRATCH
#define CLK1_1_CLK1_CLK_SCRATCH__CLK1_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK1_1_CLK1_CLK_SCRATCH__CLK1_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk2_0_SmuClkDec
//CLK2_CLK_PLL_FUSES
#define CLK2_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                                     0x0
#define CLK2_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                          0x9
#define CLK2_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                          0xd
#define CLK2_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                        0x12
#define CLK2_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                        0x16
#define CLK2_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                       0x000001FFL
#define CLK2_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                            0x00001E00L
#define CLK2_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                            0x0003E000L
#define CLK2_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                          0x003C0000L
#define CLK2_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                          0x03C00000L
//CLK2_CLK_PLL_FUSES_2
#define CLK2_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                                     0x0
#define CLK2_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                                     0x10
#define CLK2_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                       0x0000FFFFL
#define CLK2_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                       0x00010000L
//CLK2_CLK_MISC_FUSES
#define CLK2_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                           0x0
#define CLK2_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                             0x00000001L
//CLK2_CLK_FUSE_LOCK
#define CLK2_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                                     0x0
#define CLK2_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                             0x1
#define CLK2_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                            0x2
#define CLK2_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                            0x3
#define CLK2_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                                 0x4
#define CLK2_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                        0x5
#define CLK2_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                                 0x6
#define CLK2_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                             0x7
#define CLK2_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                             0x8
#define CLK2_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                       0x00000001L
#define CLK2_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                               0x00000002L
#define CLK2_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                              0x00000004L
#define CLK2_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                              0x00000008L
#define CLK2_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                                   0x00000010L
#define CLK2_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                          0x00000020L
#define CLK2_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                                   0x00000040L
#define CLK2_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                               0x00000080L
#define CLK2_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                               0x00000100L
//CLK2_CLK_FUSES_0
#define CLK2_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                              0x0
#define CLK2_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                                    0x7
#define CLK2_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                                    0xb
#define CLK2_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                                0xd
#define CLK2_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                               0x10
#define CLK2_CLK_FUSES_0__StartupCLK0_Did_MASK                                                                0x0000007FL
#define CLK2_CLK_FUSES_0__CLK0_ADCA_MASK                                                                      0x00000780L
#define CLK2_CLK_FUSES_0__CLK0_DDCA_MASK                                                                      0x00001800L
#define CLK2_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                                  0x0000E000L
#define CLK2_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                                 0x00030000L
//CLK2_CLK_FUSE_CONTROL
#define CLK2_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                             0x0
#define CLK2_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                               0x00000001L
//CLK2_SLICE_NUM
#define CLK2_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                                  0x0
#define CLK2_SLICE_NUM__DFS_SLICE_NUM_MASK                                                                    0x0000000FL
//CLK2_ROOTREFCLK_MUX_1
#define CLK2_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                        0x0
#define CLK2_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                          0x00000001L
//CLK2_CLK_PLL_REFCLK_RATE_Startup
#define CLK2_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                                     0x0
#define CLK2_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                       0x000000FFL
//CLK2_CLK_REFCG_REFCLK_CTRL
#define CLK2_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                               0x0
#define CLK2_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                                 0x00000001L
//CLK2_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK2_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                                    0x0
#define CLK2_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                                      0x00000001L
//CLK2_CLK_PLL_REQ
#define CLK2_CLK_PLL_REQ__FbMult_int__SHIFT                                                                   0x0
#define CLK2_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                                  0xc
#define CLK2_CLK_PLL_REQ__FbMult_frac__SHIFT                                                                  0x10
#define CLK2_CLK_PLL_REQ__FbMult_int_MASK                                                                     0x000001FFL
#define CLK2_CLK_PLL_REQ__PllSpineDiv_MASK                                                                    0x0000F000L
#define CLK2_CLK_PLL_REQ__FbMult_frac_MASK                                                                    0xFFFF0000L
//CLK2_CLK_PLL_SEQ_REQ
#define CLK2_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                            0x0
#define CLK2_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                              0xc
#define CLK2_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                           0x10
#define CLK2_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                              0x000001FFL
#define CLK2_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                                0x0000F000L
#define CLK2_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                             0xFFFF0000L
//CLK2_CLK_PLL_DIRECT_CNTL
#define CLK2_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                            0x0
#define CLK2_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                          0x4
#define CLK2_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                              0x00000001L
#define CLK2_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                            0x00000010L
//CLK2_CLK_PLL_STATUS
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                       0x0
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                                    0x4
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                                   0x8
#define CLK2_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                               0xc
#define CLK2_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                          0x18
#define CLK2_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                         0x1c
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                                     0x1e
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                         0x00000001L
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                                      0x00000010L
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                                     0x00000100L
#define CLK2_CLK_PLL_STATUS__RO_PllReset_MASK                                                                 0x00001000L
#define CLK2_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                            0x0F000000L
#define CLK2_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                           0x10000000L
#define CLK2_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                       0x40000000L
//CLK2_CLK_PLL_CONTROL
#define CLK2_CLK_PLL_CONTROL__PllReset__SHIFT                                                                 0x8
#define CLK2_CLK_PLL_CONTROL__PllReset_MASK                                                                   0x00000100L
//CLK2_CLK_PLL_TEST
#define CLK2_CLK_PLL_TEST__PllCharzSel__SHIFT                                                                 0x0
#define CLK2_CLK_PLL_TEST__PllTestEn__SHIFT                                                                   0x10
#define CLK2_CLK_PLL_TEST__PllCharzSel_MASK                                                                   0x000003FFL
#define CLK2_CLK_PLL_TEST__PllTestEn_MASK                                                                     0x00030000L
//CLK2_CLK_PLL_BYPASS
#define CLK2_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                       0x0
#define CLK2_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                         0x00000001L
//CLK2_spll_fuse1_bin1
#define CLK2_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                       0x8
#define CLK2_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                                      0xc
#define CLK2_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                       0x14
#define CLK2_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                                      0x19
#define CLK2_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                         0x00000F00L
#define CLK2_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                        0x0000F000L
#define CLK2_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                         0x00F00000L
#define CLK2_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                        0x06000000L
//CLK2_spll_fuse_2_bin1
#define CLK2_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                                     0x0
#define CLK2_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                       0x000000FFL
//CLK2_spll_fuse1_bin2
#define CLK2_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                       0x8
#define CLK2_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                                      0xc
#define CLK2_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                       0x14
#define CLK2_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                                      0x19
#define CLK2_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                         0x00000F00L
#define CLK2_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                        0x0000F000L
#define CLK2_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                         0x00F00000L
#define CLK2_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                        0x06000000L
//CLK2_spll_fuse_2_bin2
#define CLK2_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                                     0x0
#define CLK2_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                       0x000000FFL
//CLK2_spll_fuse1_bin3
#define CLK2_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                       0x8
#define CLK2_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                                      0xc
#define CLK2_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                       0x14
#define CLK2_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                                      0x19
#define CLK2_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                         0x00000F00L
#define CLK2_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                        0x0000F000L
#define CLK2_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                         0x00F00000L
#define CLK2_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                        0x06000000L
//CLK2_spll_fuse_2_bin3
#define CLK2_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                                     0x0
#define CLK2_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                       0x000000FFL
//CLK2_spll_fuse1_bin4
#define CLK2_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                       0x8
#define CLK2_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                                      0xc
#define CLK2_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                       0x14
#define CLK2_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                                      0x19
#define CLK2_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                         0x00000F00L
#define CLK2_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                        0x0000F000L
#define CLK2_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                         0x00F00000L
#define CLK2_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                        0x06000000L
//CLK2_spll_fuse_2_bin4
#define CLK2_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                                     0x0
#define CLK2_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                       0x000000FFL
//CLK2_spll_fsm_cntl_1
#define CLK2_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                            0x0
#define CLK2_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                           0x10
#define CLK2_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                              0x000001FFL
#define CLK2_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                             0xFFFF0000L
//CLK2_spll_fsm_cntl_2
#define CLK2_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                       0x0
#define CLK2_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                         0x0000FFFFL
//CLK2_spll_fsm_cntl_3
#define CLK2_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                             0x0
#define CLK2_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                               0x00000001L
//CLK2_spll_fsm_cntl_4
#define CLK2_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                       0x0
#define CLK2_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                         0x00000001L
//CLK2_spll_field_1
#define CLK2_spll_field_1__spll_alt_nctl__SHIFT                                                               0x0
#define CLK2_spll_field_1__spll_alt_nctl_en__SHIFT                                                            0x14
#define CLK2_spll_field_1__spll_bleeder_ac__SHIFT                                                             0x15
#define CLK2_spll_field_1__spll_bleeder_en__SHIFT                                                             0x16
#define CLK2_spll_field_1__spll_tdc_cal_en__SHIFT                                                             0x17
#define CLK2_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                        0x18
#define CLK2_spll_field_1__spll_dclk8_sel__SHIFT                                                              0x19
#define CLK2_spll_field_1__spll_phase_jump_trig__SHIFT                                                        0x1a
#define CLK2_spll_field_1__spll_bypass_freq_lock__SHIFT                                                       0x1b
#define CLK2_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                                      0x1c
#define CLK2_spll_field_1__spll_cfg_update_req__SHIFT                                                         0x1d
#define CLK2_spll_field_1__spll_clk_nctl_sel__SHIFT                                                           0x1e
#define CLK2_spll_field_1__spll_alt_nctl_MASK                                                                 0x000FFFFFL
#define CLK2_spll_field_1__spll_alt_nctl_en_MASK                                                              0x00100000L
#define CLK2_spll_field_1__spll_bleeder_ac_MASK                                                               0x00200000L
#define CLK2_spll_field_1__spll_bleeder_en_MASK                                                               0x00400000L
#define CLK2_spll_field_1__spll_tdc_cal_en_MASK                                                               0x00800000L
#define CLK2_spll_field_1__spll_tdc_clk_gate_en_MASK                                                          0x01000000L
#define CLK2_spll_field_1__spll_dclk8_sel_MASK                                                                0x02000000L
#define CLK2_spll_field_1__spll_phase_jump_trig_MASK                                                          0x04000000L
#define CLK2_spll_field_1__spll_bypass_freq_lock_MASK                                                         0x08000000L
#define CLK2_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                        0x10000000L
#define CLK2_spll_field_1__spll_cfg_update_req_MASK                                                           0x20000000L
#define CLK2_spll_field_1__spll_clk_nctl_sel_MASK                                                             0xC0000000L
//CLK2_spll_field_2
#define CLK2_spll_field_2__spll_clk_tdc_sel__SHIFT                                                            0x0
#define CLK2_spll_field_2__spll_fb_slip_dis__SHIFT                                                            0x2
#define CLK2_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                          0x3
#define CLK2_spll_field_2__spll_fracn_en__SHIFT                                                               0x4
#define CLK2_spll_field_2__spll_freq_jump_en__SHIFT                                                           0x5
#define CLK2_spll_field_2__spll_kdco_cal_dis__SHIFT                                                           0x6
#define CLK2_spll_field_2__spll_lock_det_dis__SHIFT                                                           0x7
#define CLK2_spll_field_2__spll_dco_cfg__SHIFT                                                                0x8
#define CLK2_spll_field_2__spll_dpll_cfg_1__SHIFT                                                             0x10
#define CLK2_spll_field_2__spll_dpll_cfg_2__SHIFT                                                             0x18
#define CLK2_spll_field_2__spll_clk_tdc_sel_MASK                                                              0x00000003L
#define CLK2_spll_field_2__spll_fb_slip_dis_MASK                                                              0x00000004L
#define CLK2_spll_field_2__spll_fbdiv_mask_en_MASK                                                            0x00000008L
#define CLK2_spll_field_2__spll_fracn_en_MASK                                                                 0x00000010L
#define CLK2_spll_field_2__spll_freq_jump_en_MASK                                                             0x00000020L
#define CLK2_spll_field_2__spll_kdco_cal_dis_MASK                                                             0x00000040L
#define CLK2_spll_field_2__spll_lock_det_dis_MASK                                                             0x00000080L
#define CLK2_spll_field_2__spll_dco_cfg_MASK                                                                  0x0000FF00L
#define CLK2_spll_field_2__spll_dpll_cfg_1_MASK                                                               0x00FF0000L
#define CLK2_spll_field_2__spll_dpll_cfg_2_MASK                                                               0xFF000000L
//CLK2_spll_field_3
#define CLK2_spll_field_3__spll_kdco_ratio__SHIFT                                                             0x0
#define CLK2_spll_field_3__spll_lock_timer__SHIFT                                                             0x8
#define CLK2_spll_field_3__spll_pll_bypass__SHIFT                                                             0x16
#define CLK2_spll_field_3__spll_postdiv_req__SHIFT                                                            0x17
#define CLK2_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                         0x18
#define CLK2_spll_field_3__spll_fine_tdc_dis__SHIFT                                                           0x1a
#define CLK2_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                                   0x1b
#define CLK2_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                       0x1c
#define CLK2_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                                    0x1d
#define CLK2_spll_field_3__spll_meas_win_sel__SHIFT                                                           0x1e
#define CLK2_spll_field_3__spll_kdco_ratio_MASK                                                               0x000000FFL
#define CLK2_spll_field_3__spll_lock_timer_MASK                                                               0x003FFF00L
#define CLK2_spll_field_3__spll_pll_bypass_MASK                                                               0x00400000L
#define CLK2_spll_field_3__spll_postdiv_req_MASK                                                              0x00800000L
#define CLK2_spll_field_3__spll_coarse_tdc_dis_MASK                                                           0x01000000L
#define CLK2_spll_field_3__spll_fine_tdc_dis_MASK                                                             0x04000000L
#define CLK2_spll_field_3__spll_nctl_coarse_step_dis_MASK                                                     0x08000000L
#define CLK2_spll_field_3__spll_nctl_sig_del_dis_MASK                                                         0x10000000L
#define CLK2_spll_field_3__spll_iso_vddout_on_vddin_MASK                                                      0x20000000L
#define CLK2_spll_field_3__spll_meas_win_sel_MASK                                                             0xC0000000L
//CLK2_spll_field_4
#define CLK2_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                         0x0
#define CLK2_spll_field_4__PllOutSel__SHIFT                                                                   0x10
#define CLK2_spll_field_4__PllPwrDnState__SHIFT                                                               0x14
#define CLK2_spll_field_4__spll_refclk_div__SHIFT                                                             0x18
#define CLK2_spll_field_4__spll_nctl_adj_dis__SHIFT                                                           0x1f
#define CLK2_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                           0x0000FFFFL
#define CLK2_spll_field_4__PllOutSel_MASK                                                                     0x00010000L
#define CLK2_spll_field_4__PllPwrDnState_MASK                                                                 0x00300000L
#define CLK2_spll_field_4__spll_refclk_div_MASK                                                               0x03000000L
#define CLK2_spll_field_4__spll_nctl_adj_dis_MASK                                                             0x80000000L
//CLK2_spll_field_5
#define CLK2_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                          0x0
#define CLK2_spll_field_5__spll_dft_sel__SHIFT                                                                0x19
#define CLK2_spll_field_5__spll_dft_capture__SHIFT                                                            0x1d
#define CLK2_spll_field_5__spll_fcw0_int_ovrd_MASK                                                            0x000001FFL
#define CLK2_spll_field_5__spll_dft_sel_MASK                                                                  0x1E000000L
#define CLK2_spll_field_5__spll_dft_capture_MASK                                                              0x20000000L
//CLK2_spll_field_6
#define CLK2_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                                     0x10
#define CLK2_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                                   0x15
#define CLK2_spll_field_6__spll_nctl_coarse_res__SHIFT                                                        0x17
#define CLK2_spll_field_6__spll_lock_det_tdc_steps_MASK                                                       0x001F0000L
#define CLK2_spll_field_6__spll_nctl_coarse_frac_res_MASK                                                     0x00600000L
#define CLK2_spll_field_6__spll_nctl_coarse_res_MASK                                                          0x1F800000L
//CLK2_spll_field_7
#define CLK2_spll_field_7__spll_phase_offset__SHIFT                                                           0x0
#define CLK2_spll_field_7__spll_pllout_sel__SHIFT                                                             0x7
#define CLK2_spll_field_7__spll_pllout_req__SHIFT                                                             0x8
#define CLK2_spll_field_7__spll_pllout_state__SHIFT                                                           0x9
#define CLK2_spll_field_7__spll_postdiv_ovrd__SHIFT                                                           0xb
#define CLK2_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                                    0xf
#define CLK2_spll_field_7__spll_postdiv_sync_enable__SHIFT                                                    0x13
#define CLK2_spll_field_7__spll_prbs_en__SHIFT                                                                0x14
#define CLK2_spll_field_7__spll_pwr_state__SHIFT                                                              0x15
#define CLK2_spll_field_7__spll_refclk_gate_dis__SHIFT                                                        0x17
#define CLK2_spll_field_7__spll_refclk_rate__SHIFT                                                            0x18
#define CLK2_spll_field_7__spll_phase_offset_MASK                                                             0x0000007FL
#define CLK2_spll_field_7__spll_pllout_sel_MASK                                                               0x00000080L
#define CLK2_spll_field_7__spll_pllout_req_MASK                                                               0x00000100L
#define CLK2_spll_field_7__spll_pllout_state_MASK                                                             0x00000600L
#define CLK2_spll_field_7__spll_postdiv_ovrd_MASK                                                             0x00007800L
#define CLK2_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                                      0x00078000L
#define CLK2_spll_field_7__spll_postdiv_sync_enable_MASK                                                      0x00080000L
#define CLK2_spll_field_7__spll_prbs_en_MASK                                                                  0x00100000L
#define CLK2_spll_field_7__spll_pwr_state_MASK                                                                0x00600000L
#define CLK2_spll_field_7__spll_refclk_gate_dis_MASK                                                          0x00800000L
#define CLK2_spll_field_7__spll_refclk_rate_MASK                                                              0xFF000000L
//CLK2_spll_field_8
#define CLK2_spll_field_8__spll_reg_obs_sel__SHIFT                                                            0x0
#define CLK2_spll_field_8__spll_reg_off_hi__SHIFT                                                             0x2
#define CLK2_spll_field_8__spll_reg_off_lo__SHIFT                                                             0x3
#define CLK2_spll_field_8__spll_reg_on_mode__SHIFT                                                            0x4
#define CLK2_spll_field_8__spll_scale_driver__SHIFT                                                           0x6
#define CLK2_spll_field_8__spll_pll_en__SHIFT                                                                 0x8
#define CLK2_spll_field_8__spll_sel_bump__SHIFT                                                               0x9
#define CLK2_spll_field_8__spll_sel_rladder_x__SHIFT                                                          0xa
#define CLK2_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                       0xb
#define CLK2_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                                   0xc
#define CLK2_spll_field_8__spll_ssc_en__SHIFT                                                                 0xd
#define CLK2_spll_field_8__spll_divider_reset_refclk__SHIFT                                                   0xe
#define CLK2_spll_field_8__spll_clear_sticky_lock__SHIFT                                                      0xf
#define CLK2_spll_field_8__spll_fbclk_track_refclk__SHIFT                                                     0x10
#define CLK2_spll_field_8__spll_digobs_div__SHIFT                                                             0x11
#define CLK2_spll_field_8__spll_trig_coarse_step__SHIFT                                                       0x13
#define CLK2_spll_field_8__spll_anaobs_sel__SHIFT                                                             0x14
#define CLK2_spll_field_8__spll_reg_obs_sel_MASK                                                              0x00000003L
#define CLK2_spll_field_8__spll_reg_off_hi_MASK                                                               0x00000004L
#define CLK2_spll_field_8__spll_reg_off_lo_MASK                                                               0x00000008L
#define CLK2_spll_field_8__spll_reg_on_mode_MASK                                                              0x00000030L
#define CLK2_spll_field_8__spll_scale_driver_MASK                                                             0x000000C0L
#define CLK2_spll_field_8__spll_pll_en_MASK                                                                   0x00000100L
#define CLK2_spll_field_8__spll_sel_bump_MASK                                                                 0x00000200L
#define CLK2_spll_field_8__spll_sel_rladder_x_MASK                                                            0x00000400L
#define CLK2_spll_field_8__spll_sig_del_patt_sel_MASK                                                         0x00000800L
#define CLK2_spll_field_8__spll_refclk_bypass_vddout_MASK                                                     0x00001000L
#define CLK2_spll_field_8__spll_ssc_en_MASK                                                                   0x00002000L
#define CLK2_spll_field_8__spll_divider_reset_refclk_MASK                                                     0x00004000L
#define CLK2_spll_field_8__spll_clear_sticky_lock_MASK                                                        0x00008000L
#define CLK2_spll_field_8__spll_fbclk_track_refclk_MASK                                                       0x00010000L
#define CLK2_spll_field_8__spll_digobs_div_MASK                                                               0x00060000L
#define CLK2_spll_field_8__spll_trig_coarse_step_MASK                                                         0x00080000L
#define CLK2_spll_field_8__spll_anaobs_sel_MASK                                                               0x03F00000L
//CLK2_spll_field_9
#define CLK2_spll_field_9__spll_syncbus_his_en__SHIFT                                                         0x0
#define CLK2_spll_field_9__spll_dpll_cfg_3__SHIFT                                                             0x10
#define CLK2_spll_field_9__spll_fll_mode__SHIFT                                                               0x1a
#define CLK2_spll_field_9__spll_syncbus_his_en_MASK                                                           0x00007FFFL
#define CLK2_spll_field_9__spll_dpll_cfg_3_MASK                                                               0x03FF0000L
#define CLK2_spll_field_9__spll_fll_mode_MASK                                                                 0x04000000L
//CLK2_spll_field_10
#define CLK2_spll_field_10__spll_digobs_sel__SHIFT                                                            0x0
#define CLK2_spll_field_10__spll_digobs_trig_div__SHIFT                                                       0x4
#define CLK2_spll_field_10__spll_digobs_trig_sel__SHIFT                                                       0x6
#define CLK2_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                          0xa
#define CLK2_spll_field_10__spll_fcw_denom__SHIFT                                                             0x10
#define CLK2_spll_field_10__spll_digobs_sel_MASK                                                              0x0000000FL
#define CLK2_spll_field_10__spll_digobs_trig_div_MASK                                                         0x00000030L
#define CLK2_spll_field_10__spll_digobs_trig_sel_MASK                                                         0x000003C0L
#define CLK2_spll_field_10__spll_tdc_cal_ctrl_MASK                                                            0x0000FC00L
#define CLK2_spll_field_10__spll_fcw_denom_MASK                                                               0xFFFF0000L
//CLK2_spll_field_11
#define CLK2_spll_field_11__spll_fll_cfg_1__SHIFT                                                             0x0
#define CLK2_spll_field_11__spll_fll_cfg_1_MASK                                                               0xFFFFFFFFL
//CLK2_spll_field_12
#define CLK2_spll_field_12__spll_fll_cfg_2__SHIFT                                                             0x0
#define CLK2_spll_field_12__spll_fll_cfg_2_MASK                                                               0xFFFFFFFFL
//CLK2_spll_field_13
#define CLK2_spll_field_13__spll_fll_cfg_3__SHIFT                                                             0x0
#define CLK2_spll_field_13__spll_fll_cfg_3_MASK                                                               0xFFFFFFFFL
//CLK2_spll_field_14
#define CLK2_spll_field_14__spll_fll_cfg_4__SHIFT                                                             0x0
#define CLK2_spll_field_14__spll_fll_cfg_4_MASK                                                               0xFFFFFFFFL
//CLK2_spll_field_15
#define CLK2_spll_field_15__spll_force_stretch__SHIFT                                                         0x0
#define CLK2_spll_field_15__spll_force_stretch_ovrden__SHIFT                                                  0x1
#define CLK2_spll_field_15__spll_pwrok_vddcs__SHIFT                                                           0x4
#define CLK2_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                                    0x5
#define CLK2_spll_field_15__use_pcc_for_fll__SHIFT                                                            0x6
#define CLK2_spll_field_15__spll_force_stretch_MASK                                                           0x00000001L
#define CLK2_spll_field_15__spll_force_stretch_ovrden_MASK                                                    0x00000002L
#define CLK2_spll_field_15__spll_pwrok_vddcs_MASK                                                             0x00000010L
#define CLK2_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                                      0x00000020L
#define CLK2_spll_field_15__use_pcc_for_fll_MASK                                                              0x00000040L
//CLK2_spll_fll_ro
#define CLK2_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                          0x0
#define CLK2_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                              0x4
#define CLK2_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                            0x0000000FL
#define CLK2_spll_fll_ro__RO_gen_dec_dout_MASK                                                                0x00000FF0L
//CLK2_spll_override
#define CLK2_spll_override__spll_fcw0_int_ovrden__SHIFT                                                       0x0
#define CLK2_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                           0x2
#define CLK2_spll_override__spll_cfg_update_req_ovrden__SHIFT                                                 0x3
#define CLK2_spll_override__spll_pllout_req_ovrden__SHIFT                                                     0x4
#define CLK2_spll_override__spll_postdiv_ovrden__SHIFT                                                        0x6
#define CLK2_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                                 0x7
#define CLK2_spll_override__spll_pll_bypass_ovrden__SHIFT                                                     0x8
#define CLK2_spll_override__spll_pll_en_ovrden__SHIFT                                                         0x9
#define CLK2_spll_override__spll_postdiv_req_ovrden__SHIFT                                                    0xa
#define CLK2_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                           0xb
#define CLK2_spll_override__spll_pllout_state_ovrden__SHIFT                                                   0xc
#define CLK2_spll_override__spll_pwr_state_ovrden__SHIFT                                                      0xd
#define CLK2_spll_override__spll_fcw0_int_ovrden_MASK                                                         0x00000001L
#define CLK2_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                             0x00000004L
#define CLK2_spll_override__spll_cfg_update_req_ovrden_MASK                                                   0x00000008L
#define CLK2_spll_override__spll_pllout_req_ovrden_MASK                                                       0x00000010L
#define CLK2_spll_override__spll_postdiv_ovrden_MASK                                                          0x00000040L
#define CLK2_spll_override__spll_postdiv_pllout_ovrden_MASK                                                   0x00000080L
#define CLK2_spll_override__spll_pll_bypass_ovrden_MASK                                                       0x00000100L
#define CLK2_spll_override__spll_pll_en_ovrden_MASK                                                           0x00000200L
#define CLK2_spll_override__spll_postdiv_req_ovrden_MASK                                                      0x00000400L
#define CLK2_spll_override__spll_divider_reset_refclk_ovrden_MASK                                             0x00000800L
#define CLK2_spll_override__spll_pllout_state_ovrden_MASK                                                     0x00001000L
#define CLK2_spll_override__spll_pwr_state_ovrden_MASK                                                        0x00002000L
//CLK2_CLK_PLL_DIV_CNTL
#define CLK2_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                         0x10
#define CLK2_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                           0x1FFF0000L
//CLK2_CLK_PWRON_RESET_TIMER
#define CLK2_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                             0x10
#define CLK2_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                               0x1FFF0000L
//CLK2_CLK_Pll_LOCK_TIMER
#define CLK2_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                                   0x10
#define CLK2_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                                     0x1FFF0000L
//CLK2_CLK_Pll_ACK_TIMER
#define CLK2_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                          0x0
#define CLK2_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                            0x00001FFFL
//CLK2_CLK_Pll_SD_ACK_TIMER
#define CLK2_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                                    0x0
#define CLK2_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                                      0x00001FFFL
//CLK2_CLK_Pll_RESET_STOP_TIMER
#define CLK2_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                            0x0
#define CLK2_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                           0x10
#define CLK2_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                              0x00001FFFL
#define CLK2_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                             0x1FFF0000L
//CLK2_CLK_Pll_CNTL_TIMER
#define CLK2_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                                      0x0
#define CLK2_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                                     0x10
#define CLK2_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                        0x00001FFFL
#define CLK2_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                       0x1FFF0000L
//CLK2_CLK_DS_DEGL
#define CLK2_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                                  0x0
#define CLK2_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                                    0x00000007L
//CLK2_CLK_DFS_PCC_CNTL_1
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                            0x0
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                                      0x10
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                                    0x14
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                        0x18
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                              0x00000001L
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                        0x000F0000L
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                                      0x00F00000L
#define CLK2_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                          0x7F000000L
//CLK2_CLK_DFS_PCC_CNTL_2
#define CLK2_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                           0x0
#define CLK2_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                         0x10
#define CLK2_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                             0x0000FFFFL
#define CLK2_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                           0xFFFF0000L
//CLK2_CLK_DFS_PCC_CNTL_3
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                         0x0
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                          0x10
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                          0x14
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                                      0x18
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                           0x0000007FL
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                            0x00010000L
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                            0x00100000L
#define CLK2_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                        0x0F000000L
//CLK2_CLK_DFS_REQ_DET_TIMER
#define CLK2_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                                  0x0
#define CLK2_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                                    0x0000007FL
//CLK2_CLK_DID_CONTROL
#define CLK2_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                           0x0
#define CLK2_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                             0x00000001L
//CLK2_POST_DFS_BYPASS_CONTROL
#define CLK2_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                            0x0
#define CLK2_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                              0x00000001L
//CLK2_CLK0_DFS_CNTL
#define CLK2_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                               0x0
#define CLK2_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                                 0x0000007FL
//CLK2_CLK0_DS_CNTL
#define CLK2_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                              0x0
#define CLK2_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                                0x00000007L
//CLK2_CLK0_ALLOW_DS
#define CLK2_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                              0x0
#define CLK2_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                                0x00000001L
//CLK2_CLK0_DS_HYSTERESIS_ENTRY
#define CLK2_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                                    0x0
#define CLK2_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                                      0x0000FFFFL
//CLK2_CLK0_DS_HYSTERESIS_EXIT
#define CLK2_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                                      0x0
#define CLK2_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                        0x0000FFFFL
//CLK2_CLK0_POSTDFS_DIV_CNTL
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                                0x0
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                              0x4
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                              0x8
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                                0x10
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                                  0x00000007L
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                                0x00000010L
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                                0x00007F00L
#define CLK2_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                                  0x007F0000L
//CLK2_CLK0_POSTDFS_EN
#define CLK2_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                                      0x0
#define CLK2_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                        0x00000001L
//CLK2_CLK0_SLICE_CNTL
#define CLK2_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                                0x0
#define CLK2_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                                      0x4
#define CLK2_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                         0x8
#define CLK2_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                              0xc
#define CLK2_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                        0x10
#define CLK2_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                                  0x00000001L
#define CLK2_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                        0x00000010L
#define CLK2_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                           0x00000700L
#define CLK2_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                                0x00001000L
#define CLK2_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                          0x00010000L
//CLK2_CLK0_BYPASS_CNTL
#define CLK2_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                         0x0
#define CLK2_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                         0x10
#define CLK2_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                           0x00000007L
#define CLK2_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                           0x000F0000L
//CLK2_CLK0_STATUS
#define CLK2_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                          0x0
#define CLK2_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                                 0x1
#define CLK2_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                           0x4
#define CLK2_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                        0x10
#define CLK2_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                         0x11
#define CLK2_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                        0x12
#define CLK2_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                       0x13
#define CLK2_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                         0x14
#define CLK2_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                            0x00000001L
#define CLK2_CLK0_STATUS__SMU_0_STATUS_MASK                                                                   0x00000002L
#define CLK2_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                             0x00000070L
#define CLK2_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                          0x00010000L
#define CLK2_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                           0x00020000L
#define CLK2_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                          0x00040000L
#define CLK2_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                         0x00080000L
#define CLK2_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                           0x07F00000L
//CLK2_DFS_GlobalClkEnDID_CTR
#define CLK2_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                                   0x0
#define CLK2_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                                     0x00000001L
//CLK2_CLK_PLL_PWR_REQ
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                       0x0
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                        0x4
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                                  0x8
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                              0xc
#define CLK2_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                                     0x10
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                         0x00000001L
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                          0x00000010L
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                                    0x00000100L
#define CLK2_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                                0x00001000L
#define CLK2_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                       0x00010000L
//CLK2_CLK_PWR_MGMT_CONTROL
#define CLK2_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                                      0x8
#define CLK2_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                           0x14
#define CLK2_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                        0x15
#define CLK2_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                         0x1c
#define CLK2_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                        0x00000100L
#define CLK2_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                             0x00100000L
#define CLK2_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                          0x00200000L
#define CLK2_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                           0xF0000000L
//CLK2_CLK_DFSBYPASS_CONTROL
#define CLK2_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                                   0x0
#define CLK2_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                                    0x10
#define CLK2_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                                     0x00000001L
#define CLK2_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                                      0x00010000L
//CLK2_CLK_FSM_CONTROL
#define CLK2_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                                     0x0
#define CLK2_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                                  0x1
#define CLK2_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                           0x2
#define CLK2_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                           0x3
#define CLK2_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                                0x4
#define CLK2_CLK_FSM_CONTROL__SlamDid__SHIFT                                                                  0xd
#define CLK2_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                          0xe
#define CLK2_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                       0xf
#define CLK2_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                                     0x10
#define CLK2_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                                   0x11
#define CLK2_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                             0x12
#define CLK2_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                            0x13
#define CLK2_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                              0x14
#define CLK2_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                       0x00000001L
#define CLK2_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                                    0x00000002L
#define CLK2_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                             0x00000004L
#define CLK2_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                             0x00000008L
#define CLK2_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                                  0x00000010L
#define CLK2_CLK_FSM_CONTROL__SlamDid_MASK                                                                    0x00002000L
#define CLK2_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                            0x00004000L
#define CLK2_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                         0x00008000L
#define CLK2_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                       0x00010000L
#define CLK2_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                                     0x00020000L
#define CLK2_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                               0x00040000L
#define CLK2_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                              0x00080000L
#define CLK2_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                                0xFFF00000L
//CLK2_CLK_FSM_MODE
#define CLK2_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                       0x0
#define CLK2_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                            0x1
#define CLK2_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                          0x2
#define CLK2_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                         0x3
#define CLK2_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                           0x4
#define CLK2_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                         0x5
#define CLK2_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                         0x6
#define CLK2_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                                      0x7
#define CLK2_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                        0x8
#define CLK2_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                          0xa
#define CLK2_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                                   0xb
#define CLK2_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                                    0xc
#define CLK2_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                            0x10
#define CLK2_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                              0x14
#define CLK2_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                            0x15
#define CLK2_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                               0x17
#define CLK2_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                          0x19
#define CLK2_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                         0x00000001L
#define CLK2_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                              0x00000002L
#define CLK2_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                            0x00000004L
#define CLK2_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                           0x00000008L
#define CLK2_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                             0x00000010L
#define CLK2_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                           0x00000020L
#define CLK2_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                           0x00000040L
#define CLK2_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                        0x00000080L
#define CLK2_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                          0x00000100L
#define CLK2_CLK_FSM_MODE__FCstate_force_idle_MASK                                                            0x00000400L
#define CLK2_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                                     0x00000800L
#define CLK2_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                                      0x00001000L
#define CLK2_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                              0x00010000L
#define CLK2_CLK_FSM_MODE__MAN_pllout_req_MASK                                                                0x00100000L
#define CLK2_CLK_FSM_MODE__MAN_pllout_state_MASK                                                              0x00600000L
#define CLK2_CLK_FSM_MODE__MAN_pwr_state_MASK                                                                 0x01800000L
#define CLK2_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                            0x02000000L
//CLK2_CLK_FSM_STATUS
#define CLK2_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                             0x0
#define CLK2_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                                 0x4
#define CLK2_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                                 0x8
#define CLK2_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                                 0xc
#define CLK2_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                         0x10
#define CLK2_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                         0x14
#define CLK2_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                           0x18
#define CLK2_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                               0x00000001L
#define CLK2_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                                   0x00000010L
#define CLK2_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                                   0x00000100L
#define CLK2_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                                   0x00001000L
#define CLK2_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                           0x00010000L
#define CLK2_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                           0x00100000L
#define CLK2_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                             0x01000000L
//CLK2_CLK_DID_FSM_STATUS_IDLE
#define CLK2_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                                0x0
#define CLK2_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                                  0x00000001L
//CLK2_CLK_FSM_STATUS_IDLE
#define CLK2_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                                      0x0
#define CLK2_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                          0x10
#define CLK2_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                        0x00000001L
#define CLK2_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                            0x00010000L
//CLK2_CLK_MILESTONE
#define CLK2_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                            0x0
#define CLK2_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                              0xFFFFFFFFL
//CLK2_CLK_MILESTONE_upper
#define CLK2_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                                0x0
#define CLK2_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_WARM_RESET_CNTL
#define CLK2_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                       0x0
#define CLK2_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                                 0x4
#define CLK2_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                                0x10
#define CLK2_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                         0x00000001L
#define CLK2_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                                   0x00000010L
#define CLK2_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                                  0x0FFF0000L
//CLK2_CLK_RESET
#define CLK2_CLK_RESET__WarmReset__SHIFT                                                                      0x0
#define CLK2_CLK_RESET__WarmReset_MASK                                                                        0x00000001L
//CLK2_CLK_MILESTONE_STPCLK
#define CLK2_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                                    0x0
#define CLK2_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                         0x4
#define CLK2_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                       0x8
#define CLK2_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                       0xc
#define CLK2_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                                    0x10
#define CLK2_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                         0x14
#define CLK2_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                                      0x00000001L
#define CLK2_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                           0x00000030L
#define CLK2_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                         0x00000100L
#define CLK2_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                         0x00001000L
#define CLK2_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                                      0x00010000L
#define CLK2_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                           0x07F00000L
//CLK2_CLK_MILESTONE_STPCLK_SP
#define CLK2_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                                  0x0
#define CLK2_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                                    0xFFFFFFFFL
//CLK2_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK2_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                          0x0
#define CLK2_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                            0xFFFFFFFFL
//CLK2_CLK_MILESTONE_STPCLK_STATUS
#define CLK2_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                             0x0
#define CLK2_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                              0x4
#define CLK2_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                               0x00000001L
#define CLK2_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                                0x00000010L
//CLK2_CLK_PLL_DividerReset
#define CLK2_CLK_PLL_DividerReset__DividerReset__SHIFT                                                        0x0
#define CLK2_CLK_PLL_DividerReset__DividerReset_MASK                                                          0x00000001L
//CLK2_CLK_MILESTONE_WARM_RESET
#define CLK2_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                             0x0
#define CLK2_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                               0xFFFFFFFFL
//CLK2_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK2_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                                     0x0
#define CLK2_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                                      0x4
#define CLK2_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                       0x00000001L
#define CLK2_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                        0x00000010L
//CLK2_CLK_MILESTONE_PLLTST
#define CLK2_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                            0x0
#define CLK2_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                              0xFFFFFFFFL
//CLK2_CLK_MILESTONE_PLLTST_VALID
#define CLK2_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                                    0x0
#define CLK2_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                                      0x00000001L
//CLK2_CLK_OBSERVE_MUX
#define CLK2_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                             0x0
#define CLK2_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                             0x8
#define CLK2_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                                  0x10
#define CLK2_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                             0x11
#define CLK2_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                            0x12
#define CLK2_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                              0x13
#define CLK2_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                               0x15
#define CLK2_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                            0x18
#define CLK2_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                            0x1c
#define CLK2_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                               0x0000007FL
#define CLK2_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                               0x00007F00L
#define CLK2_CLK_OBSERVE_MUX__CharzEn_MASK                                                                    0x00010000L
#define CLK2_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                               0x00020000L
#define CLK2_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                              0x00040000L
#define CLK2_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                                0x00180000L
#define CLK2_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                                 0x00200000L
#define CLK2_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                              0x01000000L
#define CLK2_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                              0x10000000L
//CLK2_FCState_config
#define CLK2_FCState_config__FCState_slice_map__SHIFT                                                         0x0
#define CLK2_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                                0xc
#define CLK2_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                                0xd
#define CLK2_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                               0xe
#define CLK2_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                               0xf
#define CLK2_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                                0x10
#define CLK2_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                                  0x11
#define CLK2_FCState_config__fcstate_clear__SHIFT                                                             0x12
#define CLK2_FCState_config__config_fcstate_bypass_divider__SHIFT                                             0x13
#define CLK2_FCState_config__config_fcstate_bypass__SHIFT                                                     0x18
#define CLK2_FCState_config__fcstate_state__SHIFT                                                             0x1b
#define CLK2_FCState_config__FCState_slice_map_MASK                                                           0x00000001L
#define CLK2_FCState_config__allow_fcstate_DS_C1_switch_MASK                                                  0x00001000L
#define CLK2_FCState_config__allow_fcstate_DS_C2_switch_MASK                                                  0x00002000L
#define CLK2_FCState_config__allow_fcstate_mux_switch_C1_MASK                                                 0x00004000L
#define CLK2_FCState_config__allow_fcstate_mux_switch_C2_MASK                                                 0x00008000L
#define CLK2_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                                  0x00010000L
#define CLK2_FCState_config__allow_fcstate_c2_clk_off_MASK                                                    0x00020000L
#define CLK2_FCState_config__fcstate_clear_MASK                                                               0x00040000L
#define CLK2_FCState_config__config_fcstate_bypass_divider_MASK                                               0x00780000L
#define CLK2_FCState_config__config_fcstate_bypass_MASK                                                       0x07000000L
#define CLK2_FCState_config__fcstate_state_MASK                                                               0xF8000000L
//CLK2_FCState_config_2
#define CLK2_FCState_config_2__FCState_dfs_slice_map__SHIFT                                                   0x0
#define CLK2_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                                   0xc
#define CLK2_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                                   0xd
#define CLK2_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                                   0xe
#define CLK2_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                                   0xf
#define CLK2_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                         0x10
#define CLK2_FCState_config_2__override_fcstate_sidebands__SHIFT                                              0x17
#define CLK2_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                              0x18
#define CLK2_FCState_config_2__fcstate_no_req_count__SHIFT                                                    0x1b
#define CLK2_FCState_config_2__FCState_dfs_slice_map_MASK                                                     0x00000001L
#define CLK2_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                                     0x00001000L
#define CLK2_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                                     0x00002000L
#define CLK2_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                                     0x00004000L
#define CLK2_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                                     0x00008000L
#define CLK2_FCState_config_2__FCSTATE_DFS_DID_MASK                                                           0x007F0000L
#define CLK2_FCState_config_2__override_fcstate_sidebands_MASK                                                0x00800000L
#define CLK2_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                                0x07000000L
#define CLK2_FCState_config_2__fcstate_no_req_count_MASK                                                      0xF8000000L
//CLK2_FCState_config_3
#define CLK2_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                         0x0
#define CLK2_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                        0xc
#define CLK2_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                        0x10
#define CLK2_FCState_config_3__FCSTATE_fcw_int_MASK                                                           0x000001FFL
#define CLK2_FCState_config_3__FCSTATE_POST_DIV_MASK                                                          0x0000F000L
#define CLK2_FCState_config_3__FCSTATE_fcw_frac_MASK                                                          0xFFFF0000L
//CLK2_FCState_config_4
#define CLK2_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                               0x0
#define CLK2_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                               0xe
#define CLK2_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                                     0x10
#define CLK2_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                        0x17
#define CLK2_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                                 0x00000001L
#define CLK2_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                                 0x00004000L
#define CLK2_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                       0x007F0000L
#define CLK2_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                          0x00800000L
//CLK2_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK2_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                       0x0
#define CLK2_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                         0xFFFFFFFFL
//CLK2_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK2_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                        0x0
#define CLK2_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                          0xFFFFFFFFL
//CLK2_CLK_SPARE_0
#define CLK2_CLK_SPARE_0__SPARE__SHIFT                                                                        0x0
#define CLK2_CLK_SPARE_0__SPARE_MASK                                                                          0xFFFFFFFFL
//CLK2_CLK_SPARE_1
#define CLK2_CLK_SPARE_1__SPARE__SHIFT                                                                        0x0
#define CLK2_CLK_SPARE_1__SPARE_MASK                                                                          0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_CONFIG_REG
#define CLK2_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                                  0x0
#define CLK2_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                                     0x18
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                                   0x19
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                                 0x1a
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                                  0x1b
#define CLK2_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                                    0x00FFFFFFL
#define CLK2_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                       0x01000000L
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                                     0x02000000L
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                                   0x04000000L
#define CLK2_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                                    0xF8000000L
//CLK2_CLK_TICK_CNT_STATUS
#define CLK2_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                                      0x0
#define CLK2_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                        0x00000007L
//CLK2_CLK0_CURRENT_CNT
#define CLK2_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                           0x0
#define CLK2_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                             0xFFFFFFFFL
//CLK2_CLK1_CURRENT_CNT
#define CLK2_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                           0x0
#define CLK2_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                             0xFFFFFFFFL
//CLK2_CLK2_CURRENT_CNT
#define CLK2_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                           0x0
#define CLK2_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                             0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_0
#define CLK2_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_1
#define CLK2_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_2
#define CLK2_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_3
#define CLK2_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_4
#define CLK2_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_5
#define CLK2_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_6
#define CLK2_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_7
#define CLK2_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_8
#define CLK2_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_9
#define CLK2_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                                0x0
#define CLK2_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                                  0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_10
#define CLK2_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_11
#define CLK2_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_12
#define CLK2_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_13
#define CLK2_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_14
#define CLK2_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_15
#define CLK2_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_16
#define CLK2_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_17
#define CLK2_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_18
#define CLK2_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_19
#define CLK2_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_20
#define CLK2_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_21
#define CLK2_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_22
#define CLK2_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_23
#define CLK2_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_24
#define CLK2_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_25
#define CLK2_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_26
#define CLK2_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_27
#define CLK2_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_28
#define CLK2_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_29
#define CLK2_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_30
#define CLK2_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                                0xFFFFFFFFL
//CLK2_CLK_TICK_CNT_HISTORY_31
#define CLK2_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                              0x0
#define CLK2_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                                0xFFFFFFFFL
//CLK2_CLK_DS_OVERRIDE
#define CLK2_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                             0x0
#define CLK2_CLK_DS_OVERRIDE__DS0_override_MASK                                                               0x00000007L
//CLK2_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                           0x0
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                           0x10
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                             0x0000FFFFL
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                             0xFFFF0000L
//CLK2_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                           0x0
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                           0x10
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                             0x0000FFFFL
#define CLK2_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                             0xFFFF0000L
//CLK2_CLK_SCRATCH
#define CLK2_CLK_SCRATCH__CLK2_CLK_SCRATCH__SHIFT                                                             0x0
#define CLK2_CLK_SCRATCH__CLK2_CLK_SCRATCH_MASK                                                               0xFFFFFFFFL
//CLK2_GFXMUX_SMU
#define CLK2_GFXMUX_SMU__SMU_GFXRLC_SIDEBAND__SHIFT                                                           0x8
#define CLK2_GFXMUX_SMU__use_fll_droop_to_gfx__SHIFT                                                          0x14
#define CLK2_GFXMUX_SMU__SMU_GFXRLC_SIDEBAND_MASK                                                             0x00000100L
#define CLK2_GFXMUX_SMU__use_fll_droop_to_gfx_MASK                                                            0x00100000L


// addressBlock: clk_clk3_0_SmuClkDec
//CLK3_0_CLK3_CLK_PLL_FUSES
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK3_0_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK3_0_CLK3_CLK_PLL_FUSES_2
#define CLK3_0_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK3_0_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK3_0_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK3_0_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK3_0_CLK3_CLK_MISC_FUSES
#define CLK3_0_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK3_0_CLK3_CLK_FUSE_LOCK
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK3_0_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK3_0_CLK3_CLK_FUSES_0
#define CLK3_0_CLK3_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK3_0_CLK3_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK3_0_CLK3_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK3_0_CLK3_CLK_FUSE_CONTROL
#define CLK3_0_CLK3_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK3_0_CLK3_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK3_0_CLK3_SLICE_NUM
#define CLK3_0_CLK3_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK3_0_CLK3_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK3_0_CLK3_ROOTREFCLK_MUX_1
#define CLK3_0_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK3_0_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK3_0_CLK3_CLK_PLL_REFCLK_RATE_Startup
#define CLK3_0_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK3_0_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK3_0_CLK3_CLK_REFCG_REFCLK_CTRL
#define CLK3_0_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK3_0_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK3_0_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK3_0_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK3_0_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK3_0_CLK3_CLK_PLL_REQ
#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK3_0_CLK3_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK3_0_CLK3_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK3_0_CLK3_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK3_0_CLK3_CLK_PLL_SEQ_REQ
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK3_0_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK3_0_CLK3_CLK_PLL_DIRECT_CNTL
#define CLK3_0_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK3_0_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK3_0_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK3_0_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK3_0_CLK3_CLK_PLL_STATUS
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK3_0_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK3_0_CLK3_CLK_PLL_CONTROL
#define CLK3_0_CLK3_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK3_0_CLK3_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK3_0_CLK3_CLK_PLL_TEST
#define CLK3_0_CLK3_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK3_0_CLK3_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK3_0_CLK3_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK3_0_CLK3_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK3_0_CLK3_CLK_PLL_BYPASS
#define CLK3_0_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK3_0_CLK3_spll_fuse1_bin1
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_0_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_0_CLK3_spll_fuse_2_bin1
#define CLK3_0_CLK3_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_0_CLK3_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_0_CLK3_spll_fuse1_bin2
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_0_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_0_CLK3_spll_fuse_2_bin2
#define CLK3_0_CLK3_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_0_CLK3_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_0_CLK3_spll_fuse1_bin3
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_0_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_0_CLK3_spll_fuse_2_bin3
#define CLK3_0_CLK3_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_0_CLK3_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_0_CLK3_spll_fuse1_bin4
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_0_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_0_CLK3_spll_fuse_2_bin4
#define CLK3_0_CLK3_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_0_CLK3_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_0_CLK3_spll_fsm_cntl_1
#define CLK3_0_CLK3_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK3_0_CLK3_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK3_0_CLK3_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK3_0_CLK3_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK3_0_CLK3_spll_fsm_cntl_2
#define CLK3_0_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK3_0_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK3_0_CLK3_spll_fsm_cntl_3
#define CLK3_0_CLK3_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK3_0_CLK3_spll_fsm_cntl_4
#define CLK3_0_CLK3_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK3_0_CLK3_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK3_0_CLK3_spll_field_1
#define CLK3_0_CLK3_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK3_0_CLK3_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK3_0_CLK3_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK3_0_CLK3_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK3_0_CLK3_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK3_0_CLK3_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK3_0_CLK3_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK3_0_CLK3_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK3_0_CLK3_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK3_0_CLK3_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK3_0_CLK3_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK3_0_CLK3_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK3_0_CLK3_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK3_0_CLK3_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK3_0_CLK3_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK3_0_CLK3_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK3_0_CLK3_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK3_0_CLK3_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK3_0_CLK3_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK3_0_CLK3_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK3_0_CLK3_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK3_0_CLK3_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK3_0_CLK3_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK3_0_CLK3_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK3_0_CLK3_spll_field_2
#define CLK3_0_CLK3_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK3_0_CLK3_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK3_0_CLK3_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK3_0_CLK3_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK3_0_CLK3_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK3_0_CLK3_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK3_0_CLK3_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK3_0_CLK3_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK3_0_CLK3_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK3_0_CLK3_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK3_0_CLK3_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK3_0_CLK3_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK3_0_CLK3_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK3_0_CLK3_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK3_0_CLK3_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK3_0_CLK3_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK3_0_CLK3_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK3_0_CLK3_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK3_0_CLK3_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK3_0_CLK3_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK3_0_CLK3_spll_field_3
#define CLK3_0_CLK3_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK3_0_CLK3_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK3_0_CLK3_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK3_0_CLK3_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK3_0_CLK3_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK3_0_CLK3_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK3_0_CLK3_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK3_0_CLK3_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK3_0_CLK3_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK3_0_CLK3_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK3_0_CLK3_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK3_0_CLK3_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK3_0_CLK3_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK3_0_CLK3_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK3_0_CLK3_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK3_0_CLK3_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK3_0_CLK3_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK3_0_CLK3_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK3_0_CLK3_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK3_0_CLK3_spll_field_4
#define CLK3_0_CLK3_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK3_0_CLK3_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK3_0_CLK3_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK3_0_CLK3_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK3_0_CLK3_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK3_0_CLK3_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK3_0_CLK3_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK3_0_CLK3_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK3_0_CLK3_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK3_0_CLK3_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK3_0_CLK3_spll_field_5
#define CLK3_0_CLK3_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK3_0_CLK3_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK3_0_CLK3_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK3_0_CLK3_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK3_0_CLK3_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK3_0_CLK3_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK3_0_CLK3_spll_field_6
#define CLK3_0_CLK3_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK3_0_CLK3_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK3_0_CLK3_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK3_0_CLK3_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK3_0_CLK3_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK3_0_CLK3_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK3_0_CLK3_spll_field_7
#define CLK3_0_CLK3_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK3_0_CLK3_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK3_0_CLK3_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK3_0_CLK3_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK3_0_CLK3_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK3_0_CLK3_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK3_0_CLK3_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK3_0_CLK3_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK3_0_CLK3_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK3_0_CLK3_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK3_0_CLK3_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK3_0_CLK3_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK3_0_CLK3_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK3_0_CLK3_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK3_0_CLK3_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK3_0_CLK3_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK3_0_CLK3_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK3_0_CLK3_spll_field_8
#define CLK3_0_CLK3_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK3_0_CLK3_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK3_0_CLK3_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK3_0_CLK3_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK3_0_CLK3_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK3_0_CLK3_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK3_0_CLK3_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK3_0_CLK3_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK3_0_CLK3_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK3_0_CLK3_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK3_0_CLK3_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK3_0_CLK3_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK3_0_CLK3_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK3_0_CLK3_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK3_0_CLK3_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK3_0_CLK3_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK3_0_CLK3_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK3_0_CLK3_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK3_0_CLK3_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK3_0_CLK3_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK3_0_CLK3_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK3_0_CLK3_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK3_0_CLK3_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK3_0_CLK3_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK3_0_CLK3_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK3_0_CLK3_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK3_0_CLK3_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK3_0_CLK3_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK3_0_CLK3_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK3_0_CLK3_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK3_0_CLK3_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK3_0_CLK3_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK3_0_CLK3_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK3_0_CLK3_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK3_0_CLK3_spll_field_9
#define CLK3_0_CLK3_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK3_0_CLK3_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK3_0_CLK3_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK3_0_CLK3_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK3_0_CLK3_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK3_0_CLK3_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK3_0_CLK3_spll_field_10
#define CLK3_0_CLK3_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK3_0_CLK3_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK3_0_CLK3_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK3_0_CLK3_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK3_0_CLK3_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK3_0_CLK3_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK3_0_CLK3_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK3_0_CLK3_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK3_0_CLK3_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK3_0_CLK3_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK3_0_CLK3_spll_field_11
#define CLK3_0_CLK3_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK3_0_CLK3_spll_field_12
#define CLK3_0_CLK3_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK3_0_CLK3_spll_field_13
#define CLK3_0_CLK3_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK3_0_CLK3_spll_field_14
#define CLK3_0_CLK3_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK3_0_CLK3_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK3_0_CLK3_spll_field_15
#define CLK3_0_CLK3_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK3_0_CLK3_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK3_0_CLK3_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK3_0_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK3_0_CLK3_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK3_0_CLK3_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK3_0_CLK3_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK3_0_CLK3_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK3_0_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK3_0_CLK3_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK3_0_CLK3_spll_fll_ro
#define CLK3_0_CLK3_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK3_0_CLK3_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK3_0_CLK3_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK3_0_CLK3_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK3_0_CLK3_spll_override
#define CLK3_0_CLK3_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK3_0_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK3_0_CLK3_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK3_0_CLK3_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK3_0_CLK3_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK3_0_CLK3_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK3_0_CLK3_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK3_0_CLK3_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK3_0_CLK3_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK3_0_CLK3_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK3_0_CLK3_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK3_0_CLK3_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK3_0_CLK3_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK3_0_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK3_0_CLK3_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK3_0_CLK3_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK3_0_CLK3_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK3_0_CLK3_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK3_0_CLK3_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK3_0_CLK3_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK3_0_CLK3_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK3_0_CLK3_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK3_0_CLK3_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK3_0_CLK3_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK3_0_CLK3_CLK_PLL_DIV_CNTL
#define CLK3_0_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK3_0_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK3_0_CLK3_CLK_PWRON_RESET_TIMER
#define CLK3_0_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK3_0_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK3_0_CLK3_CLK_Pll_LOCK_TIMER
#define CLK3_0_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK3_0_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK3_0_CLK3_CLK_Pll_ACK_TIMER
#define CLK3_0_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK3_0_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK3_0_CLK3_CLK_Pll_SD_ACK_TIMER
#define CLK3_0_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK3_0_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER
#define CLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK3_0_CLK3_CLK_Pll_CNTL_TIMER
#define CLK3_0_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK3_0_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK3_0_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK3_0_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK3_0_CLK3_CLK_DS_DEGL
#define CLK3_0_CLK3_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK3_0_CLK3_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK3_0_CLK3_CLK_DFS_PCC_CNTL_2
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK3_0_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK3_0_CLK3_CLK_DFS_REQ_DET_TIMER
#define CLK3_0_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK3_0_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK3_0_CLK3_CLK_DID_CONTROL
#define CLK3_0_CLK3_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
//CLK3_0_CLK3_POST_DFS_BYPASS_CONTROL
#define CLK3_0_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK3_0_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK3_0_CLK3_CLK0_DFS_CNTL
#define CLK3_0_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK3_0_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK3_0_CLK3_CLK0_DS_CNTL
#define CLK3_0_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK3_0_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK3_0_CLK3_CLK0_ALLOW_DS
#define CLK3_0_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK3_0_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK3_0_CLK3_CLK0_DS_HYSTERESIS_ENTRY
#define CLK3_0_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK3_0_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK3_0_CLK3_CLK0_DS_HYSTERESIS_EXIT
#define CLK3_0_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK3_0_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK3_0_CLK3_CLK0_POSTDFS_EN
#define CLK3_0_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK3_0_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK3_0_CLK3_CLK0_SLICE_CNTL
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK3_0_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK3_0_CLK3_CLK0_BYPASS_CNTL
#define CLK3_0_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK3_0_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK3_0_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK3_0_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK3_0_CLK3_CLK0_STATUS
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK3_0_CLK3_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK3_0_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK3_0_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK3_0_CLK3_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK3_0_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK3_0_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK3_0_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK3_0_CLK3_DFS_GlobalClkEnDID_CTR
#define CLK3_0_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK3_0_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK3_0_CLK3_CLK_PLL_PWR_REQ
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK3_0_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK3_0_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK3_0_CLK3_CLK_DFSBYPASS_CONTROL
#define CLK3_0_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK3_0_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK3_0_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK3_0_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
//CLK3_0_CLK3_CLK_FSM_CONTROL
#define CLK3_0_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK3_0_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK3_0_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK3_0_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK3_0_CLK3_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK3_0_CLK3_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK3_0_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK3_0_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK3_0_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK3_0_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK3_0_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK3_0_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK3_0_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK3_0_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK3_0_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK3_0_CLK3_CLK_FSM_MODE
#define CLK3_0_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK3_0_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK3_0_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK3_0_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK3_0_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK3_0_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK3_0_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK3_0_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK3_0_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK3_0_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK3_0_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK3_0_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK3_0_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK3_0_CLK3_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK3_0_CLK3_CLK_FSM_STATUS
#define CLK3_0_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK3_0_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK3_0_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK3_0_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK3_0_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK3_0_CLK3_CLK_DID_FSM_STATUS_IDLE
#define CLK3_0_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
//CLK3_0_CLK3_CLK_FSM_STATUS_IDLE
#define CLK3_0_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK3_0_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK3_0_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK3_0_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
//CLK3_0_CLK3_CLK_MILESTONE
#define CLK3_0_CLK3_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK3_0_CLK3_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK3_0_CLK3_CLK_MILESTONE_upper
#define CLK3_0_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_WARM_RESET_CNTL
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK3_0_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK3_0_CLK3_CLK_RESET
#define CLK3_0_CLK3_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK3_0_CLK3_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK3_0_CLK3_CLK_MILESTONE_STPCLK
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK3_0_CLK3_CLK_PLL_DividerReset
#define CLK3_0_CLK3_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK3_0_CLK3_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK3_0_CLK3_CLK_MILESTONE_PLLTST
#define CLK3_0_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK3_0_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK3_0_CLK3_CLK_MILESTONE_PLLTST_VALID
#define CLK3_0_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK3_0_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK3_0_CLK3_CLK_OBSERVE_MUX
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK3_0_CLK3_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK3_0_CLK3_FCState_config
#define CLK3_0_CLK3_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK3_0_CLK3_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK3_0_CLK3_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK3_0_CLK3_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK3_0_CLK3_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK3_0_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK3_0_CLK3_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK3_0_CLK3_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK3_0_CLK3_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK3_0_CLK3_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK3_0_CLK3_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK3_0_CLK3_FCState_config__FCState_slice_map_MASK                                                    0x00000001L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK3_0_CLK3_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK3_0_CLK3_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK3_0_CLK3_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK3_0_CLK3_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK3_0_CLK3_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK3_0_CLK3_FCState_config_2
#define CLK3_0_CLK3_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK3_0_CLK3_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK3_0_CLK3_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK3_0_CLK3_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK3_0_CLK3_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK3_0_CLK3_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x00000001L
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK3_0_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK3_0_CLK3_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK3_0_CLK3_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK3_0_CLK3_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK3_0_CLK3_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK3_0_CLK3_FCState_config_3
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK3_0_CLK3_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK3_0_CLK3_FCState_config_4
#define CLK3_0_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK3_0_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK3_0_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK3_0_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK3_0_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x00000001L
#define CLK3_0_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK3_0_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK3_0_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK3_0_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK3_0_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK3_0_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK3_0_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK3_0_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK3_0_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK3_0_CLK3_CLK_SPARE_0
#define CLK3_0_CLK3_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK3_0_CLK3_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_0_CLK3_CLK_SPARE_1
#define CLK3_0_CLK3_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK3_0_CLK3_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK3_0_CLK3_CLK_TICK_CNT_STATUS
#define CLK3_0_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x00000007L
//CLK3_0_CLK3_CLK0_CURRENT_CNT
#define CLK3_0_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_0_CLK3_CLK1_CURRENT_CNT
#define CLK3_0_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_0_CLK3_CLK2_CURRENT_CNT
#define CLK3_0_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_0_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_1
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_2
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_3
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_4
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_5
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_6
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_7
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_8
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_9
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_10
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_11
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_12
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_13
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_14
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_15
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_16
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_17
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_18
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_19
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_20
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_21
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_22
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_23
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_24
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_25
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_26
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_27
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_28
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_29
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_30
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_31
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK3_0_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK3_0_CLK3_CLK_DS_OVERRIDE
#define CLK3_0_CLK3_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK3_0_CLK3_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
//CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK3_0_CLK3_CLK_SCRATCH
#define CLK3_0_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK3_0_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk3_1_SmuClkDec
//CLK3_1_CLK3_CLK_PLL_FUSES
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK3_1_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK3_1_CLK3_CLK_PLL_FUSES_2
#define CLK3_1_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK3_1_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK3_1_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK3_1_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK3_1_CLK3_CLK_MISC_FUSES
#define CLK3_1_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK3_1_CLK3_CLK_FUSE_LOCK
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK3_1_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK3_1_CLK3_CLK_FUSES_0
#define CLK3_1_CLK3_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK3_1_CLK3_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK3_1_CLK3_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK3_1_CLK3_CLK_FUSE_CONTROL
#define CLK3_1_CLK3_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK3_1_CLK3_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK3_1_CLK3_SLICE_NUM
#define CLK3_1_CLK3_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK3_1_CLK3_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK3_1_CLK3_ROOTREFCLK_MUX_1
#define CLK3_1_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK3_1_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK3_1_CLK3_CLK_PLL_REFCLK_RATE_Startup
#define CLK3_1_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK3_1_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK3_1_CLK3_CLK_REFCG_REFCLK_CTRL
#define CLK3_1_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK3_1_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK3_1_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK3_1_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK3_1_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK3_1_CLK3_CLK_PLL_REQ
#define CLK3_1_CLK3_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK3_1_CLK3_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK3_1_CLK3_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK3_1_CLK3_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK3_1_CLK3_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK3_1_CLK3_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK3_1_CLK3_CLK_PLL_SEQ_REQ
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK3_1_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK3_1_CLK3_CLK_PLL_DIRECT_CNTL
#define CLK3_1_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK3_1_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK3_1_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK3_1_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK3_1_CLK3_CLK_PLL_STATUS
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK3_1_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK3_1_CLK3_CLK_PLL_CONTROL
#define CLK3_1_CLK3_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK3_1_CLK3_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK3_1_CLK3_CLK_PLL_TEST
#define CLK3_1_CLK3_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK3_1_CLK3_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK3_1_CLK3_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK3_1_CLK3_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK3_1_CLK3_CLK_PLL_BYPASS
#define CLK3_1_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK3_1_CLK3_spll_fuse1_bin1
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_1_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_1_CLK3_spll_fuse_2_bin1
#define CLK3_1_CLK3_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_1_CLK3_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_1_CLK3_spll_fuse1_bin2
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_1_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_1_CLK3_spll_fuse_2_bin2
#define CLK3_1_CLK3_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_1_CLK3_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_1_CLK3_spll_fuse1_bin3
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_1_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_1_CLK3_spll_fuse_2_bin3
#define CLK3_1_CLK3_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_1_CLK3_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_1_CLK3_spll_fuse1_bin4
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_1_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_1_CLK3_spll_fuse_2_bin4
#define CLK3_1_CLK3_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_1_CLK3_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_1_CLK3_spll_fsm_cntl_1
#define CLK3_1_CLK3_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK3_1_CLK3_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK3_1_CLK3_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK3_1_CLK3_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK3_1_CLK3_spll_fsm_cntl_2
#define CLK3_1_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK3_1_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK3_1_CLK3_spll_fsm_cntl_3
#define CLK3_1_CLK3_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK3_1_CLK3_spll_fsm_cntl_4
#define CLK3_1_CLK3_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK3_1_CLK3_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK3_1_CLK3_spll_field_1
#define CLK3_1_CLK3_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK3_1_CLK3_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK3_1_CLK3_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK3_1_CLK3_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK3_1_CLK3_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK3_1_CLK3_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK3_1_CLK3_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK3_1_CLK3_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK3_1_CLK3_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK3_1_CLK3_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK3_1_CLK3_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK3_1_CLK3_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK3_1_CLK3_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK3_1_CLK3_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK3_1_CLK3_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK3_1_CLK3_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK3_1_CLK3_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK3_1_CLK3_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK3_1_CLK3_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK3_1_CLK3_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK3_1_CLK3_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK3_1_CLK3_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK3_1_CLK3_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK3_1_CLK3_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK3_1_CLK3_spll_field_2
#define CLK3_1_CLK3_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK3_1_CLK3_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK3_1_CLK3_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK3_1_CLK3_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK3_1_CLK3_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK3_1_CLK3_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK3_1_CLK3_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK3_1_CLK3_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK3_1_CLK3_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK3_1_CLK3_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK3_1_CLK3_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK3_1_CLK3_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK3_1_CLK3_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK3_1_CLK3_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK3_1_CLK3_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK3_1_CLK3_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK3_1_CLK3_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK3_1_CLK3_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK3_1_CLK3_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK3_1_CLK3_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK3_1_CLK3_spll_field_3
#define CLK3_1_CLK3_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK3_1_CLK3_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK3_1_CLK3_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK3_1_CLK3_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK3_1_CLK3_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK3_1_CLK3_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK3_1_CLK3_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK3_1_CLK3_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK3_1_CLK3_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK3_1_CLK3_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK3_1_CLK3_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK3_1_CLK3_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK3_1_CLK3_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK3_1_CLK3_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK3_1_CLK3_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK3_1_CLK3_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK3_1_CLK3_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK3_1_CLK3_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK3_1_CLK3_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK3_1_CLK3_spll_field_4
#define CLK3_1_CLK3_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK3_1_CLK3_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK3_1_CLK3_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK3_1_CLK3_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK3_1_CLK3_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK3_1_CLK3_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK3_1_CLK3_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK3_1_CLK3_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK3_1_CLK3_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK3_1_CLK3_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK3_1_CLK3_spll_field_5
#define CLK3_1_CLK3_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK3_1_CLK3_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK3_1_CLK3_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK3_1_CLK3_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK3_1_CLK3_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK3_1_CLK3_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK3_1_CLK3_spll_field_6
#define CLK3_1_CLK3_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK3_1_CLK3_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK3_1_CLK3_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK3_1_CLK3_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK3_1_CLK3_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK3_1_CLK3_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK3_1_CLK3_spll_field_7
#define CLK3_1_CLK3_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK3_1_CLK3_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK3_1_CLK3_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK3_1_CLK3_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK3_1_CLK3_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK3_1_CLK3_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK3_1_CLK3_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK3_1_CLK3_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK3_1_CLK3_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK3_1_CLK3_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK3_1_CLK3_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK3_1_CLK3_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK3_1_CLK3_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK3_1_CLK3_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK3_1_CLK3_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK3_1_CLK3_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK3_1_CLK3_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK3_1_CLK3_spll_field_8
#define CLK3_1_CLK3_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK3_1_CLK3_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK3_1_CLK3_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK3_1_CLK3_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK3_1_CLK3_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK3_1_CLK3_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK3_1_CLK3_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK3_1_CLK3_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK3_1_CLK3_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK3_1_CLK3_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK3_1_CLK3_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK3_1_CLK3_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK3_1_CLK3_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK3_1_CLK3_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK3_1_CLK3_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK3_1_CLK3_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK3_1_CLK3_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK3_1_CLK3_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK3_1_CLK3_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK3_1_CLK3_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK3_1_CLK3_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK3_1_CLK3_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK3_1_CLK3_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK3_1_CLK3_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK3_1_CLK3_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK3_1_CLK3_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK3_1_CLK3_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK3_1_CLK3_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK3_1_CLK3_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK3_1_CLK3_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK3_1_CLK3_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK3_1_CLK3_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK3_1_CLK3_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK3_1_CLK3_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK3_1_CLK3_spll_field_9
#define CLK3_1_CLK3_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK3_1_CLK3_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK3_1_CLK3_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK3_1_CLK3_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK3_1_CLK3_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK3_1_CLK3_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK3_1_CLK3_spll_field_10
#define CLK3_1_CLK3_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK3_1_CLK3_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK3_1_CLK3_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK3_1_CLK3_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK3_1_CLK3_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK3_1_CLK3_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK3_1_CLK3_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK3_1_CLK3_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK3_1_CLK3_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK3_1_CLK3_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK3_1_CLK3_spll_field_11
#define CLK3_1_CLK3_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK3_1_CLK3_spll_field_12
#define CLK3_1_CLK3_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK3_1_CLK3_spll_field_13
#define CLK3_1_CLK3_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK3_1_CLK3_spll_field_14
#define CLK3_1_CLK3_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK3_1_CLK3_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK3_1_CLK3_spll_field_15
#define CLK3_1_CLK3_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK3_1_CLK3_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK3_1_CLK3_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK3_1_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK3_1_CLK3_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK3_1_CLK3_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK3_1_CLK3_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK3_1_CLK3_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK3_1_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK3_1_CLK3_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK3_1_CLK3_spll_fll_ro
#define CLK3_1_CLK3_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK3_1_CLK3_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK3_1_CLK3_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK3_1_CLK3_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK3_1_CLK3_spll_override
#define CLK3_1_CLK3_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK3_1_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK3_1_CLK3_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK3_1_CLK3_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK3_1_CLK3_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK3_1_CLK3_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK3_1_CLK3_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK3_1_CLK3_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK3_1_CLK3_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK3_1_CLK3_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK3_1_CLK3_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK3_1_CLK3_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK3_1_CLK3_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK3_1_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK3_1_CLK3_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK3_1_CLK3_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK3_1_CLK3_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK3_1_CLK3_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK3_1_CLK3_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK3_1_CLK3_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK3_1_CLK3_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK3_1_CLK3_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK3_1_CLK3_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK3_1_CLK3_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK3_1_CLK3_CLK_PLL_DIV_CNTL
#define CLK3_1_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK3_1_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK3_1_CLK3_CLK_PWRON_RESET_TIMER
#define CLK3_1_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK3_1_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK3_1_CLK3_CLK_Pll_LOCK_TIMER
#define CLK3_1_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK3_1_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK3_1_CLK3_CLK_Pll_ACK_TIMER
#define CLK3_1_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK3_1_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK3_1_CLK3_CLK_Pll_SD_ACK_TIMER
#define CLK3_1_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK3_1_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER
#define CLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK3_1_CLK3_CLK_Pll_CNTL_TIMER
#define CLK3_1_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK3_1_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK3_1_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK3_1_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK3_1_CLK3_CLK_DS_DEGL
#define CLK3_1_CLK3_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK3_1_CLK3_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK3_1_CLK3_CLK_DFS_PCC_CNTL_2
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK3_1_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK3_1_CLK3_CLK_DFS_REQ_DET_TIMER
#define CLK3_1_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK3_1_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK3_1_CLK3_CLK_DID_CONTROL
#define CLK3_1_CLK3_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
//CLK3_1_CLK3_POST_DFS_BYPASS_CONTROL
#define CLK3_1_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK3_1_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK3_1_CLK3_CLK0_DFS_CNTL
#define CLK3_1_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK3_1_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK3_1_CLK3_CLK0_DS_CNTL
#define CLK3_1_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK3_1_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK3_1_CLK3_CLK0_ALLOW_DS
#define CLK3_1_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK3_1_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK3_1_CLK3_CLK0_DS_HYSTERESIS_ENTRY
#define CLK3_1_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK3_1_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK3_1_CLK3_CLK0_DS_HYSTERESIS_EXIT
#define CLK3_1_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK3_1_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK3_1_CLK3_CLK0_POSTDFS_EN
#define CLK3_1_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK3_1_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK3_1_CLK3_CLK0_SLICE_CNTL
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK3_1_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK3_1_CLK3_CLK0_BYPASS_CNTL
#define CLK3_1_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK3_1_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK3_1_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK3_1_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK3_1_CLK3_CLK0_STATUS
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK3_1_CLK3_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK3_1_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK3_1_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK3_1_CLK3_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK3_1_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK3_1_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK3_1_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK3_1_CLK3_DFS_GlobalClkEnDID_CTR
#define CLK3_1_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK3_1_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK3_1_CLK3_CLK_PLL_PWR_REQ
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK3_1_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK3_1_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK3_1_CLK3_CLK_DFSBYPASS_CONTROL
#define CLK3_1_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK3_1_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK3_1_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK3_1_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
//CLK3_1_CLK3_CLK_FSM_CONTROL
#define CLK3_1_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK3_1_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK3_1_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK3_1_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK3_1_CLK3_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK3_1_CLK3_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK3_1_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK3_1_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK3_1_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK3_1_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK3_1_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK3_1_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK3_1_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK3_1_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK3_1_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK3_1_CLK3_CLK_FSM_MODE
#define CLK3_1_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK3_1_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK3_1_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK3_1_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK3_1_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK3_1_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK3_1_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK3_1_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK3_1_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK3_1_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK3_1_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK3_1_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK3_1_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK3_1_CLK3_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK3_1_CLK3_CLK_FSM_STATUS
#define CLK3_1_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK3_1_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK3_1_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK3_1_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK3_1_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK3_1_CLK3_CLK_DID_FSM_STATUS_IDLE
#define CLK3_1_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
//CLK3_1_CLK3_CLK_FSM_STATUS_IDLE
#define CLK3_1_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK3_1_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK3_1_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK3_1_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
//CLK3_1_CLK3_CLK_MILESTONE
#define CLK3_1_CLK3_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK3_1_CLK3_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK3_1_CLK3_CLK_MILESTONE_upper
#define CLK3_1_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_WARM_RESET_CNTL
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK3_1_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK3_1_CLK3_CLK_RESET
#define CLK3_1_CLK3_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK3_1_CLK3_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK3_1_CLK3_CLK_MILESTONE_STPCLK
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK3_1_CLK3_CLK_PLL_DividerReset
#define CLK3_1_CLK3_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK3_1_CLK3_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK3_1_CLK3_CLK_MILESTONE_PLLTST
#define CLK3_1_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK3_1_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK3_1_CLK3_CLK_MILESTONE_PLLTST_VALID
#define CLK3_1_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK3_1_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK3_1_CLK3_CLK_OBSERVE_MUX
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK3_1_CLK3_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK3_1_CLK3_FCState_config
#define CLK3_1_CLK3_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK3_1_CLK3_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK3_1_CLK3_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK3_1_CLK3_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK3_1_CLK3_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK3_1_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK3_1_CLK3_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK3_1_CLK3_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK3_1_CLK3_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK3_1_CLK3_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK3_1_CLK3_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK3_1_CLK3_FCState_config__FCState_slice_map_MASK                                                    0x00000001L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK3_1_CLK3_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK3_1_CLK3_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK3_1_CLK3_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK3_1_CLK3_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK3_1_CLK3_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK3_1_CLK3_FCState_config_2
#define CLK3_1_CLK3_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK3_1_CLK3_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK3_1_CLK3_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK3_1_CLK3_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK3_1_CLK3_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK3_1_CLK3_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x00000001L
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK3_1_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK3_1_CLK3_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK3_1_CLK3_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK3_1_CLK3_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK3_1_CLK3_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK3_1_CLK3_FCState_config_3
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK3_1_CLK3_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK3_1_CLK3_FCState_config_4
#define CLK3_1_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK3_1_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK3_1_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK3_1_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK3_1_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x00000001L
#define CLK3_1_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK3_1_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK3_1_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK3_1_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK3_1_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK3_1_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK3_1_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK3_1_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK3_1_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK3_1_CLK3_CLK_SPARE_0
#define CLK3_1_CLK3_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK3_1_CLK3_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_1_CLK3_CLK_SPARE_1
#define CLK3_1_CLK3_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK3_1_CLK3_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK3_1_CLK3_CLK_TICK_CNT_STATUS
#define CLK3_1_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x00000007L
//CLK3_1_CLK3_CLK0_CURRENT_CNT
#define CLK3_1_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_1_CLK3_CLK1_CURRENT_CNT
#define CLK3_1_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_1_CLK3_CLK2_CURRENT_CNT
#define CLK3_1_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_1_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_1
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_2
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_3
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_4
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_5
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_6
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_7
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_8
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_9
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_10
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_11
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_12
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_13
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_14
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_15
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_16
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_17
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_18
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_19
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_20
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_21
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_22
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_23
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_24
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_25
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_26
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_27
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_28
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_29
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_30
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_31
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK3_1_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK3_1_CLK3_CLK_DS_OVERRIDE
#define CLK3_1_CLK3_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK3_1_CLK3_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
//CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK3_1_CLK3_CLK_SCRATCH
#define CLK3_1_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK3_1_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_clk3_2_SmuClkDec
//CLK3_2_CLK3_CLK_PLL_FUSES
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup__SHIFT                                              0x0
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllDidStartup__SHIFT                                                   0x9
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllRladTapSel__SHIFT                                                   0xd
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj__SHIFT                                                 0x12
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl__SHIFT                                                 0x16
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllOpFreqIdStartup_MASK                                                0x000001FFL
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllDidStartup_MASK                                                     0x00001E00L
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllRladTapSel_MASK                                                     0x0003E000L
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllDutyCycleAdj_MASK                                                   0x003C0000L
#define CLK3_2_CLK3_CLK_PLL_FUSES__MainPllMiscFuseCtrl_MASK                                                   0x03C00000L
//CLK3_2_CLK3_CLK_PLL_FUSES_2
#define CLK3_2_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup__SHIFT                                              0x0
#define CLK3_2_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup__SHIFT                                              0x10
#define CLK3_2_CLK3_CLK_PLL_FUSES_2__MainPllFracIdStartup_MASK                                                0x0000FFFFL
#define CLK3_2_CLK3_CLK_PLL_FUSES_2__MainPllFracEnStartup_MASK                                                0x00010000L
//CLK3_2_CLK3_CLK_MISC_FUSES
#define CLK3_2_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK_MISC_FUSES__FUSES_ARE_VALID_MASK                                                      0x00000001L
//CLK3_2_CLK3_CLK_FUSE_LOCK
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES__SHIFT                                              0x0
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES__SHIFT                                                      0x1
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES__SHIFT                                                     0x2
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES__SHIFT                                                     0x3
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES__SHIFT                                          0x4
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES__SHIFT                                                 0x5
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES__SHIFT                                          0x6
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL__SHIFT                                                      0x7
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES__SHIFT                                                      0x8
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_STARTUP_DID_FUSES_MASK                                                0x00000001L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_DCA_FUSES_MASK                                                        0x00000002L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_DIDT_FUSES_MASK                                                       0x00000004L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_MISC_FUSES_MASK                                                       0x00000008L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_PLL_ANALOG_CTRL_FUSES_MASK                                            0x00000010L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_PLL_DUTY_FUSES_MASK                                                   0x00000020L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_SPREAD_SPECTRUM_FUSES_MASK                                            0x00000040L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_FUSE_CNTL_MASK                                                        0x00000080L
#define CLK3_2_CLK3_CLK_FUSE_LOCK__LOCK_VCO_FUSES_MASK                                                        0x00000100L
//CLK3_2_CLK3_CLK_FUSES_0
#define CLK3_2_CLK3_CLK_FUSES_0__StartupCLK0_Did__SHIFT                                                       0x0
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_ADCA__SHIFT                                                             0x7
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DDCA__SHIFT                                                             0xb
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DiDtWait__SHIFT                                                         0xd
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DiDtFloor__SHIFT                                                        0x10
#define CLK3_2_CLK3_CLK_FUSES_0__StartupCLK0_Did_MASK                                                         0x0000007FL
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_ADCA_MASK                                                               0x00000780L
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DDCA_MASK                                                               0x00001800L
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DiDtWait_MASK                                                           0x0000E000L
#define CLK3_2_CLK3_CLK_FUSES_0__CLK0_DiDtFloor_MASK                                                          0x00030000L
//CLK3_2_CLK3_CLK_FUSE_CONTROL
#define CLK3_2_CLK3_CLK_FUSE_CONTROL__LoadAllFuse__SHIFT                                                      0x0
#define CLK3_2_CLK3_CLK_FUSE_CONTROL__LoadAllFuse_MASK                                                        0x00000001L
//CLK3_2_CLK3_SLICE_NUM
#define CLK3_2_CLK3_SLICE_NUM__DFS_SLICE_NUM__SHIFT                                                           0x0
#define CLK3_2_CLK3_SLICE_NUM__DFS_SLICE_NUM_MASK                                                             0x0000000FL
//CLK3_2_CLK3_ROOTREFCLK_MUX_1
#define CLK3_2_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1__SHIFT                                                 0x0
#define CLK3_2_CLK3_ROOTREFCLK_MUX_1__ROOTREFCLK_MUX_1_MASK                                                   0x00000001L
//CLK3_2_CLK3_CLK_PLL_REFCLK_RATE_Startup
#define CLK3_2_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup__SHIFT                              0x0
#define CLK3_2_CLK3_CLK_PLL_REFCLK_RATE_Startup__MainPllRefclkRateStartup_MASK                                0x000000FFL
//CLK3_2_CLK3_CLK_REFCG_REFCLK_CTRL
#define CLK3_2_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel__SHIFT                                        0x0
#define CLK3_2_CLK3_CLK_REFCG_REFCLK_CTRL__REFCG_REFCLK_100_sel_MASK                                          0x00000001L
//CLK3_2_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK
#define CLK3_2_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK__SHIFT                             0x0
#define CLK3_2_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK__ROOTREFCLK_MUX_PCIE_REFCLK_MASK                               0x00000001L
//CLK3_2_CLK3_CLK_PLL_REQ
#define CLK3_2_CLK3_CLK_PLL_REQ__FbMult_int__SHIFT                                                            0x0
#define CLK3_2_CLK3_CLK_PLL_REQ__PllSpineDiv__SHIFT                                                           0xc
#define CLK3_2_CLK3_CLK_PLL_REQ__FbMult_frac__SHIFT                                                           0x10
#define CLK3_2_CLK3_CLK_PLL_REQ__FbMult_int_MASK                                                              0x000001FFL
#define CLK3_2_CLK3_CLK_PLL_REQ__PllSpineDiv_MASK                                                             0x0000F000L
#define CLK3_2_CLK3_CLK_PLL_REQ__FbMult_frac_MASK                                                             0xFFFF0000L
//CLK3_2_CLK3_CLK_PLL_SEQ_REQ
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int__SHIFT                                                     0x0
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv__SHIFT                                                       0xc
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac__SHIFT                                                    0x10
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_int_MASK                                                       0x000001FFL
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqSpineDiv_MASK                                                         0x0000F000L
#define CLK3_2_CLK3_CLK_PLL_SEQ_REQ__SeqFbMult_frac_MASK                                                      0xFFFF0000L
//CLK3_2_CLK3_CLK_PLL_DIRECT_CNTL
#define CLK3_2_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq__SHIFT                                                     0x0
#define CLK3_2_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq__SHIFT                                                   0x4
#define CLK3_2_CLK3_CLK_PLL_DIRECT_CNTL__FbMultReq_MASK                                                       0x00000001L
#define CLK3_2_CLK3_CLK_PLL_DIRECT_CNTL__SpineDivReq_MASK                                                     0x00000010L
//CLK3_2_CLK3_CLK_PLL_STATUS
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack__SHIFT                                             0x4
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack__SHIFT                                            0x8
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_PllReset__SHIFT                                                        0xc
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV__SHIFT                                                   0x18
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog__SHIFT                                                  0x1c
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done__SHIFT                                              0x1e
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_pll_rdy_MASK                                                  0x00000001L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_pllout_ack_MASK                                               0x00000010L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_postdiv_ack_MASK                                              0x00000100L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_PllReset_MASK                                                          0x00001000L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_PLL_SPINE_DIV_MASK                                                     0x0F000000L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_SpineDivAckTog_MASK                                                    0x10000000L
#define CLK3_2_CLK3_CLK_PLL_STATUS__RO_spll_gen_init_done_MASK                                                0x40000000L
//CLK3_2_CLK3_CLK_PLL_CONTROL
#define CLK3_2_CLK3_CLK_PLL_CONTROL__PllReset__SHIFT                                                          0x8
#define CLK3_2_CLK3_CLK_PLL_CONTROL__PllReset_MASK                                                            0x00000100L
//CLK3_2_CLK3_CLK_PLL_TEST
#define CLK3_2_CLK3_CLK_PLL_TEST__PllCharzSel__SHIFT                                                          0x0
#define CLK3_2_CLK3_CLK_PLL_TEST__PllTestEn__SHIFT                                                            0x10
#define CLK3_2_CLK3_CLK_PLL_TEST__PllCharzSel_MASK                                                            0x000003FFL
#define CLK3_2_CLK3_CLK_PLL_TEST__PllTestEn_MASK                                                              0x00030000L
//CLK3_2_CLK3_CLK_PLL_BYPASS
#define CLK3_2_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_PLL_BYPASS__RefClkBypass_VDDOUT_MASK                                                  0x00000001L
//CLK3_2_CLK3_spll_fuse1_bin1
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_2_CLK3_spll_fuse1_bin1__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_2_CLK3_spll_fuse_2_bin1
#define CLK3_2_CLK3_spll_fuse_2_bin1__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_2_CLK3_spll_fuse_2_bin1__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_2_CLK3_spll_fuse1_bin2
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_2_CLK3_spll_fuse1_bin2__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_2_CLK3_spll_fuse_2_bin2
#define CLK3_2_CLK3_spll_fuse_2_bin2__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_2_CLK3_spll_fuse_2_bin2__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_2_CLK3_spll_fuse1_bin3
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_2_CLK3_spll_fuse1_bin3__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_2_CLK3_spll_fuse_2_bin3
#define CLK3_2_CLK3_spll_fuse_2_bin3__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_2_CLK3_spll_fuse_2_bin3__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_2_CLK3_spll_fuse1_bin4
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp__SHIFT                                                0x8
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant__SHIFT                                               0xc
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp__SHIFT                                                0x14
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant__SHIFT                                               0x19
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gp_coarse_exp_MASK                                                  0x00000F00L
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gp_coarse_mant_MASK                                                 0x0000F000L
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gi_coarse_exp_MASK                                                  0x00F00000L
#define CLK3_2_CLK3_spll_fuse1_bin4__spll_gi_coarse_mant_MASK                                                 0x06000000L
//CLK3_2_CLK3_spll_fuse_2_bin4
#define CLK3_2_CLK3_spll_fuse_2_bin4__spll_tdc_resolution__SHIFT                                              0x0
#define CLK3_2_CLK3_spll_fuse_2_bin4__spll_tdc_resolution_MASK                                                0x000000FFL
//CLK3_2_CLK3_spll_fsm_cntl_1
#define CLK3_2_CLK3_spll_fsm_cntl_1__spll_fcw1_int__SHIFT                                                     0x0
#define CLK3_2_CLK3_spll_fsm_cntl_1__spll_fcw1_frac__SHIFT                                                    0x10
#define CLK3_2_CLK3_spll_fsm_cntl_1__spll_fcw1_int_MASK                                                       0x000001FFL
#define CLK3_2_CLK3_spll_fsm_cntl_1__spll_fcw1_frac_MASK                                                      0xFFFF0000L
//CLK3_2_CLK3_spll_fsm_cntl_2
#define CLK3_2_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac__SHIFT                                                0x0
#define CLK3_2_CLK3_spll_fsm_cntl_2__spll_fcw_slew_frac_MASK                                                  0x0000FFFFL
//CLK3_2_CLK3_spll_fsm_cntl_3
#define CLK3_2_CLK3_spll_fsm_cntl_3__spll_fcw_sel__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_fsm_cntl_3__spll_fcw_sel_MASK                                                        0x00000001L
//CLK3_2_CLK3_spll_fsm_cntl_4
#define CLK3_2_CLK3_spll_fsm_cntl_4__spll_baby_step_req__SHIFT                                                0x0
#define CLK3_2_CLK3_spll_fsm_cntl_4__spll_baby_step_req_MASK                                                  0x00000001L
//CLK3_2_CLK3_spll_field_1
#define CLK3_2_CLK3_spll_field_1__spll_alt_nctl__SHIFT                                                        0x0
#define CLK3_2_CLK3_spll_field_1__spll_alt_nctl_en__SHIFT                                                     0x14
#define CLK3_2_CLK3_spll_field_1__spll_bleeder_ac__SHIFT                                                      0x15
#define CLK3_2_CLK3_spll_field_1__spll_bleeder_en__SHIFT                                                      0x16
#define CLK3_2_CLK3_spll_field_1__spll_tdc_cal_en__SHIFT                                                      0x17
#define CLK3_2_CLK3_spll_field_1__spll_tdc_clk_gate_en__SHIFT                                                 0x18
#define CLK3_2_CLK3_spll_field_1__spll_dclk8_sel__SHIFT                                                       0x19
#define CLK3_2_CLK3_spll_field_1__spll_phase_jump_trig__SHIFT                                                 0x1a
#define CLK3_2_CLK3_spll_field_1__spll_bypass_freq_lock__SHIFT                                                0x1b
#define CLK3_2_CLK3_spll_field_1__spll_kdco_incr_cal_dis__SHIFT                                               0x1c
#define CLK3_2_CLK3_spll_field_1__spll_cfg_update_req__SHIFT                                                  0x1d
#define CLK3_2_CLK3_spll_field_1__spll_clk_nctl_sel__SHIFT                                                    0x1e
#define CLK3_2_CLK3_spll_field_1__spll_alt_nctl_MASK                                                          0x000FFFFFL
#define CLK3_2_CLK3_spll_field_1__spll_alt_nctl_en_MASK                                                       0x00100000L
#define CLK3_2_CLK3_spll_field_1__spll_bleeder_ac_MASK                                                        0x00200000L
#define CLK3_2_CLK3_spll_field_1__spll_bleeder_en_MASK                                                        0x00400000L
#define CLK3_2_CLK3_spll_field_1__spll_tdc_cal_en_MASK                                                        0x00800000L
#define CLK3_2_CLK3_spll_field_1__spll_tdc_clk_gate_en_MASK                                                   0x01000000L
#define CLK3_2_CLK3_spll_field_1__spll_dclk8_sel_MASK                                                         0x02000000L
#define CLK3_2_CLK3_spll_field_1__spll_phase_jump_trig_MASK                                                   0x04000000L
#define CLK3_2_CLK3_spll_field_1__spll_bypass_freq_lock_MASK                                                  0x08000000L
#define CLK3_2_CLK3_spll_field_1__spll_kdco_incr_cal_dis_MASK                                                 0x10000000L
#define CLK3_2_CLK3_spll_field_1__spll_cfg_update_req_MASK                                                    0x20000000L
#define CLK3_2_CLK3_spll_field_1__spll_clk_nctl_sel_MASK                                                      0xC0000000L
//CLK3_2_CLK3_spll_field_2
#define CLK3_2_CLK3_spll_field_2__spll_clk_tdc_sel__SHIFT                                                     0x0
#define CLK3_2_CLK3_spll_field_2__spll_fb_slip_dis__SHIFT                                                     0x2
#define CLK3_2_CLK3_spll_field_2__spll_fbdiv_mask_en__SHIFT                                                   0x3
#define CLK3_2_CLK3_spll_field_2__spll_fracn_en__SHIFT                                                        0x4
#define CLK3_2_CLK3_spll_field_2__spll_freq_jump_en__SHIFT                                                    0x5
#define CLK3_2_CLK3_spll_field_2__spll_kdco_cal_dis__SHIFT                                                    0x6
#define CLK3_2_CLK3_spll_field_2__spll_lock_det_dis__SHIFT                                                    0x7
#define CLK3_2_CLK3_spll_field_2__spll_dco_cfg__SHIFT                                                         0x8
#define CLK3_2_CLK3_spll_field_2__spll_dpll_cfg_1__SHIFT                                                      0x10
#define CLK3_2_CLK3_spll_field_2__spll_dpll_cfg_2__SHIFT                                                      0x18
#define CLK3_2_CLK3_spll_field_2__spll_clk_tdc_sel_MASK                                                       0x00000003L
#define CLK3_2_CLK3_spll_field_2__spll_fb_slip_dis_MASK                                                       0x00000004L
#define CLK3_2_CLK3_spll_field_2__spll_fbdiv_mask_en_MASK                                                     0x00000008L
#define CLK3_2_CLK3_spll_field_2__spll_fracn_en_MASK                                                          0x00000010L
#define CLK3_2_CLK3_spll_field_2__spll_freq_jump_en_MASK                                                      0x00000020L
#define CLK3_2_CLK3_spll_field_2__spll_kdco_cal_dis_MASK                                                      0x00000040L
#define CLK3_2_CLK3_spll_field_2__spll_lock_det_dis_MASK                                                      0x00000080L
#define CLK3_2_CLK3_spll_field_2__spll_dco_cfg_MASK                                                           0x0000FF00L
#define CLK3_2_CLK3_spll_field_2__spll_dpll_cfg_1_MASK                                                        0x00FF0000L
#define CLK3_2_CLK3_spll_field_2__spll_dpll_cfg_2_MASK                                                        0xFF000000L
//CLK3_2_CLK3_spll_field_3
#define CLK3_2_CLK3_spll_field_3__spll_kdco_ratio__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_field_3__spll_lock_timer__SHIFT                                                      0x8
#define CLK3_2_CLK3_spll_field_3__spll_pll_bypass__SHIFT                                                      0x16
#define CLK3_2_CLK3_spll_field_3__spll_postdiv_req__SHIFT                                                     0x17
#define CLK3_2_CLK3_spll_field_3__spll_coarse_tdc_dis__SHIFT                                                  0x18
#define CLK3_2_CLK3_spll_field_3__spll_fine_tdc_dis__SHIFT                                                    0x1a
#define CLK3_2_CLK3_spll_field_3__spll_nctl_coarse_step_dis__SHIFT                                            0x1b
#define CLK3_2_CLK3_spll_field_3__spll_nctl_sig_del_dis__SHIFT                                                0x1c
#define CLK3_2_CLK3_spll_field_3__spll_iso_vddout_on_vddin__SHIFT                                             0x1d
#define CLK3_2_CLK3_spll_field_3__spll_meas_win_sel__SHIFT                                                    0x1e
#define CLK3_2_CLK3_spll_field_3__spll_kdco_ratio_MASK                                                        0x000000FFL
#define CLK3_2_CLK3_spll_field_3__spll_lock_timer_MASK                                                        0x003FFF00L
#define CLK3_2_CLK3_spll_field_3__spll_pll_bypass_MASK                                                        0x00400000L
#define CLK3_2_CLK3_spll_field_3__spll_postdiv_req_MASK                                                       0x00800000L
#define CLK3_2_CLK3_spll_field_3__spll_coarse_tdc_dis_MASK                                                    0x01000000L
#define CLK3_2_CLK3_spll_field_3__spll_fine_tdc_dis_MASK                                                      0x04000000L
#define CLK3_2_CLK3_spll_field_3__spll_nctl_coarse_step_dis_MASK                                              0x08000000L
#define CLK3_2_CLK3_spll_field_3__spll_nctl_sig_del_dis_MASK                                                  0x10000000L
#define CLK3_2_CLK3_spll_field_3__spll_iso_vddout_on_vddin_MASK                                               0x20000000L
#define CLK3_2_CLK3_spll_field_3__spll_meas_win_sel_MASK                                                      0xC0000000L
//CLK3_2_CLK3_spll_field_4
#define CLK3_2_CLK3_spll_field_4__spll_fcw0_frac_ovrd__SHIFT                                                  0x0
#define CLK3_2_CLK3_spll_field_4__PllOutSel__SHIFT                                                            0x10
#define CLK3_2_CLK3_spll_field_4__PllPwrDnState__SHIFT                                                        0x14
#define CLK3_2_CLK3_spll_field_4__spll_refclk_div__SHIFT                                                      0x18
#define CLK3_2_CLK3_spll_field_4__spll_nctl_adj_dis__SHIFT                                                    0x1f
#define CLK3_2_CLK3_spll_field_4__spll_fcw0_frac_ovrd_MASK                                                    0x0000FFFFL
#define CLK3_2_CLK3_spll_field_4__PllOutSel_MASK                                                              0x00010000L
#define CLK3_2_CLK3_spll_field_4__PllPwrDnState_MASK                                                          0x00300000L
#define CLK3_2_CLK3_spll_field_4__spll_refclk_div_MASK                                                        0x03000000L
#define CLK3_2_CLK3_spll_field_4__spll_nctl_adj_dis_MASK                                                      0x80000000L
//CLK3_2_CLK3_spll_field_5
#define CLK3_2_CLK3_spll_field_5__spll_fcw0_int_ovrd__SHIFT                                                   0x0
#define CLK3_2_CLK3_spll_field_5__spll_dft_sel__SHIFT                                                         0x19
#define CLK3_2_CLK3_spll_field_5__spll_dft_capture__SHIFT                                                     0x1d
#define CLK3_2_CLK3_spll_field_5__spll_fcw0_int_ovrd_MASK                                                     0x000001FFL
#define CLK3_2_CLK3_spll_field_5__spll_dft_sel_MASK                                                           0x1E000000L
#define CLK3_2_CLK3_spll_field_5__spll_dft_capture_MASK                                                       0x20000000L
//CLK3_2_CLK3_spll_field_6
#define CLK3_2_CLK3_spll_field_6__spll_lock_det_tdc_steps__SHIFT                                              0x10
#define CLK3_2_CLK3_spll_field_6__spll_nctl_coarse_frac_res__SHIFT                                            0x15
#define CLK3_2_CLK3_spll_field_6__spll_nctl_coarse_res__SHIFT                                                 0x17
#define CLK3_2_CLK3_spll_field_6__spll_lock_det_tdc_steps_MASK                                                0x001F0000L
#define CLK3_2_CLK3_spll_field_6__spll_nctl_coarse_frac_res_MASK                                              0x00600000L
#define CLK3_2_CLK3_spll_field_6__spll_nctl_coarse_res_MASK                                                   0x1F800000L
//CLK3_2_CLK3_spll_field_7
#define CLK3_2_CLK3_spll_field_7__spll_phase_offset__SHIFT                                                    0x0
#define CLK3_2_CLK3_spll_field_7__spll_pllout_sel__SHIFT                                                      0x7
#define CLK3_2_CLK3_spll_field_7__spll_pllout_req__SHIFT                                                      0x8
#define CLK3_2_CLK3_spll_field_7__spll_pllout_state__SHIFT                                                    0x9
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_ovrd__SHIFT                                                    0xb
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_pllout_ovrd__SHIFT                                             0xf
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_sync_enable__SHIFT                                             0x13
#define CLK3_2_CLK3_spll_field_7__spll_prbs_en__SHIFT                                                         0x14
#define CLK3_2_CLK3_spll_field_7__spll_pwr_state__SHIFT                                                       0x15
#define CLK3_2_CLK3_spll_field_7__spll_refclk_gate_dis__SHIFT                                                 0x17
#define CLK3_2_CLK3_spll_field_7__spll_refclk_rate__SHIFT                                                     0x18
#define CLK3_2_CLK3_spll_field_7__spll_phase_offset_MASK                                                      0x0000007FL
#define CLK3_2_CLK3_spll_field_7__spll_pllout_sel_MASK                                                        0x00000080L
#define CLK3_2_CLK3_spll_field_7__spll_pllout_req_MASK                                                        0x00000100L
#define CLK3_2_CLK3_spll_field_7__spll_pllout_state_MASK                                                      0x00000600L
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_ovrd_MASK                                                      0x00007800L
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_pllout_ovrd_MASK                                               0x00078000L
#define CLK3_2_CLK3_spll_field_7__spll_postdiv_sync_enable_MASK                                               0x00080000L
#define CLK3_2_CLK3_spll_field_7__spll_prbs_en_MASK                                                           0x00100000L
#define CLK3_2_CLK3_spll_field_7__spll_pwr_state_MASK                                                         0x00600000L
#define CLK3_2_CLK3_spll_field_7__spll_refclk_gate_dis_MASK                                                   0x00800000L
#define CLK3_2_CLK3_spll_field_7__spll_refclk_rate_MASK                                                       0xFF000000L
//CLK3_2_CLK3_spll_field_8
#define CLK3_2_CLK3_spll_field_8__spll_reg_obs_sel__SHIFT                                                     0x0
#define CLK3_2_CLK3_spll_field_8__spll_reg_off_hi__SHIFT                                                      0x2
#define CLK3_2_CLK3_spll_field_8__spll_reg_off_lo__SHIFT                                                      0x3
#define CLK3_2_CLK3_spll_field_8__spll_reg_on_mode__SHIFT                                                     0x4
#define CLK3_2_CLK3_spll_field_8__spll_scale_driver__SHIFT                                                    0x6
#define CLK3_2_CLK3_spll_field_8__spll_pll_en__SHIFT                                                          0x8
#define CLK3_2_CLK3_spll_field_8__spll_sel_bump__SHIFT                                                        0x9
#define CLK3_2_CLK3_spll_field_8__spll_sel_rladder_x__SHIFT                                                   0xa
#define CLK3_2_CLK3_spll_field_8__spll_sig_del_patt_sel__SHIFT                                                0xb
#define CLK3_2_CLK3_spll_field_8__spll_refclk_bypass_vddout__SHIFT                                            0xc
#define CLK3_2_CLK3_spll_field_8__spll_ssc_en__SHIFT                                                          0xd
#define CLK3_2_CLK3_spll_field_8__spll_divider_reset_refclk__SHIFT                                            0xe
#define CLK3_2_CLK3_spll_field_8__spll_clear_sticky_lock__SHIFT                                               0xf
#define CLK3_2_CLK3_spll_field_8__spll_fbclk_track_refclk__SHIFT                                              0x10
#define CLK3_2_CLK3_spll_field_8__spll_digobs_div__SHIFT                                                      0x11
#define CLK3_2_CLK3_spll_field_8__spll_trig_coarse_step__SHIFT                                                0x13
#define CLK3_2_CLK3_spll_field_8__spll_anaobs_sel__SHIFT                                                      0x14
#define CLK3_2_CLK3_spll_field_8__spll_reg_obs_sel_MASK                                                       0x00000003L
#define CLK3_2_CLK3_spll_field_8__spll_reg_off_hi_MASK                                                        0x00000004L
#define CLK3_2_CLK3_spll_field_8__spll_reg_off_lo_MASK                                                        0x00000008L
#define CLK3_2_CLK3_spll_field_8__spll_reg_on_mode_MASK                                                       0x00000030L
#define CLK3_2_CLK3_spll_field_8__spll_scale_driver_MASK                                                      0x000000C0L
#define CLK3_2_CLK3_spll_field_8__spll_pll_en_MASK                                                            0x00000100L
#define CLK3_2_CLK3_spll_field_8__spll_sel_bump_MASK                                                          0x00000200L
#define CLK3_2_CLK3_spll_field_8__spll_sel_rladder_x_MASK                                                     0x00000400L
#define CLK3_2_CLK3_spll_field_8__spll_sig_del_patt_sel_MASK                                                  0x00000800L
#define CLK3_2_CLK3_spll_field_8__spll_refclk_bypass_vddout_MASK                                              0x00001000L
#define CLK3_2_CLK3_spll_field_8__spll_ssc_en_MASK                                                            0x00002000L
#define CLK3_2_CLK3_spll_field_8__spll_divider_reset_refclk_MASK                                              0x00004000L
#define CLK3_2_CLK3_spll_field_8__spll_clear_sticky_lock_MASK                                                 0x00008000L
#define CLK3_2_CLK3_spll_field_8__spll_fbclk_track_refclk_MASK                                                0x00010000L
#define CLK3_2_CLK3_spll_field_8__spll_digobs_div_MASK                                                        0x00060000L
#define CLK3_2_CLK3_spll_field_8__spll_trig_coarse_step_MASK                                                  0x00080000L
#define CLK3_2_CLK3_spll_field_8__spll_anaobs_sel_MASK                                                        0x03F00000L
//CLK3_2_CLK3_spll_field_9
#define CLK3_2_CLK3_spll_field_9__spll_syncbus_his_en__SHIFT                                                  0x0
#define CLK3_2_CLK3_spll_field_9__spll_dpll_cfg_3__SHIFT                                                      0x10
#define CLK3_2_CLK3_spll_field_9__spll_fll_mode__SHIFT                                                        0x1a
#define CLK3_2_CLK3_spll_field_9__spll_syncbus_his_en_MASK                                                    0x00007FFFL
#define CLK3_2_CLK3_spll_field_9__spll_dpll_cfg_3_MASK                                                        0x03FF0000L
#define CLK3_2_CLK3_spll_field_9__spll_fll_mode_MASK                                                          0x04000000L
//CLK3_2_CLK3_spll_field_10
#define CLK3_2_CLK3_spll_field_10__spll_digobs_sel__SHIFT                                                     0x0
#define CLK3_2_CLK3_spll_field_10__spll_digobs_trig_div__SHIFT                                                0x4
#define CLK3_2_CLK3_spll_field_10__spll_digobs_trig_sel__SHIFT                                                0x6
#define CLK3_2_CLK3_spll_field_10__spll_tdc_cal_ctrl__SHIFT                                                   0xa
#define CLK3_2_CLK3_spll_field_10__spll_fcw_denom__SHIFT                                                      0x10
#define CLK3_2_CLK3_spll_field_10__spll_digobs_sel_MASK                                                       0x0000000FL
#define CLK3_2_CLK3_spll_field_10__spll_digobs_trig_div_MASK                                                  0x00000030L
#define CLK3_2_CLK3_spll_field_10__spll_digobs_trig_sel_MASK                                                  0x000003C0L
#define CLK3_2_CLK3_spll_field_10__spll_tdc_cal_ctrl_MASK                                                     0x0000FC00L
#define CLK3_2_CLK3_spll_field_10__spll_fcw_denom_MASK                                                        0xFFFF0000L
//CLK3_2_CLK3_spll_field_11
#define CLK3_2_CLK3_spll_field_11__spll_fll_cfg_1__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_field_11__spll_fll_cfg_1_MASK                                                        0xFFFFFFFFL
//CLK3_2_CLK3_spll_field_12
#define CLK3_2_CLK3_spll_field_12__spll_fll_cfg_2__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_field_12__spll_fll_cfg_2_MASK                                                        0xFFFFFFFFL
//CLK3_2_CLK3_spll_field_13
#define CLK3_2_CLK3_spll_field_13__spll_fll_cfg_3__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_field_13__spll_fll_cfg_3_MASK                                                        0xFFFFFFFFL
//CLK3_2_CLK3_spll_field_14
#define CLK3_2_CLK3_spll_field_14__spll_fll_cfg_4__SHIFT                                                      0x0
#define CLK3_2_CLK3_spll_field_14__spll_fll_cfg_4_MASK                                                        0xFFFFFFFFL
//CLK3_2_CLK3_spll_field_15
#define CLK3_2_CLK3_spll_field_15__spll_force_stretch__SHIFT                                                  0x0
#define CLK3_2_CLK3_spll_field_15__spll_force_stretch_ovrden__SHIFT                                           0x1
#define CLK3_2_CLK3_spll_field_15__spll_pwrok_vddcs__SHIFT                                                    0x4
#define CLK3_2_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden__SHIFT                                             0x5
#define CLK3_2_CLK3_spll_field_15__use_pcc_for_fll__SHIFT                                                     0x6
#define CLK3_2_CLK3_spll_field_15__spll_force_stretch_MASK                                                    0x00000001L
#define CLK3_2_CLK3_spll_field_15__spll_force_stretch_ovrden_MASK                                             0x00000002L
#define CLK3_2_CLK3_spll_field_15__spll_pwrok_vddcs_MASK                                                      0x00000010L
#define CLK3_2_CLK3_spll_field_15__spll_pwrok_vddcs_ovrden_MASK                                               0x00000020L
#define CLK3_2_CLK3_spll_field_15__use_pcc_for_fll_MASK                                                       0x00000040L
//CLK3_2_CLK3_spll_fll_ro
#define CLK3_2_CLK3_spll_fll_ro__RO_gen_cs_spare_out__SHIFT                                                   0x0
#define CLK3_2_CLK3_spll_fll_ro__RO_gen_dec_dout__SHIFT                                                       0x4
#define CLK3_2_CLK3_spll_fll_ro__RO_gen_cs_spare_out_MASK                                                     0x0000000FL
#define CLK3_2_CLK3_spll_fll_ro__RO_gen_dec_dout_MASK                                                         0x00000FF0L
//CLK3_2_CLK3_spll_override
#define CLK3_2_CLK3_spll_override__spll_fcw0_int_ovrden__SHIFT                                                0x0
#define CLK3_2_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden__SHIFT                                    0x2
#define CLK3_2_CLK3_spll_override__spll_cfg_update_req_ovrden__SHIFT                                          0x3
#define CLK3_2_CLK3_spll_override__spll_pllout_req_ovrden__SHIFT                                              0x4
#define CLK3_2_CLK3_spll_override__spll_postdiv_ovrden__SHIFT                                                 0x6
#define CLK3_2_CLK3_spll_override__spll_postdiv_pllout_ovrden__SHIFT                                          0x7
#define CLK3_2_CLK3_spll_override__spll_pll_bypass_ovrden__SHIFT                                              0x8
#define CLK3_2_CLK3_spll_override__spll_pll_en_ovrden__SHIFT                                                  0x9
#define CLK3_2_CLK3_spll_override__spll_postdiv_req_ovrden__SHIFT                                             0xa
#define CLK3_2_CLK3_spll_override__spll_divider_reset_refclk_ovrden__SHIFT                                    0xb
#define CLK3_2_CLK3_spll_override__spll_pllout_state_ovrden__SHIFT                                            0xc
#define CLK3_2_CLK3_spll_override__spll_pwr_state_ovrden__SHIFT                                               0xd
#define CLK3_2_CLK3_spll_override__spll_fcw0_int_ovrden_MASK                                                  0x00000001L
#define CLK3_2_CLK3_spll_override__spll_refclk_bypass_vddout_ovrden_MASK                                      0x00000004L
#define CLK3_2_CLK3_spll_override__spll_cfg_update_req_ovrden_MASK                                            0x00000008L
#define CLK3_2_CLK3_spll_override__spll_pllout_req_ovrden_MASK                                                0x00000010L
#define CLK3_2_CLK3_spll_override__spll_postdiv_ovrden_MASK                                                   0x00000040L
#define CLK3_2_CLK3_spll_override__spll_postdiv_pllout_ovrden_MASK                                            0x00000080L
#define CLK3_2_CLK3_spll_override__spll_pll_bypass_ovrden_MASK                                                0x00000100L
#define CLK3_2_CLK3_spll_override__spll_pll_en_ovrden_MASK                                                    0x00000200L
#define CLK3_2_CLK3_spll_override__spll_postdiv_req_ovrden_MASK                                               0x00000400L
#define CLK3_2_CLK3_spll_override__spll_divider_reset_refclk_ovrden_MASK                                      0x00000800L
#define CLK3_2_CLK3_spll_override__spll_pllout_state_ovrden_MASK                                              0x00001000L
#define CLK3_2_CLK3_spll_override__spll_pwr_state_ovrden_MASK                                                 0x00002000L
//CLK3_2_CLK3_CLK_PLL_DIV_CNTL
#define CLK3_2_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount__SHIFT                                                  0x10
#define CLK3_2_CLK3_CLK_PLL_DIV_CNTL__SpineDelayCount_MASK                                                    0x1FFF0000L
//CLK3_2_CLK3_CLK_PWRON_RESET_TIMER
#define CLK3_2_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER__SHIFT                                      0x10
#define CLK3_2_CLK3_CLK_PWRON_RESET_TIMER__PWRON_LONG_RESET_TIMER_MASK                                        0x1FFF0000L
//CLK3_2_CLK3_CLK_Pll_LOCK_TIMER
#define CLK3_2_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER__SHIFT                                            0x10
#define CLK3_2_CLK3_CLK_Pll_LOCK_TIMER__Pll_LONG_LOCK_TIMER_MASK                                              0x1FFF0000L
//CLK3_2_CLK3_CLK_Pll_ACK_TIMER
#define CLK3_2_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER__SHIFT                                                   0x0
#define CLK3_2_CLK3_CLK_Pll_ACK_TIMER__Pll_ACK_TIMER_MASK                                                     0x00001FFFL
//CLK3_2_CLK3_CLK_Pll_SD_ACK_TIMER
#define CLK3_2_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER__SHIFT                                             0x0
#define CLK3_2_CLK3_CLK_Pll_SD_ACK_TIMER__Pll_SD_ACK_TIMER_MASK                                               0x00001FFFL
//CLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER
#define CLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER__SHIFT                                     0x0
#define CLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER__SHIFT                                    0x10
#define CLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_STOP_TIMER_MASK                                       0x00001FFFL
#define CLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER__Pll_RESET_START_TIMER_MASK                                      0x1FFF0000L
//CLK3_2_CLK3_CLK_Pll_CNTL_TIMER
#define CLK3_2_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT__SHIFT                                               0x0
#define CLK3_2_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT__SHIFT                                              0x10
#define CLK3_2_CLK3_CLK_Pll_CNTL_TIMER__Pll_BYPASS_COUNT_MASK                                                 0x00001FFFL
#define CLK3_2_CLK3_CLK_Pll_CNTL_TIMER__Pll_CDC_DLY_COUNT_MASK                                                0x1FFF0000L
//CLK3_2_CLK3_CLK_DS_DEGL
#define CLK3_2_CLK3_CLK_DS_DEGL__DS_DEGL_SET__SHIFT                                                           0x0
#define CLK3_2_CLK3_CLK_DS_DEGL__DS_DEGL_SET_MASK                                                             0x00000007L
//CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN__SHIFT                                                     0x0
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP__SHIFT                                               0x10
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN__SHIFT                                             0x14
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET__SHIFT                                                 0x18
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAP_EN_MASK                                                       0x00000001L
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_UP_MASK                                                 0x000F0000L
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_STEP_SIZE_DOWN_MASK                                               0x00F00000L
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_1__PCC_MAX_OFFSET_MASK                                                   0x7F000000L
//CLK3_2_CLK3_CLK_DFS_PCC_CNTL_2
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN__SHIFT                                                  0x10
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_UP_MASK                                                      0x0000FFFFL
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_2__PCC_WAIT_DOWN_MASK                                                    0xFFFF0000L
//CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP__SHIFT                                                  0x0
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY__SHIFT                                                   0x10
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE__SHIFT                                                   0x14
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM__SHIFT                                               0x18
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_INIT_STEP_MASK                                                    0x0000007FL
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_POLARITY_MASK                                                     0x00010000L
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_MASK                                                     0x00100000L
#define CLK3_2_CLK3_CLK_DFS_PCC_CNTL_3__PCC_DEBOUNCE_NUM_MASK                                                 0x0F000000L
//CLK3_2_CLK3_CLK_DFS_REQ_DET_TIMER
#define CLK3_2_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER__SHIFT                                           0x0
#define CLK3_2_CLK3_CLK_DFS_REQ_DET_TIMER__DFS_REQ_DET_TIMER_MASK                                             0x0000007FL
//CLK3_2_CLK3_CLK_DID_CONTROL
#define CLK3_2_CLK3_CLK_DID_CONTROL__AllowZeroDID_0__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK_DID_CONTROL__AllowZeroDID_0_MASK                                                      0x00000001L
//CLK3_2_CLK3_POST_DFS_BYPASS_CONTROL
#define CLK3_2_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS__SHIFT                                     0x0
#define CLK3_2_CLK3_POST_DFS_BYPASS_CONTROL__POST_DFS_LOGIC_BYPASS_MASK                                       0x00000001L
//CLK3_2_CLK3_CLK0_DFS_CNTL
#define CLK3_2_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER__SHIFT                                                        0x0
#define CLK3_2_CLK3_CLK0_DFS_CNTL__CLK0_DIVIDER_MASK                                                          0x0000007FL
//CLK3_2_CLK3_CLK0_DS_CNTL
#define CLK3_2_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID__SHIFT                                                       0x0
#define CLK3_2_CLK3_CLK0_DS_CNTL__CLK0_DS_DIV_ID_MASK                                                         0x00000007L
//CLK3_2_CLK3_CLK0_ALLOW_DS
#define CLK3_2_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS__SHIFT                                                       0x0
#define CLK3_2_CLK3_CLK0_ALLOW_DS__CLK0_ALLOW_DS_MASK                                                         0x00000001L
//CLK3_2_CLK3_CLK0_DS_HYSTERESIS_ENTRY
#define CLK3_2_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT__SHIFT                             0x0
#define CLK3_2_CLK3_CLK0_DS_HYSTERESIS_ENTRY__CLK0_DS_HYSTERESIS_ENTRY_CNT_MASK                               0x0000FFFFL
//CLK3_2_CLK3_CLK0_DS_HYSTERESIS_EXIT
#define CLK3_2_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT__SHIFT                               0x0
#define CLK3_2_CLK3_CLK0_DS_HYSTERESIS_EXIT__CLK0_DS_HYSTERESIS_EXIT_CNT_MASK                                 0x0000FFFFL
//CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS__SHIFT                                       0x4
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID__SHIFT                                       0x8
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID__SHIFT                                         0x10
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDFS_DIV_ID_MASK                                           0x00000007L
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_POSTDIV_RAMP_DIS_MASK                                         0x00000010L
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_DOWN_DIV_ID_MASK                                         0x00007F00L
#define CLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL__CLK0_RAMP_UP_DIV_ID_MASK                                           0x007F0000L
//CLK3_2_CLK3_CLK0_POSTDFS_EN
#define CLK3_2_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN__SHIFT                                               0x0
#define CLK3_2_CLK3_CLK0_POSTDFS_EN__CLK0_POSTDFS_DIV_EN_MASK                                                 0x00000001L
//CLK3_2_CLK3_CLK0_SLICE_CNTL
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_STOP__SHIFT                                                         0x0
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE__SHIFT                                               0x4
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode__SHIFT                                                  0x8
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN__SHIFT                                                       0xc
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode__SHIFT                                                 0x10
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_STOP_MASK                                                           0x00000001L
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_SLICE_CLK_GATE_MASK                                                 0x00000010L
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_PMUX_SGMode_MASK                                                    0x00000700L
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_DFS_EN_MASK                                                         0x00001000L
#define CLK3_2_CLK3_CLK0_SLICE_CNTL__CLK0_ds_sync_mode_MASK                                                   0x00010000L
//CLK3_2_CLK3_CLK0_BYPASS_CNTL
#define CLK3_2_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL__SHIFT                                                  0x0
#define CLK3_2_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV__SHIFT                                                  0x10
#define CLK3_2_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_SEL_MASK                                                    0x00000007L
#define CLK3_2_CLK3_CLK0_BYPASS_CNTL__CLK0_BYPASS_DIV_MASK                                                    0x000F0000L
//CLK3_2_CLK3_CLK0_STATUS
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS__SHIFT                                                   0x0
#define CLK3_2_CLK3_CLK0_STATUS__SMU_0_STATUS__SHIFT                                                          0x1
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE__SHIFT                                                    0x4
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE__SHIFT                                                 0x10
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY__SHIFT                                                  0x11
#define CLK3_2_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE__SHIFT                                                 0x12
#define CLK3_2_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE__SHIFT                                                0x13
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID__SHIFT                                                  0x14
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_POSTDIV_STATUS_MASK                                                     0x00000001L
#define CLK3_2_CLK3_CLK0_STATUS__SMU_0_STATUS_MASK                                                            0x00000002L
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_POSTDIV_VALUE_MASK                                                      0x00000070L
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_DFS_DIV_REQ_IDLE_MASK                                                   0x00010000L
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_BYPASS_FSM_BUSY_MASK                                                    0x00020000L
#define CLK3_2_CLK3_CLK0_STATUS__RO_CLK0_BYPASS_ACTIVE_MASK                                                   0x00040000L
#define CLK3_2_CLK3_CLK0_STATUS__RO_CLK0_DFS_STATE_IDLE_MASK                                                  0x00080000L
#define CLK3_2_CLK3_CLK0_STATUS__CLK0_CURRENT_DFS_DID_MASK                                                    0x07F00000L
//CLK3_2_CLK3_DFS_GlobalClkEnDID_CTR
#define CLK3_2_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn__SHIFT                                            0x0
#define CLK3_2_CLK3_DFS_GlobalClkEnDID_CTR__DFS_GlobalClkEn_MASK                                              0x00000001L
//CLK3_2_CLK3_CLK_PLL_PWR_REQ
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ__SHIFT                                                 0x4
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ__SHIFT                                           0x8
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ__SHIFT                                       0xc
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH__SHIFT                                              0x10
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_START_REQ_MASK                                                  0x00000001L
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REQ_MASK                                                   0x00000010L
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_NOCLK_REQ_MASK                                             0x00000100L
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_AUTO_STOP_REFBYPCLK_REQ_MASK                                         0x00001000L
#define CLK3_2_CLK3_CLK_PLL_PWR_REQ__PLL_FORCE_RESET_HIGH_MASK                                                0x00010000L
//CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN__SHIFT                                               0x8
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN__SHIFT                                                    0x14
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK__SHIFT                                                 0x15
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR__SHIFT                                                  0x1c
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__REFCLK_STOP_EN_MASK                                                 0x00000100L
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__DYN_PM_EN_MASK                                                      0x00100000L
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__DIS_DBUS_CLK_MASK                                                   0x00200000L
#define CLK3_2_CLK3_CLK_PWR_MGMT_CONTROL__PM_HYST_THR_MASK                                                    0xF0000000L
//CLK3_2_CLK3_CLK_DFSBYPASS_CONTROL
#define CLK3_2_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0__SHIFT                                            0x0
#define CLK3_2_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0__SHIFT                                             0x10
#define CLK3_2_CLK3_CLK_DFSBYPASS_CONTROL__EnterDFSBypass_0_MASK                                              0x00000001L
#define CLK3_2_CLK3_CLK_DFSBYPASS_CONTROL__ExitDFSBypass_0_MASK                                               0x00010000L
//CLK3_2_CLK3_CLK_FSM_CONTROL
#define CLK3_2_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK__SHIFT                                              0x0
#define CLK3_2_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS__SHIFT                                           0x1
#define CLK3_2_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE__SHIFT                                                    0x2
#define CLK3_2_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR__SHIFT                                                    0x3
#define CLK3_2_CLK3_CLK_FSM_CONTROL__IF_UNLOCK__SHIFT                                                         0x4
#define CLK3_2_CLK3_CLK_FSM_CONTROL__SlamDid__SHIFT                                                           0xd
#define CLK3_2_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS__SHIFT                                                   0xe
#define CLK3_2_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS__SHIFT                                                0xf
#define CLK3_2_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass__SHIFT                                              0x10
#define CLK3_2_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass__SHIFT                                            0x11
#define CLK3_2_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT__SHIFT                                                      0x12
#define CLK3_2_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE__SHIFT                                                     0x13
#define CLK3_2_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT__SHIFT                                                       0x14
#define CLK3_2_CLK3_CLK_FSM_CONTROL__PLL_CNTL_NO_WAIT_ACK_MASK                                                0x00000001L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__WARM_RESET_LEAVE_BYPASS_MASK                                             0x00000002L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__PLL_FORCE_DONE_MASK                                                      0x00000004L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__CLEAR_SP_ERROR_MASK                                                      0x00000008L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__IF_UNLOCK_MASK                                                           0x00000010L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__SlamDid_MASK                                                             0x00002000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__RAMP_TO_DID_DIS_MASK                                                     0x00004000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__RAMP_TO_BYPASS_DIS_MASK                                                  0x00008000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__EnableCLKOffInBypass_MASK                                                0x00010000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__EnableVCO48OffInBypass_MASK                                              0x00020000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__DIS_DID_DIDT_MASK                                                        0x00040000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__MS_TOG_ENABLE_MASK                                                       0x00080000L
#define CLK3_2_CLK3_CLK_FSM_CONTROL__WRM_RST_CNT_MASK                                                         0xFFF00000L
//CLK3_2_CLK3_CLK_FSM_MODE
#define CLK3_2_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE__SHIFT                                                     0x1
#define CLK3_2_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE__SHIFT                                                   0x2
#define CLK3_2_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE__SHIFT                                                  0x3
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET__SHIFT                                                    0x4
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET__SHIFT                                                  0x5
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET__SHIFT                                                  0x6
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET__SHIFT                                               0x7
#define CLK3_2_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET__SHIFT                                                 0x8
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_force_idle__SHIFT                                                   0xa
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry__SHIFT                                            0xb
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit__SHIFT                                             0xc
#define CLK3_2_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS__SHIFT                                                     0x10
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pllout_req__SHIFT                                                       0x14
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pllout_state__SHIFT                                                     0x15
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pwr_state__SHIFT                                                        0x17
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_cfg_update_req__SHIFT                                                   0x19
#define CLK3_2_CLK3_CLK_FSM_MODE__PLL_CNTL_FSM_MAN_MODE_MASK                                                  0x00000001L
#define CLK3_2_CLK3_CLK_FSM_MODE__DID_FSM_MAN_MODE_MASK                                                       0x00000002L
#define CLK3_2_CLK3_CLK_FSM_MODE__AUTOL_FSM_MAN_MODE_MASK                                                     0x00000004L
#define CLK3_2_CLK3_CLK_FSM_MODE__PLL_LOOKUP_MAN_MODE_MASK                                                    0x00000008L
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_DID_FSM_RESET_MASK                                                      0x00000010L
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_EARLY_FSM_RESET_MASK                                                    0x00000020L
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_AUTOL_FSM_RESET_MASK                                                    0x00000040L
#define CLK3_2_CLK3_CLK_FSM_MODE__REG_PLL_CNTL_FSM_RESET_MASK                                                 0x00000080L
#define CLK3_2_CLK3_CLK_FSM_MODE__ALLOW_FSM_WARM_RESET_MASK                                                   0x00000100L
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_force_idle_MASK                                                     0x00000400L
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_entry_MASK                                              0x00000800L
#define CLK3_2_CLK3_CLK_FSM_MODE__FCstate_wait_for_ds_exit_MASK                                               0x00001000L
#define CLK3_2_CLK3_CLK_FSM_MODE__FID_DID_OFST_DIS_MASK                                                       0x00010000L
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pllout_req_MASK                                                         0x00100000L
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pllout_state_MASK                                                       0x00600000L
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_pwr_state_MASK                                                          0x01800000L
#define CLK3_2_CLK3_CLK_FSM_MODE__MAN_cfg_update_req_MASK                                                     0x02000000L
//CLK3_2_CLK3_CLK_FSM_STATUS
#define CLK3_2_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE__SHIFT                                      0x0
#define CLK3_2_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE__SHIFT                                          0x4
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED__SHIFT                                          0x8
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED__SHIFT                                          0xc
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE__SHIFT                                                  0x10
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE__SHIFT                                                  0x14
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE__SHIFT                                                    0x18
#define CLK3_2_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_FULL_SPEED_IDLE_MASK                                        0x00000001L
#define CLK3_2_CLK3_CLK_FSM_STATUS__AUTOLAUCH_FSM_BYPASS_IDLE_MASK                                            0x00000010L
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STARTED_MASK                                            0x00000100L
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_FSM_PLL_STATUS_STOPPED_MASK                                            0x00001000L
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_EARLY_FSM_DONE_MASK                                                    0x00010000L
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_DFS_GAP_ACTIVE_MASK                                                    0x00100000L
#define CLK3_2_CLK3_CLK_FSM_STATUS__RO_DID_FSM_IDLE_MASK                                                      0x01000000L
//CLK3_2_CLK3_CLK_DID_FSM_STATUS_IDLE
#define CLK3_2_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_DID_FSM_STATUS_IDLE__RO_DID_FSM_IDLE_0_MASK                                           0x00000001L
//CLK3_2_CLK3_CLK_FSM_STATUS_IDLE
#define CLK3_2_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0__SHIFT                               0x0
#define CLK3_2_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0__SHIFT                                   0x10
#define CLK3_2_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_FULL_SPEED_IDLE_0_MASK                                 0x00000001L
#define CLK3_2_CLK3_CLK_FSM_STATUS_IDLE__AUTOLAUCH_FSM_BYPASS_IDLE_0_MASK                                     0x00010000L
//CLK3_2_CLK3_CLK_MILESTONE
#define CLK3_2_CLK3_CLK_MILESTONE__MILESTONE_COUNT__SHIFT                                                     0x0
#define CLK3_2_CLK3_CLK_MILESTONE__MILESTONE_COUNT_MASK                                                       0xFFFFFFFFL
//CLK3_2_CLK3_CLK_MILESTONE_upper
#define CLK3_2_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_MILESTONE_upper__MILESTONE_COUNT_upper_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_WARM_RESET_CNTL
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en__SHIFT                                          0x4
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count__SHIFT                                         0x10
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__EnRegWarmReset_MASK                                                  0x00000001L
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__direct_warm_reset_en_MASK                                            0x00000010L
#define CLK3_2_CLK3_CLK_WARM_RESET_CNTL__init_warm_reset_count_MASK                                           0x0FFF0000L
//CLK3_2_CLK3_CLK_RESET
#define CLK3_2_CLK3_CLK_RESET__WarmReset__SHIFT                                                               0x0
#define CLK3_2_CLK3_CLK_RESET__WarmReset_MASK                                                                 0x00000001L
//CLK3_2_CLK3_CLK_MILESTONE_STPCLK
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK__SHIFT                                             0x0
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL__SHIFT                                                  0x4
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn__SHIFT                                                0x8
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine__SHIFT                                                0xc
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn__SHIFT                                             0x10
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopClk__SHIFT                                                  0x14
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__MILESTONE_STPCLK_MASK                                               0x00000001L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__STPCLK_CNTL_MASK                                                    0x00000030L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopPinEn_MASK                                                  0x00000100L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopSpine_MASK                                                  0x00001000L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopDFSGblEn_MASK                                               0x00010000L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK__TestStopClk_MASK                                                    0x07F00000L
//CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT__SHIFT                                           0x0
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP__STPCLK_SETPOINT_MASK                                             0xFFFFFFFFL
//CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_UPR
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT__SHIFT                                   0x0
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_UPR__STPCLK_UPR_SETPOINT_MASK                                     0xFFFFFFFFL
//CLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE__SHIFT                                      0x0
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR__SHIFT                                       0x4
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ACTIVE_MASK                                        0x00000001L
#define CLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS__STPCLK_SP_ERROR_MASK                                         0x00000010L
//CLK3_2_CLK3_CLK_PLL_DividerReset
#define CLK3_2_CLK3_CLK_PLL_DividerReset__DividerReset__SHIFT                                                 0x0
#define CLK3_2_CLK3_CLK_PLL_DividerReset__DividerReset_MASK                                                   0x00000001L
//CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT__SHIFT                                      0x0
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET__WARM_RESET_SETPOINT_MASK                                        0xFFFFFFFFL
//CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE__SHIFT                              0x0
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR__SHIFT                               0x4
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ACTIVE_MASK                                0x00000001L
#define CLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS__WARM_RESET_SP_ERROR_MASK                                 0x00000010L
//CLK3_2_CLK3_CLK_MILESTONE_PLLTST
#define CLK3_2_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE__SHIFT                                     0x0
#define CLK3_2_CLK3_CLK_MILESTONE_PLLTST__MILESTONE_PLLTST_CAPTURE_MASK                                       0xFFFFFFFFL
//CLK3_2_CLK3_CLK_MILESTONE_PLLTST_VALID
#define CLK3_2_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID__SHIFT                             0x0
#define CLK3_2_CLK3_CLK_MILESTONE_PLLTST_VALID__MILESTONE_PLLTST_CAP_VALID_MASK                               0x00000001L
//CLK3_2_CLK3_CLK_OBSERVE_MUX
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel__SHIFT                                                      0x0
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel__SHIFT                                                      0x8
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzEn__SHIFT                                                           0x10
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL__SHIFT                                                      0x11
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN__SHIFT                                                     0x12
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv__SHIFT                                                       0x13
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntEn__SHIFT                                                        0x15
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntClear__SHIFT                                                     0x18
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntStart__SHIFT                                                     0x1c
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxHSel_MASK                                                        0x0000007FL
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxLSel_MASK                                                        0x00007F00L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzEn_MASK                                                             0x00010000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxInvL_MASK                                                        0x00020000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__PLL_SAMPLE_EN_MASK                                                       0x00040000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzMuxdiv_MASK                                                         0x00180000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntEn_MASK                                                          0x00200000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntClear_MASK                                                       0x01000000L
#define CLK3_2_CLK3_CLK_OBSERVE_MUX__CharzCntStart_MASK                                                       0x10000000L
//CLK3_2_CLK3_FCState_config
#define CLK3_2_CLK3_FCState_config__FCState_slice_map__SHIFT                                                  0x0
#define CLK3_2_CLK3_FCState_config__allow_fcstate_DS_C1_switch__SHIFT                                         0xc
#define CLK3_2_CLK3_FCState_config__allow_fcstate_DS_C2_switch__SHIFT                                         0xd
#define CLK3_2_CLK3_FCState_config__allow_fcstate_mux_switch_C1__SHIFT                                        0xe
#define CLK3_2_CLK3_FCState_config__allow_fcstate_mux_switch_C2__SHIFT                                        0xf
#define CLK3_2_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn__SHIFT                                         0x10
#define CLK3_2_CLK3_FCState_config__allow_fcstate_c2_clk_off__SHIFT                                           0x11
#define CLK3_2_CLK3_FCState_config__fcstate_clear__SHIFT                                                      0x12
#define CLK3_2_CLK3_FCState_config__config_fcstate_bypass_divider__SHIFT                                      0x13
#define CLK3_2_CLK3_FCState_config__config_fcstate_bypass__SHIFT                                              0x18
#define CLK3_2_CLK3_FCState_config__fcstate_state__SHIFT                                                      0x1b
#define CLK3_2_CLK3_FCState_config__FCState_slice_map_MASK                                                    0x00000001L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_DS_C1_switch_MASK                                           0x00001000L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_DS_C2_switch_MASK                                           0x00002000L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_mux_switch_C1_MASK                                          0x00004000L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_mux_switch_C2_MASK                                          0x00008000L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_c2_pll_pwrdn_MASK                                           0x00010000L
#define CLK3_2_CLK3_FCState_config__allow_fcstate_c2_clk_off_MASK                                             0x00020000L
#define CLK3_2_CLK3_FCState_config__fcstate_clear_MASK                                                        0x00040000L
#define CLK3_2_CLK3_FCState_config__config_fcstate_bypass_divider_MASK                                        0x00780000L
#define CLK3_2_CLK3_FCState_config__config_fcstate_bypass_MASK                                                0x07000000L
#define CLK3_2_CLK3_FCState_config__fcstate_state_MASK                                                        0xF8000000L
//CLK3_2_CLK3_FCState_config_2
#define CLK3_2_CLK3_FCState_config_2__FCState_dfs_slice_map__SHIFT                                            0x0
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1__SHIFT                            0xc
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2__SHIFT                            0xd
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1__SHIFT                            0xe
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2__SHIFT                            0xf
#define CLK3_2_CLK3_FCState_config_2__FCSTATE_DFS_DID__SHIFT                                                  0x10
#define CLK3_2_CLK3_FCState_config_2__override_fcstate_sidebands__SHIFT                                       0x17
#define CLK3_2_CLK3_FCState_config_2__override_DF_CLK_FcstateSel__SHIFT                                       0x18
#define CLK3_2_CLK3_FCState_config_2__fcstate_no_req_count__SHIFT                                             0x1b
#define CLK3_2_CLK3_FCState_config_2__FCState_dfs_slice_map_MASK                                              0x00000001L
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C1_MASK                              0x00001000L
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_pll_frequency_update_C2_MASK                              0x00002000L
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C1_MASK                              0x00004000L
#define CLK3_2_CLK3_FCState_config_2__allow_fcstate_dfs_frequency_update_C2_MASK                              0x00008000L
#define CLK3_2_CLK3_FCState_config_2__FCSTATE_DFS_DID_MASK                                                    0x007F0000L
#define CLK3_2_CLK3_FCState_config_2__override_fcstate_sidebands_MASK                                         0x00800000L
#define CLK3_2_CLK3_FCState_config_2__override_DF_CLK_FcstateSel_MASK                                         0x07000000L
#define CLK3_2_CLK3_FCState_config_2__fcstate_no_req_count_MASK                                               0xF8000000L
//CLK3_2_CLK3_FCState_config_3
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_fcw_int__SHIFT                                                  0x0
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_POST_DIV__SHIFT                                                 0xc
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_fcw_frac__SHIFT                                                 0x10
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_fcw_int_MASK                                                    0x000001FFL
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_POST_DIV_MASK                                                   0x0000F000L
#define CLK3_2_CLK3_FCState_config_3__FCSTATE_fcw_frac_MASK                                                   0xFFFF0000L
//CLK3_2_CLK3_FCState_config_4
#define CLK3_2_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map__SHIFT                                        0x0
#define CLK3_2_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1__SHIFT                        0xe
#define CLK3_2_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID__SHIFT                                              0x10
#define CLK3_2_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll__SHIFT                                 0x17
#define CLK3_2_CLK3_FCState_config_4__FCState_2nd_dfs_slice_map_MASK                                          0x00000001L
#define CLK3_2_CLK3_FCState_config_4__allow_fcstate_dfs_frequency_2nd_update_C1_MASK                          0x00004000L
#define CLK3_2_CLK3_FCState_config_4__FCSTATE_DFS_2nd_DID_MASK                                                0x007F0000L
#define CLK3_2_CLK3_FCState_config_4__allow_fcstate_exit_skip_pll_poll_MASK                                   0x00800000L
//CLK3_2_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT
#define CLK3_2_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt__SHIFT                                                0x0
#define CLK3_2_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT__CharzCnt_MASK                                                  0xFFFFFFFFL
//CLK3_2_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT
#define CLK3_2_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt__SHIFT                                                 0x0
#define CLK3_2_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT__RefCnt_MASK                                                   0xFFFFFFFFL
//CLK3_2_CLK3_CLK_SPARE_0
#define CLK3_2_CLK3_CLK_SPARE_0__SPARE__SHIFT                                                                 0x0
#define CLK3_2_CLK3_CLK_SPARE_0__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_2_CLK3_CLK_SPARE_1
#define CLK3_2_CLK3_CLK_SPARE_1__SPARE__SHIFT                                                                 0x0
#define CLK3_2_CLK3_CLK_SPARE_1__SPARE_MASK                                                                   0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD__SHIFT                                           0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE__SHIFT                                              0x18
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE__SHIFT                                            0x19
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET__SHIFT                                          0x1a
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL__SHIFT                                           0x1b
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_THRESHOLD_MASK                                             0x00FFFFFFL
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__TIMER_ENABLE_MASK                                                0x01000000L
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_ENABLE_MASK                                              0x02000000L
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_SP_RESET_MASK                                            0x04000000L
#define CLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG__HISTORY_CLK_SEL_MASK                                             0xF8000000L
//CLK3_2_CLK3_CLK_TICK_CNT_STATUS
#define CLK3_2_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS__SHIFT                                               0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_STATUS__DEAD_CNT_STATUS_MASK                                                 0x00000007L
//CLK3_2_CLK3_CLK0_CURRENT_CNT
#define CLK3_2_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK0_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_2_CLK3_CLK1_CURRENT_CNT
#define CLK3_2_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK1_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_2_CLK3_CLK2_CURRENT_CNT
#define CLK3_2_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT__SHIFT                                                    0x0
#define CLK3_2_CLK3_CLK2_CURRENT_CNT__CURRENT_COUNT_MASK                                                      0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_0__reg_bank_history_0_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_1
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_1__reg_bank_history_1_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_2
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_2__reg_bank_history_2_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_3
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_3__reg_bank_history_3_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_4
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_4__reg_bank_history_4_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_5
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_5__reg_bank_history_5_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_6
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_6__reg_bank_history_6_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_7
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_7__reg_bank_history_7_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_8
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_8__reg_bank_history_8_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_9
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9__SHIFT                                         0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_9__reg_bank_history_9_MASK                                           0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_10
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_10__reg_bank_history_10_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_11
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_11__reg_bank_history_11_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_12
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_12__reg_bank_history_12_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_13
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_13__reg_bank_history_13_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_14
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_14__reg_bank_history_14_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_15
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_15__reg_bank_history_15_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_16
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_16__reg_bank_history_16_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_17
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_17__reg_bank_history_17_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_18
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_18__reg_bank_history_18_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_19
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_19__reg_bank_history_19_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_20
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_20__reg_bank_history_20_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_21
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_21__reg_bank_history_21_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_22
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_22__reg_bank_history_22_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_23
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_23__reg_bank_history_23_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_24
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_24__reg_bank_history_24_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_25
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_25__reg_bank_history_25_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_26
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_26__reg_bank_history_26_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_27
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_27__reg_bank_history_27_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_28
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_28__reg_bank_history_28_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_29
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_29__reg_bank_history_29_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_30
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_30__reg_bank_history_30_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_31
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31__SHIFT                                       0x0
#define CLK3_2_CLK3_CLK_TICK_CNT_HISTORY_31__reg_bank_history_31_MASK                                         0xFFFFFFFFL
//CLK3_2_CLK3_CLK_DS_OVERRIDE
#define CLK3_2_CLK3_CLK_DS_OVERRIDE__DS0_override__SHIFT                                                      0x0
#define CLK3_2_CLK3_CLK_DS_OVERRIDE__DS0_override_MASK                                                        0x00000007L
//CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel__SHIFT                                    0x0
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel__SHIFT                                    0x10
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit0_sel_MASK                                      0x0000FFFFL
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1__dbus_bp_async_bit1_sel_MASK                                      0xFFFF0000L
//CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel__SHIFT                                    0x0
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel__SHIFT                                    0x10
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit2_sel_MASK                                      0x0000FFFFL
#define CLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2__dbus_bp_async_bit3_sel_MASK                                      0xFFFF0000L
//CLK3_2_CLK3_CLK_SCRATCH
#define CLK3_2_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH__SHIFT                                                      0x0
#define CLK3_2_CLK3_CLK_SCRATCH__CLK3_CLK_SCRATCH_MASK                                                        0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmiopubClkaDec
//RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA0_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA0_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA0_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmioextClkaDec
//RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmiosecClkaDec
//RSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA0_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA0_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA0_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA0_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA0_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA0_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmiopubClkaDec
//RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA1_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA1_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA1_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmioextClkaDec
//RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmiosecClkaDec
//RSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA1_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA1_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA1_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA1_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA1_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA1_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmiopubClkaDec
//RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA2_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA2_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA2_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmioextClkaDec
//RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmiosecClkaDec
//RSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA2_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA2_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA2_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA2_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA2_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA2_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmiopubClkaDec
//RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA3_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA3_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA3_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA3_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA3_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA3_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA3_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA3_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA3_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA3_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA3_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA3_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA3_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA3_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA3_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmioextClkaDec
//RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmiosecClkaDec
//RSMU_CLKA3_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA3_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA3_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA3_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA3_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA3_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA3_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA3_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA3_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA3_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA3_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA3_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA3_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA3_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA3_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA3_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA3_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA3_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA3_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA3_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA3_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA3_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA3_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA3_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA3_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA3_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA3_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA3_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmiopubClkbDec
//RSMU_MEM_POWER_CTRL_CLKB
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_FUSE_RM_FUSES__SHIFT                                                   0x0
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                            0xc
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                                          0x1a
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                                          0x1b
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                           0x1c
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                           0x1d
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_LIVMIN_DIS_SRAM__SHIFT                                                 0x1e
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_FUSE_RM_FUSES_MASK                                                     0x00000FFFL
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                              0x03FFF000L
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                            0x04000000L
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                            0x08000000L
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                             0x10000000L
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                             0x20000000L
#define RSMU_MEM_POWER_CTRL_CLKB__RSMU_LIVMIN_DIS_SRAM_MASK                                                   0x40000000L
//RSMU_STRAP_CONTROL_CLKB
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_READY__SHIFT                                                   0x0
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_VALID__SHIFT                                                   0x1
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_RELOAD__SHIFT                                                  0x2
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_READY__SHIFT                                                        0x3
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_VALID__SHIFT                                                        0x4
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_RELOAD__SHIFT                                                       0x5
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PIN_RELOAD__SHIFT                                                       0x6
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_READY__SHIFT                                                   0x7
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_VALID__SHIFT                                                   0x8
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                              0x9
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                              0xa
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                              0xb
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                              0xc
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                              0xd
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                              0xe
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                              0xf
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                              0x10
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                                          0x11
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                                          0x12
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                                          0x13
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                                          0x14
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_READY_MASK                                                     0x00000001L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_VALID_MASK                                                     0x00000002L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_RELOAD_MASK                                                    0x00000004L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_READY_MASK                                                          0x00000008L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_VALID_MASK                                                          0x00000010L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_RELOAD_MASK                                                         0x00000020L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_PIN_RELOAD_MASK                                                         0x00000040L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_READY_MASK                                                     0x00000080L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_VALID_MASK                                                     0x00000100L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP0_MASK                                                0x00000200L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP1_MASK                                                0x00000400L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP2_MASK                                                0x00000800L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP3_MASK                                                0x00001000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP0_MASK                                                0x00002000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP1_MASK                                                0x00004000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP2_MASK                                                0x00008000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP3_MASK                                                0x00010000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                            0x00020000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                            0x00040000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                            0x00080000L
#define RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                            0x00100000L
//RSMU_MMIOPUB_SCRATCH_REG_0_CLKB
#define RSMU_MMIOPUB_SCRATCH_REG_0_CLKB__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                                    0x0
#define RSMU_MMIOPUB_SCRATCH_REG_0_CLKB__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                                      0xFFFFFFFFL
//RSMU_VF_ENABLE_CLKB
#define RSMU_VF_ENABLE_CLKB__RSMU_VF_ENABLE__SHIFT                                                            0x0
#define RSMU_VF_ENABLE_CLKB__RSMU_VF_ENABLE_MASK                                                              0x00000001L
//RSMU_MGCG_CONTROL_CLKB
#define RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                           0x0
#define RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                                          0x1
#define RSMU_MGCG_CONTROL_CLKB__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                            0x2
#define RSMU_MGCG_CONTROL_CLKB__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                                         0x3
#define RSMU_MGCG_CONTROL_CLKB__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                                         0x4
#define RSMU_MGCG_CONTROL_CLKB__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                                        0x5
#define RSMU_MGCG_CONTROL_CLKB__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                           0x6
#define RSMU_MGCG_CONTROL_CLKB__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                                        0x7
#define RSMU_MGCG_CONTROL_CLKB__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                               0x8
#define RSMU_MGCG_CONTROL_CLKB__RSMU_IH_MGCG_OVERRIDE__SHIFT                                                  0x9
#define RSMU_MGCG_CONTROL_CLKB__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                                 0xa
#define RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                             0x00000001L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                            0x00000002L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                              0x00000004L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                           0x00000008L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                           0x00000010L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                                          0x00000020L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                             0x00000040L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                                          0x00000080L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                                 0x00000100L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_IH_MGCG_OVERRIDE_MASK                                                    0x00000200L
#define RSMU_MGCG_CONTROL_CLKB__RSMU_SEM_MGCG_OVERRIDE_MASK                                                   0x00000400L
//RSMU_SEC_AXI_MASTER_ENABLE_CLKB
#define RSMU_SEC_AXI_MASTER_ENABLE_CLKB__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                                    0x0
#define RSMU_SEC_AXI_MASTER_ENABLE_CLKB__RSMU_SEC_AXI_MASTER_ENABLE_MASK                                      0x00000001L
//RSMU_AXI_MASTER_QOS_CNTL_CLKB
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                                       0x0
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                                      0x1
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                                  0x5
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                                 0x6
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                                  0xa
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                                 0xb
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_MODE_MASK                                         0x00000001L
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_VALUE_MASK                                        0x0000001EL
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                                    0x00000020L
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                                   0x000003C0L
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                                    0x00000400L
#define RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                                   0x00007800L
//RSMU_MASTER_ERROR_COUNTER_CLKB
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_SLVERR_COUNTER__SHIFT                                        0x0
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_DECERR_COUNTER__SHIFT                                        0x8
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_SLVERR_COUNTER__SHIFT                                     0x10
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_DECERR_COUNTER__SHIFT                                     0x18
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_SLVERR_COUNTER_MASK                                          0x000000FFL
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_DECERR_COUNTER_MASK                                          0x0000FF00L
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_SLVERR_COUNTER_MASK                                       0x00FF0000L
#define RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_DECERR_COUNTER_MASK                                       0xFF000000L
//RSMU_SLAVE_TIMEOUT_VALUE_CLKB
#define RSMU_SLAVE_TIMEOUT_VALUE_CLKB__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                                        0x0
#define RSMU_SLAVE_TIMEOUT_VALUE_CLKB__RSMU_SLAVE_TIMEOUT_VALUE_MASK                                          0xFFFFFFFFL
//RSMU_RESET_TIMEOUT_CONTROL_CLKB
#define RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                                     0x0
#define RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                                0x1
#define RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                                       0x00000001L
#define RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                                  0x000001FEL
//RSMU_SLAVE_ERROR_COUNTER_CLKB
#define RSMU_SLAVE_ERROR_COUNTER_CLKB__RSMU_SLAVE_ERROR_COUNTER__SHIFT                                        0x0
#define RSMU_SLAVE_ERROR_COUNTER_CLKB__RSMU_SLAVE_ERROR_COUNTER_MASK                                          0x000000FFL
//RSMU_DBG_MUX_CONTROL_CLKB
#define RSMU_DBG_MUX_CONTROL_CLKB__RSMU_DBG_MUX_SELECT__SHIFT                                                 0x0
#define RSMU_DBG_MUX_CONTROL_CLKB__RSMU_DBG_SIGNATURE__SHIFT                                                  0x18
#define RSMU_DBG_MUX_CONTROL_CLKB__RSMU_DBG_MUX_SELECT_MASK                                                   0x000000FFL
#define RSMU_DBG_MUX_CONTROL_CLKB__RSMU_DBG_SIGNATURE_MASK                                                    0xFF000000L
//RSMU_RESIDENCY_COUNTER_CNTL_CLKB
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                                 0x0
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_START__SHIFT                                 0x1
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                                0x2
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_RESET_MASK                                   0x00000001L
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_START_MASK                                   0x00000002L
#define RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_SELECT_MASK                                  0x0000003CL
//RSMU_RESIDENCY_COUNTER_CLKB
#define RSMU_RESIDENCY_COUNTER_CLKB__RSMU_RESIDENCY_COUNTER__SHIFT                                            0x0
#define RSMU_RESIDENCY_COUNTER_CLKB__RSMU_RESIDENCY_COUNTER_MASK                                              0xFFFFFFFFL
//RSMU_RESIDENCY_REF_COUNTER_CLKB
#define RSMU_RESIDENCY_REF_COUNTER_CLKB__RSMU_RESIDENCY_REF_COUNTER__SHIFT                                    0x0
#define RSMU_RESIDENCY_REF_COUNTER_CLKB__RSMU_RESIDENCY_REF_COUNTER_MASK                                      0xFFFFFFFFL
//RSMU_MSMU_FETCH_FUSE_CLKB
#define RSMU_MSMU_FETCH_FUSE_CLKB__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                                      0x0
#define RSMU_MSMU_FETCH_FUSE_CLKB__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                                      0x2
#define RSMU_MSMU_FETCH_FUSE_CLKB__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                                        0x00000003L
#define RSMU_MSMU_FETCH_FUSE_CLKB__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                                        0x00003FFCL


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmioextClkbDec
//RSMU_TIMEOUT_ERROR_LOG_REG_CLKB
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                                       0x0
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                                0x14
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OP__SHIFT                                         0x1e
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                                0x1f
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_ADDR_MASK                                         0x000FFFFFL
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                                  0x3FF00000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OP_MASK                                           0x40000000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                                  0x80000000L
//RSMU_IP_MASTER_STATUS_CLKB
#define RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_REQ_PENDING__SHIFT                                         0x0
#define RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_RESP_PENDING__SHIFT                                        0x1
#define RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_REQ_PENDING_MASK                                           0x00000001L
#define RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_RESP_PENDING_MASK                                          0x00000002L
//RSMU_MMIOEXT_SCRATCH_REG_0_CLKB
#define RSMU_MMIOEXT_SCRATCH_REG_0_CLKB__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                                    0x0
#define RSMU_MMIOEXT_SCRATCH_REG_0_CLKB__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                                      0xFFFFFFFFL
//RSMU_MMIOEXT_SCRATCH_REG_1_CLKB
#define RSMU_MMIOEXT_SCRATCH_REG_1_CLKB__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                                    0x0
#define RSMU_MMIOEXT_SCRATCH_REG_1_CLKB__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                                      0xFFFFFFFFL


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmiosecClkbDec
//RSMU_AEB_LOCK_0_CLKB
#define RSMU_AEB_LOCK_0_CLKB__RSMU_AEB_LOCK_0__SHIFT                                                          0x3
#define RSMU_AEB_LOCK_0_CLKB__RSMU_AEB_LOCK_0_MASK                                                            0xFFFFFFF8L
//RSMU_AEB_LOCK_1_CLKB
#define RSMU_AEB_LOCK_1_CLKB__RSMU_AEB_LOCK_1__SHIFT                                                          0x0
#define RSMU_AEB_LOCK_1_CLKB__RSMU_AEB_LOCK_1_MASK                                                            0xFFFFFFFFL
//RSMU_AEB_OVERRIDE_0_CLKB
#define RSMU_AEB_OVERRIDE_0_CLKB__RSMU_AEB_OVERRIDE_0__SHIFT                                                  0x3
#define RSMU_AEB_OVERRIDE_0_CLKB__RSMU_AEB_OVERRIDE_0_MASK                                                    0xFFFFFFF8L
//RSMU_AEB_OVERRIDE_1_CLKB
#define RSMU_AEB_OVERRIDE_1_CLKB__RSMU_AEB_OVERRIDE_1__SHIFT                                                  0x0
#define RSMU_AEB_OVERRIDE_1_CLKB__RSMU_AEB_OVERRIDE_1_MASK                                                    0xFFFFFFFFL
//RSMU_SEC_INTR_ENABLE_CLKB
#define RSMU_SEC_INTR_ENABLE_CLKB__RSMU_SEC_INTR_ENABLE__SHIFT                                                0x0
#define RSMU_SEC_INTR_ENABLE_CLKB__RSMU_SEC_INTR_ENABLE_MASK                                                  0x0000FFFFL
//RSMU_SEC_INTR_TARGET_ADDR_CLKB
#define RSMU_SEC_INTR_TARGET_ADDR_CLKB__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                                      0x0
#define RSMU_SEC_INTR_TARGET_ADDR_CLKB__RSMU_SEC_INTR_TARGET_ADDR_MASK                                        0xFFFFFFFFL
//RSMU_SEC_INTR_CONFIG_CLKB
#define RSMU_SEC_INTR_CONFIG_CLKB__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                             0x0
#define RSMU_SEC_INTR_CONFIG_CLKB__RSMU_SEC_INTR_CONFIG_VC_MASK                                               0x00000003L
//RSMU_SEC_INTR_STATUS_CLKB
#define RSMU_SEC_INTR_STATUS_CLKB__RSMU_SEC_INTR_STATUS__SHIFT                                                0x0
#define RSMU_SEC_INTR_STATUS_CLKB__RSMU_SEC_INTR_STATUS_MASK                                                  0x0000FFFFL
//RSMU_SEC_INTR_PENDING_CLKB
#define RSMU_SEC_INTR_PENDING_CLKB__RSMU_SEC_INTR_PENDING__SHIFT                                              0x0
#define RSMU_SEC_INTR_PENDING_CLKB__RSMU_SEC_INTR_PENDING_MASK                                                0x0000FFFFL
//RSMU_SEC_INTR_TYPE_CLKB
#define RSMU_SEC_INTR_TYPE_CLKB__RSMU_SEC_INTR_TYPE__SHIFT                                                    0x0
#define RSMU_SEC_INTR_TYPE_CLKB__RSMU_SEC_INTR_TYPE_MASK                                                      0x0000FFFFL
//RSMU_SEC_INTR_INTERCEPT_CLKB
#define RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_OVERRIDE__SHIFT                                           0x0
#define RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_VALUE__SHIFT                                              0x10
#define RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_OVERRIDE_MASK                                             0x0000FFFFL
#define RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_VALUE_MASK                                                0xFFFF0000L
//RSMU_SEC_INTR_CLEAR_CLKB
#define RSMU_SEC_INTR_CLEAR_CLKB__RSMU_SEC_INTR_CLEAR__SHIFT                                                  0x0
#define RSMU_SEC_INTR_CLEAR_CLKB__RSMU_SEC_INTR_CLEAR_MASK                                                    0x0000FFFFL
//RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                              0x0
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                                0x00FFFFFFL
//RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT                        0x0
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK                          0x00FFFFFFL
//RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                           0x0
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                           0x1
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                           0x2
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                           0xa
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SECURITY_GASKET_LOCK__SHIFT                                   0x12
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                                0x13
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_PGFSM_ACCESS_LOCK__SHIFT                                      0x14
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SW_STRAPRX_LOCK__SHIFT                                        0x15
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                             0x00000001L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                             0x00000002L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                             0x000003FCL
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                             0x0003FC00L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SECURITY_GASKET_LOCK_MASK                                     0x00040000L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                                  0x00080000L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_PGFSM_ACCESS_LOCK_MASK                                        0x00100000L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SW_STRAPRX_LOCK_MASK                                          0x00200000L
//RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT          0x0
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK            0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT          0x0
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK            0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT              0x0
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT                0x8
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT                0xa
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK                0x000000FFL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK                  0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK                  0x00000400L
//RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT          0x0
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK            0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT          0x0
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK            0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT              0x0
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT                0x8
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT                0xa
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK                0x000000FFL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK                  0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK                  0x00000400L
//RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT           0x0
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT           0x3
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT        0x6
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT        0x7
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK             0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK             0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK          0x00000040L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK          0x00000080L
//RSMU_SEC_START_ADDR_GROUP_0_CLKB
#define RSMU_SEC_START_ADDR_GROUP_0_CLKB__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                                  0x0
#define RSMU_SEC_START_ADDR_GROUP_0_CLKB__RSMU_SEC_START_ADDR_GROUP_0_MASK                                    0xFFFFFFFFL
//RSMU_SEC_END_ADDR_GROUP_0_CLKB
#define RSMU_SEC_END_ADDR_GROUP_0_CLKB__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                                      0x0
#define RSMU_SEC_END_ADDR_GROUP_0_CLKB__RSMU_SEC_END_ADDR_GROUP_0_MASK                                        0xFFFFFFFFL
//RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT                      0x0
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK                        0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT                      0x0
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK                        0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT                          0x0
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                            0x8
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                            0xa
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                            0x000000FFL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                              0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                              0x00000400L
//RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT                      0x0
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK                        0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT                      0x0
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK                        0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT                          0x0
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                            0x8
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                            0xa
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                            0x000000FFL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                              0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                              0x00000400L
//RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT                       0x0
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT                       0x3
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT                    0x6
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT                    0x7
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK                         0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK                         0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK                      0x00000040L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK                      0x00000080L
//RSMU_SEC_START_ADDR_GROUP_1_CLKB
#define RSMU_SEC_START_ADDR_GROUP_1_CLKB__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                                  0x0
#define RSMU_SEC_START_ADDR_GROUP_1_CLKB__RSMU_SEC_START_ADDR_GROUP_1_MASK                                    0xFFFFFFFFL
//RSMU_SEC_END_ADDR_GROUP_1_CLKB
#define RSMU_SEC_END_ADDR_GROUP_1_CLKB__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                                      0x0
#define RSMU_SEC_END_ADDR_GROUP_1_CLKB__RSMU_SEC_END_ADDR_GROUP_1_MASK                                        0xFFFFFFFFL
//RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKB
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT                      0x0
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK                        0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKB
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT                      0x0
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK                        0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT                          0x0
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                            0x8
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                            0xa
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                            0x000000FFL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                              0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                              0x00000400L
//RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKB
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT                      0x0
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK                        0x000FFFFFL
//RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKB
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT                      0x0
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK                        0x0003FFFFL
//RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT                          0x0
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                            0x8
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                            0xa
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                            0x000000FFL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                              0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                              0x00000400L
//RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT                       0x0
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT                       0x3
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT                    0x6
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT                    0x7
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK                         0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK                         0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK                      0x00000040L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK                      0x00000080L
//RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB
#define RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                            0x0
#define RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT                      0x18
#define RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                              0x00FFFFFFL
#define RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK                        0x01000000L
//RSMU_SEC_SLAVE_RANGE_ENABLE_CLKB
#define RSMU_SEC_SLAVE_RANGE_ENABLE_CLKB__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                                  0x0
#define RSMU_SEC_SLAVE_RANGE_ENABLE_CLKB__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                                    0xFFFFFFFFL
//RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB
#define RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                                0x0
#define RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                           0x10
#define RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                                  0x0000FFFFL
#define RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                             0xFFFF0000L
//RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB
#define RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                              0x0
#define RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT                        0x14
#define RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                                0x000FFFFFL
#define RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK                          0xFFF00000L
//RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                                     0x0
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                                  0x1
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                                   0x7
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                            0xa
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                                 0x14
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                                     0x1e
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                            0x1f
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_VF_MASK                                       0x00000001L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                                    0x0000007EL
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                                     0x00000380L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                              0x000FFC00L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                                   0x07F00000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OP_MASK                                       0x40000000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                              0x80000000L
//RSMU_MMIOSEC_SCRATCH_REG_0_CLKB
#define RSMU_MMIOSEC_SCRATCH_REG_0_CLKB__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                                    0x0
#define RSMU_MMIOSEC_SCRATCH_REG_0_CLKB__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                                      0xFFFFFFFFL
//RSMU_AEB_VALUE_0_CLKB
#define RSMU_AEB_VALUE_0_CLKB__RSMU_AEB_VALUE_0__SHIFT                                                        0x0
#define RSMU_AEB_VALUE_0_CLKB__RSMU_AEB_VALUE_0_MASK                                                          0xFFFFFFFFL
//RSMU_AEB_VALUE_1_CLKB
#define RSMU_AEB_VALUE_1_CLKB__RSMU_AEB_VALUE_1__SHIFT                                                        0x0
#define RSMU_AEB_VALUE_1_CLKB__RSMU_AEB_VALUE_1_MASK                                                          0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmiopubClkaDec
//RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA4_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA4_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA4_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA4_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA4_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA4_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA4_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA4_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA4_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA4_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA4_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA4_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA4_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA4_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA4_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmioextClkaDec
//RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmiosecClkaDec
//RSMU_CLKA4_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA4_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA4_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA4_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA4_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA4_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA4_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA4_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA4_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA4_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA4_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA4_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA4_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA4_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA4_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA4_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA4_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA4_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA4_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA4_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA4_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA4_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA4_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA4_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA4_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA4_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA4_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA4_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmiopubClkaDec
//RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA5_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA5_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA5_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA5_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA5_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA5_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA5_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA5_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA5_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA5_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA5_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA5_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA5_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA5_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA5_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmioextClkaDec
//RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmiosecClkaDec
//RSMU_CLKA5_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA5_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA5_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA5_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA5_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA5_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA5_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA5_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA5_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA5_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA5_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA5_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA5_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA5_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA5_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA5_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA5_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA5_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA5_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA5_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA5_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA5_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA5_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA5_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA5_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA5_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA5_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA5_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmiopubClkaDec
//RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT                                        0x0
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES__SHIFT                                 0xc
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT                               0x1a
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT                               0x1b
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT                                0x1c
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT                                0x1d
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM__SHIFT                                      0x1e
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES_MASK                                          0x00000FFFL
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_CUSTOM_RM_FUSES_MASK                                   0x03FFF000L
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK                                 0x04000000L
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK                                 0x08000000L
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1_MASK                                  0x10000000L
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2_MASK                                  0x20000000L
#define RSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA__RSMU_LIVMIN_DIS_SRAM_MASK                                        0x40000000L
//RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT                                        0x0
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT                                        0x1
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT                                       0x2
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT                                             0x3
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT                                             0x4
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT                                            0x5
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT                                            0x6
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT                                        0x7
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT                                        0x8
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT                                   0x9
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT                                   0xa
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT                                   0xb
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT                                   0xc
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT                                   0xd
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT                                   0xe
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT                                   0xf
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT                                   0x10
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT                               0x11
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT                               0x12
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT                               0x13
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT                               0x14
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY_MASK                                          0x00000001L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID_MASK                                          0x00000002L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD_MASK                                         0x00000004L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY_MASK                                               0x00000008L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID_MASK                                               0x00000010L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD_MASK                                              0x00000020L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD_MASK                                              0x00000040L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY_MASK                                          0x00000080L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID_MASK                                          0x00000100L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0_MASK                                     0x00000200L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1_MASK                                     0x00000400L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2_MASK                                     0x00000800L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3_MASK                                     0x00001000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0_MASK                                     0x00002000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1_MASK                                     0x00004000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2_MASK                                     0x00008000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3_MASK                                     0x00010000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK                                 0x00020000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK                                 0x00040000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK                                 0x00080000L
#define RSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK                                 0x00100000L
//RSMU_CLKA6_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define RSMU_CLKA6_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA6_RSMU_VF_ENABLE_CLKA
#define RSMU_CLKA6_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT                                                 0x0
#define RSMU_CLKA6_RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE_MASK                                                   0x00000001L
//RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT                               0x1
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT                                 0x2
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT                              0x3
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT                              0x4
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT                             0x5
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT                                0x6
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT                             0x7
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT                                    0x8
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT                                       0x9
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT                                      0xa
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK                                  0x00000001L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK                                 0x00000002L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK                                   0x00000004L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK                                0x00000008L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK                                0x00000010L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK                               0x00000020L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK                                  0x00000040L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK                               0x00000080L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE_MASK                                      0x00000100L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE_MASK                                         0x00000200L
#define RSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE_MASK                                        0x00000400L
//RSMU_CLKA6_RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define RSMU_CLKA6_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE_MASK                           0x00000001L
//RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT                            0x0
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT                           0x1
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT                       0x5
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT                      0x6
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT                       0xa
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT                      0xb
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE_MASK                              0x00000001L
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE_MASK                             0x0000001EL
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK                         0x00000020L
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK                        0x000003C0L
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK                         0x00000400L
#define RSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK                        0x00007800L
//RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT                             0x8
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT                          0x10
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT                          0x18
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER_MASK                               0x000000FFL
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER_MASK                               0x0000FF00L
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER_MASK                            0x00FF0000L
#define RSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER_MASK                            0xFF000000L
//RSMU_CLKA6_RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define RSMU_CLKA6_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT                             0x0
#define RSMU_CLKA6_RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE_MASK                               0xFFFFFFFFL
//RSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define RSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT                          0x0
#define RSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT                     0x1
#define RSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE_MASK                            0x00000001L
#define RSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK                       0x000001FEL
//RSMU_CLKA6_RSMU_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA6_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT                             0x0
#define RSMU_CLKA6_RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER_MASK                               0x000000FFL
//RSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA
#define RSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT                                      0x0
#define RSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE__SHIFT                                       0x18
#define RSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT_MASK                                        0x000000FFL
#define RSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_SIGNATURE_MASK                                         0xFF000000L
//RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT                      0x0
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT                      0x1
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT                     0x2
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET_MASK                        0x00000001L
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START_MASK                        0x00000002L
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT_MASK                       0x0000003CL
//RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CLKA
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT                                 0x0
#define RSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER_MASK                                   0xFFFFFFFFL
//RSMU_CLKA6_RSMU_RESIDENCY_REF_COUNTER_CLKA
#define RSMU_CLKA6_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER_MASK                           0xFFFFFFFFL
//RSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA
#define RSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET__SHIFT                           0x0
#define RSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET__SHIFT                           0x2
#define RSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_UPPER_256KB_H_OFFSET_MASK                             0x00000003L
#define RSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA__RSMU_FUSE_APERTURE_ID_H_OFFSET_MASK                             0x00003FFCL


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmioextClkaDec
//RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT                            0x0
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT                     0x14
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT                              0x1e
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT                     0x1f
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR_MASK                              0x000FFFFFL
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID_MASK                       0x3FF00000L
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP_MASK                                0x40000000L
#define RSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK                       0x80000000L
//RSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA
#define RSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT                              0x0
#define RSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT                             0x1
#define RSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING_MASK                                0x00000001L
#define RSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING_MASK                               0x00000002L
//RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA
#define RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA__RSMU_MMIOEXT_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA
#define RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA__RSMU_MMIOEXT_SCRATCH_REG_1_MASK                           0xFFFFFFFFL


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmiosecClkaDec
//RSMU_CLKA6_RSMU_AEB_LOCK_0_CLKA
#define RSMU_CLKA6_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT                                               0x3
#define RSMU_CLKA6_RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0_MASK                                                 0xFFFFFFF8L
//RSMU_CLKA6_RSMU_AEB_LOCK_1_CLKA
#define RSMU_CLKA6_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT                                               0x0
#define RSMU_CLKA6_RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1_MASK                                                 0xFFFFFFFFL
//RSMU_CLKA6_RSMU_AEB_OVERRIDE_0_CLKA
#define RSMU_CLKA6_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT                                       0x3
#define RSMU_CLKA6_RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0_MASK                                         0xFFFFFFF8L
//RSMU_CLKA6_RSMU_AEB_OVERRIDE_1_CLKA
#define RSMU_CLKA6_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT                                       0x0
#define RSMU_CLKA6_RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1_MASK                                         0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_ENABLE_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT                                     0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE_MASK                                       0x0000FFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT                           0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR_MASK                             0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_CONFIG_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT                                  0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC_MASK                                    0x00000003L
//RSMU_CLKA6_RSMU_SEC_INTR_STATUS_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT                                     0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS_MASK                                       0x0000FFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_PENDING_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT                                   0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING_MASK                                     0x0000FFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_TYPE_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT                                         0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE_MASK                                           0x0000FFFFL
//RSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT                                0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT                                   0x10
#define RSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE_MASK                                  0x0000FFFFL
#define RSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE_MASK                                     0xFFFF0000L
//RSMU_CLKA6_RSMU_SEC_INTR_CLEAR_CLKA
#define RSMU_CLKA6_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT                                       0x0
#define RSMU_CLKA6_RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR_MASK                                         0x0000FFFFL
//RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT                   0x0
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK                     0x00FFFFFFL
//RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT             0x0
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK               0x00FFFFFFL
//RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT                0x0
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT                0x1
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT                0x2
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT                0xa
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK__SHIFT                        0x12
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK__SHIFT                     0x13
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK__SHIFT                           0x14
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK__SHIFT                             0x15
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK                  0x00000001L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK                  0x00000002L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2_MASK                  0x000003FCL
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2_MASK                  0x0003FC00L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SECURITY_GASKET_LOCK_MASK                          0x00040000L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SOFT_RESETB_ACCESS_LOCK_MASK                       0x00080000L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_PGFSM_ACCESS_LOCK_MASK                             0x00100000L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SW_STRAPRX_LOCK_MASK                               0x00200000L
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK  0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK  0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT   0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT     0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT     0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK     0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK       0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK       0x00000400L
//RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x0
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x3
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT  0x6
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT  0x7
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000007L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000038L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK  0x00000040L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK  0x00000080L
//RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT                       0x0
#define RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0_MASK                         0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT                           0x0
#define RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0_MASK                             0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT               0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK             0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK             0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT               0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT                 0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT                 0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK                 0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK                   0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK                   0x00000400L
//RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT            0x0
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT            0x3
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT         0x6
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT         0x7
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK              0x00000007L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK              0x00000038L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK           0x00000040L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK           0x00000080L
//RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1__SHIFT                       0x0
#define RSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_1_CLKA__RSMU_SEC_START_ADDR_GROUP_1_MASK                         0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1__SHIFT                           0x0
#define RSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_1_CLKA__RSMU_SEC_END_ADDR_GROUP_1_MASK                             0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT               0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK             0x000FFFFFL
//RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT           0x0
#define RSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK             0x0003FFFFL
//RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT               0x0
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT                 0x8
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT                 0xa
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK                 0x000000FFL
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK                   0x00000300L
#define RSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK                   0x00000400L
//RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT            0x0
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT            0x3
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT         0x6
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT         0x7
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK              0x00000007L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK              0x00000038L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK           0x00000040L
#define RSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK           0x00000080L
//RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT                 0x0
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT           0x18
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_IP_MASK                   0x00FFFFFFL
#define RSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE_MASK             0x01000000L
//RSMU_CLKA6_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define RSMU_CLKA6_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT                       0x0
#define RSMU_CLKA6_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE_MASK                         0xFFFFFFFFL
//RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT                     0x0
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT                0x10
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK                       0x0000FFFFL
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK                  0xFFFF0000L
//RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT                   0x0
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT             0x14
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR_MASK                     0x000FFFFFL
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK               0xFFF00000L
//RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF__SHIFT                          0x0
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID__SHIFT                       0x1
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL__SHIFT                        0x7
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT                 0xa
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID__SHIFT                      0x14
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT                          0x1e
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT                 0x1f
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_MASK                            0x00000001L
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_VF_ID_MASK                         0x0000007EL
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_TLVL_MASK                          0x00000380L
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK                   0x000FFC00L
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_UNITID_MASK                        0x07F00000L
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP_MASK                            0x40000000L
#define RSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK                   0x80000000L
//RSMU_CLKA6_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define RSMU_CLKA6_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT                         0x0
#define RSMU_CLKA6_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0_MASK                           0xFFFFFFFFL
//RSMU_CLKA6_RSMU_AEB_VALUE_0_CLKA
#define RSMU_CLKA6_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0__SHIFT                                             0x0
#define RSMU_CLKA6_RSMU_AEB_VALUE_0_CLKA__RSMU_AEB_VALUE_0_MASK                                               0xFFFFFFFFL
//RSMU_CLKA6_RSMU_AEB_VALUE_1_CLKA
#define RSMU_CLKA6_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1__SHIFT                                             0x0
#define RSMU_CLKA6_RSMU_AEB_VALUE_1_CLKA__RSMU_AEB_VALUE_1_MASK                                               0xFFFFFFFFL

#endif
