/*
 * stm32f446xx.h
 *
 *  Created on: Nov 25, 2025
 *      Author: My PC
 */

#ifndef STM32F446XX_H_
#define STM32F446XX_H_

/*
 * GPIO Base address (AHB1 BUS)
 */
#define GPIOA_BASEADDR	0x40020000
#define GPIOB_BASEADDR	0x40020400
#define GPIOC_BASEADDR	0x40020800
#define GPIOD_BASEADDR	0x40020C00
#define GPIOE_BASEADDR	0x40021000
#define GPIOF_BASEADDR	0x40021400
#define GPIOG_BASEADDR	0x40021800
#define GPIOH_BASEADDR	0x40021C00

typedef struct
{
volatile uint32_t MODER;   // GPIO port mode register              (0x00)
volatile uint32_t OTYPER;  // GPIO port output type register       (0x04)
volatile uint32_t OSPEEDR; // GPIO port output speed register      (0x08)
volatile uint32_t PUPDR;   // GPIO port pull-up/pull-down register (0x0C)
volatile uint32_t IDR;     // GPIO port input data register        (0x10)
volatile uint32_t ODR;     // GPIO port output data register       (0x14)
volatile uint32_t BSRR;    // GPIO port bit set/reset register     (0x18)
volatile uint32_t LCKR;    // GPIO port configuration lock register(0x1C)
volatile uint32_t AFRL;    // GPIO alternate function low register (0x20)
volatile uint32_t AFRH;    // GPIO alternate function high register(0x24)
} GPIO_RegDef_t;

#endif /* STM32F446XX_H_ */
