# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xdft.srcs/sources_1/ip/dft_0/sim/dft_0.vhd" \
"../../../../xdft.srcs/sources_1/ip/dft_fixed18_to_float_0/sim/dft_fixed18_to_float_0.vhd" \
"../../../../xdft.srcs/sources_1/ip/dft_float_to_fixed18_0/sim/dft_float_to_fixed18_0.vhd" \
"../../../../xdft.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd" \
"../../../../xdft.srcs/sources_1/imports/src/xdft_wrapper.vhd" \
"../../../../xdft.srcs/sim_1/imports/new/AXI_user_logic_tb.vhd" \

# Do not sort compile order
nosort
