{
    "author" : {
        "name"  : "Orphee Antoniadis",
        "email" : "<orphee.antoniadis@hesge.ch>"
    },
    "project" : {
        "name"            : "zybo_pcam5c",
        "type"            : "DESIGN_PRJ_TYPE",
        "category"        : "DESIGNS",
        "vivado_version"  : "2020.2",
        "target_language" : "VHDL",
        "vhdl_version"    : "VHDL 2008"
    },
    "hardware" : {
        "part_name"  : "xc7z020clg400-1",
        "board_name" : "digilentinc.com:zybo-z7-20:part0:1.0"
    },
    "constraints" : {
        "zybo_pcam5c" : "enable",
        "ibert_constraints"   : "disable",
        "debug"               : "enable",
        "timing_constraints"  : "enable"
    },   
    "components" : {
        "packages" : {
            "axi4_pkg": {
                "enable": "false"
            }
        },
        "soc" : {
            "zybo_pcam5c_zynqps" : "enable"
        }
    }
}
