
ELEVATOR_04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c0c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08006dac  08006dac  00007dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fb0  08006fb0  000081b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006fb0  08006fb0  00007fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fb8  08006fb8  000081b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fb8  08006fb8  00007fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006fbc  08006fbc  00007fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b0  20000000  08006fc0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  200001b0  08007170  000081b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004cc  08007170  000084cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ff8  00000000  00000000  000081e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033e0  00000000  00000000  0001c1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  0001f5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e14  00000000  00000000  000207d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ea7  00000000  00000000  000215e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000173c3  00000000  00000000  0003a48b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093111  00000000  00000000  0005184e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e495f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005224  00000000  00000000  000e49a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e9bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001b0 	.word	0x200001b0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006d94 	.word	0x08006d94

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001b4 	.word	0x200001b4
 80001dc:	08006d94 	.word	0x08006d94

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <btn_tPressed>:
//    {GPIOB,GPIO_PIN_0},
//};


bool btn_tPressed(uint8_t num)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    // 1. 버튼이 눌렸는지 확인 (Active Low 기준: 누르면 0)
    if (HAL_GPIO_ReadPin(BTN_data[num].port, BTN_data[num].pin) == GPIO_PIN_RESET)
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a29      	ldr	r2, [pc, #164]	@ (8000660 <btn_tPressed+0xb4>)
 80005ba:	011b      	lsls	r3, r3, #4
 80005bc:	4413      	add	r3, r2
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	4927      	ldr	r1, [pc, #156]	@ (8000660 <btn_tPressed+0xb4>)
 80005c4:	011b      	lsls	r3, r3, #4
 80005c6:	440b      	add	r3, r1
 80005c8:	3304      	adds	r3, #4
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4610      	mov	r0, r2
 80005d0:	f002 fb10 	bl	8002bf4 <HAL_GPIO_ReadPin>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d135      	bne.n	8000646 <btn_tPressed+0x9a>
    {
        if (BTN_data[num].flag == 0) // 처음 눌림 탐지
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	4a20      	ldr	r2, [pc, #128]	@ (8000660 <btn_tPressed+0xb4>)
 80005de:	011b      	lsls	r3, r3, #4
 80005e0:	4413      	add	r3, r2
 80005e2:	330c      	adds	r3, #12
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d110      	bne.n	800060c <btn_tPressed+0x60>
        {
            BTN_data[num].flag = 1;
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <btn_tPressed+0xb4>)
 80005ee:	011b      	lsls	r3, r3, #4
 80005f0:	4413      	add	r3, r2
 80005f2:	330c      	adds	r3, #12
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
            BTN_data[num].pretime = HAL_GetTick(); // 시작 시간 저장
 80005f8:	79fc      	ldrb	r4, [r7, #7]
 80005fa:	f001 ffa3 	bl	8002544 <HAL_GetTick>
 80005fe:	4602      	mov	r2, r0
 8000600:	4917      	ldr	r1, [pc, #92]	@ (8000660 <btn_tPressed+0xb4>)
 8000602:	0123      	lsls	r3, r4, #4
 8000604:	440b      	add	r3, r1
 8000606:	3308      	adds	r3, #8
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	e023      	b.n	8000654 <btn_tPressed+0xa8>
        }
        else if (BTN_data[num].flag == 1) // 눌려 있는 상태 유지 중
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	4a14      	ldr	r2, [pc, #80]	@ (8000660 <btn_tPressed+0xb4>)
 8000610:	011b      	lsls	r3, r3, #4
 8000612:	4413      	add	r3, r2
 8000614:	330c      	adds	r3, #12
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d11b      	bne.n	8000654 <btn_tPressed+0xa8>
        {
            if (HAL_GetTick() - BTN_data[num].pretime >= 50) // 50ms 경과 확인
 800061c:	f001 ff92 	bl	8002544 <HAL_GetTick>
 8000620:	4602      	mov	r2, r0
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	490e      	ldr	r1, [pc, #56]	@ (8000660 <btn_tPressed+0xb4>)
 8000626:	011b      	lsls	r3, r3, #4
 8000628:	440b      	add	r3, r1
 800062a:	3308      	adds	r3, #8
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	1ad3      	subs	r3, r2, r3
 8000630:	2b31      	cmp	r3, #49	@ 0x31
 8000632:	d90f      	bls.n	8000654 <btn_tPressed+0xa8>
            {
                BTN_data[num].flag = 2; // '확정' 상태로 변경
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	4a0a      	ldr	r2, [pc, #40]	@ (8000660 <btn_tPressed+0xb4>)
 8000638:	011b      	lsls	r3, r3, #4
 800063a:	4413      	add	r3, r2
 800063c:	330c      	adds	r3, #12
 800063e:	2202      	movs	r2, #2
 8000640:	701a      	strb	r2, [r3, #0]
                return true; // 여기서 true 반환 (눌린 시점 딱 한 번)
 8000642:	2301      	movs	r3, #1
 8000644:	e007      	b.n	8000656 <btn_tPressed+0xaa>
        }
        // flag가 2인 상태에서는 계속 눌려 있어도 여기서 true를 반환하지 않음 (중복 방지)
    }
    else // 버튼을 떼면
    {
        BTN_data[num].flag = 0; // 리셋하여 다시 누를 준비
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4a05      	ldr	r2, [pc, #20]	@ (8000660 <btn_tPressed+0xb4>)
 800064a:	011b      	lsls	r3, r3, #4
 800064c:	4413      	add	r3, r2
 800064e:	330c      	adds	r3, #12
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
    }

    return false;
 8000654:	2300      	movs	r3, #0
}
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bd90      	pop	{r4, r7, pc}
 800065e:	bf00      	nop
 8000660:	20000000 	.word	0x20000000

08000664 <btnCheck>:

//BTN_data를 바꾼다.
void btnCheck()
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
  for(int i=0;i<12;i++)
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	e011      	b.n	8000694 <btnCheck+0x30>
  {
    if(btn_tPressed(i)) BTN_data[i].state = bt_pushed;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	b2db      	uxtb	r3, r3
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff99 	bl	80005ac <btn_tPressed>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d006      	beq.n	800068e <btnCheck+0x2a>
 8000680:	4a08      	ldr	r2, [pc, #32]	@ (80006a4 <btnCheck+0x40>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	011b      	lsls	r3, r3, #4
 8000686:	4413      	add	r3, r2
 8000688:	3306      	adds	r3, #6
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
  for(int i=0;i<12;i++)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	3301      	adds	r3, #1
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b0b      	cmp	r3, #11
 8000698:	ddea      	ble.n	8000670 <btnCheck+0xc>
    //else                BTN_data[i].state = bt_released;
  }
}
 800069a:	bf00      	nop
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000

080006a8 <elvinit>:

void elvinit(COM *ele, BUD *fl)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	6039      	str	r1, [r7, #0]
  for(int i=0;i<MAX;i++)
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	e05d      	b.n	8000774 <elvinit+0xcc>
  {
    ele->num[i].state       = idle;
 80006b8:	6879      	ldr	r1, [r7, #4]
 80006ba:	68fa      	ldr	r2, [r7, #12]
 80006bc:	4613      	mov	r3, r2
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	4413      	add	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	440b      	add	r3, r1
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
    ele->num[i].prestate    = idle;
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	68fa      	ldr	r2, [r7, #12]
 80006ce:	4613      	mov	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	4413      	add	r3, r2
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	440b      	add	r3, r1
 80006d8:	3301      	adds	r3, #1
 80006da:	2200      	movs	r2, #0
 80006dc:	701a      	strb	r2, [r3, #0]
    ele->num[i].current     = 0;  // 처음위치.
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	4613      	mov	r3, r2
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	4413      	add	r3, r2
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	440b      	add	r3, r1
 80006ec:	3302      	adds	r3, #2
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
    ele->num[i].goal        = 0;
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	4613      	mov	r3, r2
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4413      	add	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	440b      	add	r3, r1
 8000700:	3303      	adds	r3, #3
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
    ele->num[i].absol_idx   = 0;
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	4613      	mov	r3, r2
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4413      	add	r3, r2
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	440b      	add	r3, r1
 8000714:	3308      	adds	r3, #8
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
    ele->num[i].seq_idx     = 0;
 800071a:	6879      	ldr	r1, [r7, #4]
 800071c:	68fa      	ldr	r2, [r7, #12]
 800071e:	4613      	mov	r3, r2
 8000720:	009b      	lsls	r3, r3, #2
 8000722:	4413      	add	r3, r2
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	440b      	add	r3, r1
 8000728:	3309      	adds	r3, #9
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]

    for(uint8_t j=0; j<TOP;j++)
 800072e:	2300      	movs	r3, #0
 8000730:	72fb      	strb	r3, [r7, #11]
 8000732:	e00e      	b.n	8000752 <elvinit+0xaa>
    {
      ele->num[i].reserve[j] = 0;
 8000734:	7af9      	ldrb	r1, [r7, #11]
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	4613      	mov	r3, r2
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	4413      	add	r3, r2
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	4403      	add	r3, r0
 8000744:	440b      	add	r3, r1
 8000746:	3304      	adds	r3, #4
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
    for(uint8_t j=0; j<TOP;j++)
 800074c:	7afb      	ldrb	r3, [r7, #11]
 800074e:	3301      	adds	r3, #1
 8000750:	72fb      	strb	r3, [r7, #11]
 8000752:	7afb      	ldrb	r3, [r7, #11]
 8000754:	2b03      	cmp	r3, #3
 8000756:	d9ed      	bls.n	8000734 <elvinit+0x8c>
    }
    // 층 예약 초기화
    fl->floor[i].downstate  = fl_none;
 8000758:	683a      	ldr	r2, [r7, #0]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	4413      	add	r3, r2
 8000760:	2200      	movs	r2, #0
 8000762:	705a      	strb	r2, [r3, #1]
    fl->floor[i].upstate    = fl_none;
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	68fa      	ldr	r2, [r7, #12]
 8000768:	2100      	movs	r1, #0
 800076a:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
  for(int i=0;i<MAX;i++)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	dd9e      	ble.n	80006b8 <elvinit+0x10>
  }
}
 800077a:	bf00      	nop
 800077c:	bf00      	nop
 800077e:	3714      	adds	r7, #20
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <res>:

// 예약 거는 엘레베이터
// 논블로킹이라서 여기에 카운트를 넣을수는 없다.
void res(COM *ele, BUD * fl)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
  btnCheck();
 8000792:	f7ff ff67 	bl	8000664 <btnCheck>
  for(int i=0; i<TOP;i++)
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e0b4      	b.n	8000906 <res+0x17e>
  {
    if(fl->floor[i].upstate == fl_none && BTN_data[i].state == bt_pushed)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <res+0x4a>
 80007a8:	4a5a      	ldr	r2, [pc, #360]	@ (8000914 <res+0x18c>)
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	011b      	lsls	r3, r3, #4
 80007ae:	4413      	add	r3, r2
 80007b0:	3306      	adds	r3, #6
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d10c      	bne.n	80007d2 <res+0x4a>
    {
      fl->floor[i].upstate = fl_Up;
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	2101      	movs	r1, #1
 80007be:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      BTN_data[i].state = bt_released;
 80007c2:	4a54      	ldr	r2, [pc, #336]	@ (8000914 <res+0x18c>)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	011b      	lsls	r3, r3, #4
 80007c8:	4413      	add	r3, r2
 80007ca:	3306      	adds	r3, #6
 80007cc:	2201      	movs	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i].port, LED_data[i].pin, 1);
      return;
 80007d0:	e09d      	b.n	800090e <res+0x186>
    }
    else if(fl->floor[i].upstate == fl_Up && BTN_data[i].state == bt_pushed)
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d114      	bne.n	8000808 <res+0x80>
 80007de:	4a4d      	ldr	r2, [pc, #308]	@ (8000914 <res+0x18c>)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	4413      	add	r3, r2
 80007e6:	3306      	adds	r3, #6
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d10c      	bne.n	8000808 <res+0x80>
    {
      fl->floor[i].upstate = fl_none;
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	68fa      	ldr	r2, [r7, #12]
 80007f2:	2100      	movs	r1, #0
 80007f4:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      BTN_data[i].state = bt_released;
 80007f8:	4a46      	ldr	r2, [pc, #280]	@ (8000914 <res+0x18c>)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	011b      	lsls	r3, r3, #4
 80007fe:	4413      	add	r3, r2
 8000800:	3306      	adds	r3, #6
 8000802:	2201      	movs	r2, #1
 8000804:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i].port, LED_data[i].pin, 0);
      return;
 8000806:	e082      	b.n	800090e <res+0x186>
    }


    if(fl->floor[i].downstate == fl_none && BTN_data[i+TOP].state == bt_pushed) // 예약
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	785b      	ldrb	r3, [r3, #1]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d117      	bne.n	8000846 <res+0xbe>
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3304      	adds	r3, #4
 800081a:	4a3e      	ldr	r2, [pc, #248]	@ (8000914 <res+0x18c>)
 800081c:	011b      	lsls	r3, r3, #4
 800081e:	4413      	add	r3, r2
 8000820:	3306      	adds	r3, #6
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d10e      	bne.n	8000846 <res+0xbe>
    {
      fl->floor[i].downstate = fl_Down;
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	2202      	movs	r2, #2
 8000832:	705a      	strb	r2, [r3, #1]
      BTN_data[i+TOP].state = bt_released;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3304      	adds	r3, #4
 8000838:	4a36      	ldr	r2, [pc, #216]	@ (8000914 <res+0x18c>)
 800083a:	011b      	lsls	r3, r3, #4
 800083c:	4413      	add	r3, r2
 800083e:	3306      	adds	r3, #6
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
      //HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 1);
      return;
 8000844:	e063      	b.n	800090e <res+0x186>
    }
    else if(fl->floor[i].downstate == fl_Down && BTN_data[i+TOP].state == bt_pushed) // 예약 걸린상태로 다시 누르면 취소. (토글)
 8000846:	683a      	ldr	r2, [r7, #0]
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	785b      	ldrb	r3, [r3, #1]
 8000850:	2b02      	cmp	r3, #2
 8000852:	d117      	bne.n	8000884 <res+0xfc>
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	3304      	adds	r3, #4
 8000858:	4a2e      	ldr	r2, [pc, #184]	@ (8000914 <res+0x18c>)
 800085a:	011b      	lsls	r3, r3, #4
 800085c:	4413      	add	r3, r2
 800085e:	3306      	adds	r3, #6
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10e      	bne.n	8000884 <res+0xfc>
    {
      fl->floor[i].downstate = fl_none;
 8000866:	683a      	ldr	r2, [r7, #0]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	4413      	add	r3, r2
 800086e:	2200      	movs	r2, #0
 8000870:	705a      	strb	r2, [r3, #1]
      BTN_data[i+TOP].state = bt_released;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	3304      	adds	r3, #4
 8000876:	4a27      	ldr	r2, [pc, #156]	@ (8000914 <res+0x18c>)
 8000878:	011b      	lsls	r3, r3, #4
 800087a:	4413      	add	r3, r2
 800087c:	3306      	adds	r3, #6
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]
      //HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 0);
      return;
 8000882:	e044      	b.n	800090e <res+0x186>
    }

    if(ele->num[0].reserve[i] == ele_none && BTN_data[i + 2*TOP].state == bt_pushed)
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	4413      	add	r3, r2
 800088a:	3304      	adds	r3, #4
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d117      	bne.n	80008c2 <res+0x13a>
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	3308      	adds	r3, #8
 8000896:	4a1f      	ldr	r2, [pc, #124]	@ (8000914 <res+0x18c>)
 8000898:	011b      	lsls	r3, r3, #4
 800089a:	4413      	add	r3, r2
 800089c:	3306      	adds	r3, #6
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d10e      	bne.n	80008c2 <res+0x13a>
    {
      ele->num[0].reserve[i] = ele_busy;
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	3304      	adds	r3, #4
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]
      BTN_data[i+2*TOP].state = bt_released;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	3308      	adds	r3, #8
 80008b4:	4a17      	ldr	r2, [pc, #92]	@ (8000914 <res+0x18c>)
 80008b6:	011b      	lsls	r3, r3, #4
 80008b8:	4413      	add	r3, r2
 80008ba:	3306      	adds	r3, #6
 80008bc:	2201      	movs	r2, #1
 80008be:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 1); //예약은 걸림
      return;
 80008c0:	e025      	b.n	800090e <res+0x186>
    }
    if(ele->num[0].reserve[i] == ele_busy && BTN_data[i + 2*TOP].state == bt_pushed) //왜 취소는 안됨?
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	4413      	add	r3, r2
 80008c8:	3304      	adds	r3, #4
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d117      	bne.n	8000900 <res+0x178>
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	3308      	adds	r3, #8
 80008d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000914 <res+0x18c>)
 80008d6:	011b      	lsls	r3, r3, #4
 80008d8:	4413      	add	r3, r2
 80008da:	3306      	adds	r3, #6
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10e      	bne.n	8000900 <res+0x178>
    {
      ele->num[0].reserve[i] = ele_none;
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	4413      	add	r3, r2
 80008e8:	3304      	adds	r3, #4
 80008ea:	2200      	movs	r2, #0
 80008ec:	701a      	strb	r2, [r3, #0]
      BTN_data[i+2*TOP].state = bt_released;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	3308      	adds	r3, #8
 80008f2:	4a08      	ldr	r2, [pc, #32]	@ (8000914 <res+0x18c>)
 80008f4:	011b      	lsls	r3, r3, #4
 80008f6:	4413      	add	r3, r2
 80008f8:	3306      	adds	r3, #6
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 0);
      return;
 80008fe:	e006      	b.n	800090e <res+0x186>
  for(int i=0; i<TOP;i++)
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	3301      	adds	r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2b03      	cmp	r3, #3
 800090a:	f77f af47 	ble.w	800079c <res+0x14>
    }
  }

}
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000

08000918 <Do>:
//}


// for문의 우선탐색 순서는 엘레베이터 기준임.
void Do(COM *ele,BUD*fl)
{
 8000918:	b480      	push	{r7}
 800091a:	b08b      	sub	sp, #44	@ 0x2c
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
  int idx = ele->num[0].current;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	789b      	ldrb	r3, [r3, #2]
 8000926:	60fb      	str	r3, [r7, #12]
  // prestate == abs_up, abs_down일때 여기서 우선순위를 조정해줘야 한다.
  if(ele->num[0].prestate == force_up)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	785b      	ldrb	r3, [r3, #1]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d126      	bne.n	800097e <Do+0x66>
  {
    ele->num[0].prestate = idle; // 딱 한번만 실행.
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	705a      	strb	r2, [r3, #1]
    for(int i=idx+1; i < TOP;i++)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	3301      	adds	r3, #1
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
 800093c:	e01b      	b.n	8000976 <Do+0x5e>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000942:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d006      	beq.n	8000958 <Do+0x40>
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800094e:	4413      	add	r3, r2
 8000950:	3304      	adds	r3, #4
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d10b      	bne.n	8000970 <Do+0x58>
      {
        ele->num[0].seq_idx = i;
 8000958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095a:	b2da      	uxtb	r2, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;
 8000960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000962:	b2da      	uxtb	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_up;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2201      	movs	r2, #1
 800096c:	701a      	strb	r2, [r3, #0]
        return;
 800096e:	e0cc      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx+1; i < TOP;i++)
 8000970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000972:	3301      	adds	r3, #1
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
 8000976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000978:	2b03      	cmp	r3, #3
 800097a:	dde0      	ble.n	800093e <Do+0x26>
 800097c:	e0aa      	b.n	8000ad4 <Do+0x1bc>
      }
    }
  }
  else if(ele->num[0].prestate == force_down)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	785b      	ldrb	r3, [r3, #1]
 8000982:	2b05      	cmp	r3, #5
 8000984:	d126      	bne.n	80009d4 <Do+0xbc>
  {
    ele->num[0].prestate = idle;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2200      	movs	r2, #0
 800098a:	705a      	strb	r2, [r3, #1]
    for(int i=idx-1; i >= 0;i--)
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	3b01      	subs	r3, #1
 8000990:	623b      	str	r3, [r7, #32]
 8000992:	e01b      	b.n	80009cc <Do+0xb4>
    {
      if(fl->floor[i].upstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	6a3a      	ldr	r2, [r7, #32]
 8000998:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d006      	beq.n	80009ae <Do+0x96>
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	6a3b      	ldr	r3, [r7, #32]
 80009a4:	4413      	add	r3, r2
 80009a6:	3304      	adds	r3, #4
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d10b      	bne.n	80009c6 <Do+0xae>
      {
        ele->num[0].seq_idx = i;
 80009ae:	6a3b      	ldr	r3, [r7, #32]
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;
 80009b6:	6a3b      	ldr	r3, [r7, #32]
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_down;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2202      	movs	r2, #2
 80009c2:	701a      	strb	r2, [r3, #0]
        return;
 80009c4:	e0a1      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx-1; i >= 0;i--)
 80009c6:	6a3b      	ldr	r3, [r7, #32]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
 80009cc:	6a3b      	ldr	r3, [r7, #32]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	dae0      	bge.n	8000994 <Do+0x7c>
 80009d2:	e07f      	b.n	8000ad4 <Do+0x1bc>
  }
  else
  {
    // 자 그렇지 않으면 일반 명령 기억
    // 새롭게 seq_idx를 설정할꺼야 이렇게 설정해서 중간 골값에 덧씌워지지 않게 할꺼야 적절하게 초기화 해야 해.
    for(int i=idx+1; i<TOP;i++)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	3301      	adds	r3, #1
 80009d8:	61fb      	str	r3, [r7, #28]
 80009da:	e01b      	b.n	8000a14 <Do+0xfc>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	69fa      	ldr	r2, [r7, #28]
 80009e0:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d006      	beq.n	80009f6 <Do+0xde>
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	4413      	add	r3, r2
 80009ee:	3304      	adds	r3, #4
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d10b      	bne.n	8000a0e <Do+0xf6>
      {
        ele->num[0].seq_idx = i;
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;             // 일단 추가.
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_up;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
        return;
 8000a0c:	e07d      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx+1; i<TOP;i++)
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3301      	adds	r3, #1
 8000a12:	61fb      	str	r3, [r7, #28]
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	2b03      	cmp	r3, #3
 8000a18:	dde0      	ble.n	80009dc <Do+0xc4>
      }
    }
    for(int i=idx-1; i>=0;i--)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	e01c      	b.n	8000a5c <Do+0x144>
    {
      if(fl->floor[i].downstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	4413      	add	r3, r2
 8000a2a:	785b      	ldrb	r3, [r3, #1]
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d006      	beq.n	8000a3e <Do+0x126>
 8000a30:	687a      	ldr	r2, [r7, #4]
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	4413      	add	r3, r2
 8000a36:	3304      	adds	r3, #4
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d10b      	bne.n	8000a56 <Do+0x13e>
      {
        ele->num[0].seq_idx = i;
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;             // 일단 추가
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_down;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2202      	movs	r2, #2
 8000a52:	701a      	strb	r2, [r3, #0]
        return;
 8000a54:	e059      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx-1; i>=0;i--)
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	61bb      	str	r3, [r7, #24]
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	dadf      	bge.n	8000a22 <Do+0x10a>
      }
    }
    //절대명령 - 혼잡한 예약인 경우 우선순위를 낮게 둠 순항모드의 우선권 높음 부여
    for(int i=idx-1;i>=0;i--)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	3b01      	subs	r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	e014      	b.n	8000a94 <Do+0x17c>
    {
      if(fl->floor[i].upstate == fl_Up) // 나보다 아래층에서 위로 올라가는 명령이 있다면 다른거 다 무시하고 도착 후 go_up
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d10b      	bne.n	8000a8e <Do+0x176>
      {
        ele->num[0].absol_idx = i;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	b2da      	uxtb	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	721a      	strb	r2, [r3, #8]
        ele->num[0].seq_idx = i; // Open 에서 이를 비교하는 로직이 있음
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	725a      	strb	r2, [r3, #9]
        ele->num[0].state = force_up;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2204      	movs	r2, #4
 8000a8a:	701a      	strb	r2, [r3, #0]
        return;
 8000a8c:	e03d      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx-1;i>=0;i--)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	3b01      	subs	r3, #1
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	dae7      	bge.n	8000a6a <Do+0x152>
      }
    }
    for(int i=idx+1; i<TOP;i++)
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	e015      	b.n	8000ace <Do+0x1b6>
    {
      if(fl->floor[i].downstate == fl_Down) // 내 위층에서 내려가는 명령이 걸리면 다 무시하고 도착 후 go_down
 8000aa2:	683a      	ldr	r2, [r7, #0]
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	4413      	add	r3, r2
 8000aaa:	785b      	ldrb	r3, [r3, #1]
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d10b      	bne.n	8000ac8 <Do+0x1b0>
      {
        ele->num[0].absol_idx = i;
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	721a      	strb	r2, [r3, #8]
        ele->num[0].seq_idx = i;
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	725a      	strb	r2, [r3, #9]
        ele->num[0].state = force_down;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2205      	movs	r2, #5
 8000ac4:	701a      	strb	r2, [r3, #0]
        return;
 8000ac6:	e020      	b.n	8000b0a <Do+0x1f2>
    for(int i=idx+1; i<TOP;i++)
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	3301      	adds	r3, #1
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	2b03      	cmp	r3, #3
 8000ad2:	dde6      	ble.n	8000aa2 <Do+0x18a>
      }
    }
  }
  // 예약없음
  if(fl->floor[idx].upstate == fl_Up || fl->floor[idx].downstate == fl_Down || ele->num[0].reserve[idx] == ele_busy)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	68fa      	ldr	r2, [r7, #12]
 8000ad8:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d00d      	beq.n	8000afc <Do+0x1e4>
 8000ae0:	683a      	ldr	r2, [r7, #0]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	4413      	add	r3, r2
 8000ae8:	785b      	ldrb	r3, [r3, #1]
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d006      	beq.n	8000afc <Do+0x1e4>
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4413      	add	r3, r2
 8000af4:	3304      	adds	r3, #4
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d106      	bne.n	8000b0a <Do+0x1f2>
  {
  	ele->num[0].prestate = idle;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2200      	movs	r2, #0
 8000b00:	705a      	strb	r2, [r3, #1]
  	ele->num[0].state = waiting;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2203      	movs	r2, #3
 8000b06:	701a      	strb	r2, [r3, #0]
  	return;
 8000b08:	bf00      	nop
  }
}
 8000b0a:	372c      	adds	r7, #44	@ 0x2c
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <MT>:


void MT(COM*ele, Stepper_t *motor)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  if(ele->num[0].state == go_up || ele->num[0].state == force_down)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d003      	beq.n	8000b2e <MT+0x1a>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b05      	cmp	r3, #5
 8000b2c:	d104      	bne.n	8000b38 <MT+0x24>
  {
  	rotateDegrees(2, 1);
 8000b2e:	2101      	movs	r1, #1
 8000b30:	2002      	movs	r0, #2
 8000b32:	f001 f8bf 	bl	8001cb4 <rotateDegrees>
  {
  	rotateDegrees(2, 0);
//    Stepper_Start(motor,2, DIR_CCW,700);
//    ledRightShift_Task(8);
  }
}
 8000b36:	e00b      	b.n	8000b50 <MT+0x3c>
  else if(ele->num[0].state == go_down || ele->num[0].state == force_up)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d003      	beq.n	8000b48 <MT+0x34>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b04      	cmp	r3, #4
 8000b46:	d103      	bne.n	8000b50 <MT+0x3c>
  	rotateDegrees(2, 0);
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2002      	movs	r0, #2
 8000b4c:	f001 f8b2 	bl	8001cb4 <rotateDegrees>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <preGoal>:

// 이전 상태를 기억해서 다음 목적지 선택
bool preGoal(COM*ele,BUD*fl)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b087      	sub	sp, #28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	789b      	ldrb	r3, [r3, #2]
 8000b66:	73fb      	strb	r3, [r7, #15]

  if(ele->num[0].prestate == go_up && idx <TOP-1)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	785b      	ldrb	r3, [r3, #1]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d123      	bne.n	8000bb8 <preGoal+0x60>
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d820      	bhi.n	8000bb8 <preGoal+0x60>
  {
    for(int i=idx+1;i<TOP;i++)
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	e018      	b.n	8000bb0 <preGoal+0x58>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d006      	beq.n	8000b98 <preGoal+0x40>
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	4413      	add	r3, r2
 8000b90:	3304      	adds	r3, #4
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d108      	bne.n	8000baa <preGoal+0x52>
      {
        ele->num[0].goal = i;
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	b2da      	uxtb	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = idle;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
        return true;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e02f      	b.n	8000c0a <preGoal+0xb2>
    for(int i=idx+1;i<TOP;i++)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	3301      	adds	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	dde3      	ble.n	8000b7e <preGoal+0x26>
 8000bb6:	e027      	b.n	8000c08 <preGoal+0xb0>
      }
    }
    // 예약이 없는 경우 때문에 반드시 idle로 설정해야 한다.
  }
  else if(ele->num[0].prestate == go_down && idx > 0)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	785b      	ldrb	r3, [r3, #1]
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d123      	bne.n	8000c08 <preGoal+0xb0>
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d020      	beq.n	8000c08 <preGoal+0xb0>
  {
    for(int i=idx-1; i>=0;i--)
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	3b01      	subs	r3, #1
 8000bca:	613b      	str	r3, [r7, #16]
 8000bcc:	e019      	b.n	8000c02 <preGoal+0xaa>
    {
      if(fl->floor[i].downstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000bce:	683a      	ldr	r2, [r7, #0]
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	785b      	ldrb	r3, [r3, #1]
 8000bd8:	2b02      	cmp	r3, #2
 8000bda:	d006      	beq.n	8000bea <preGoal+0x92>
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	4413      	add	r3, r2
 8000be2:	3304      	adds	r3, #4
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d108      	bne.n	8000bfc <preGoal+0xa4>
      {
        ele->num[0].goal = i;
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = idle;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
        return true;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e006      	b.n	8000c0a <preGoal+0xb2>
    for(int i=idx-1; i>=0;i--)
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	dae2      	bge.n	8000bce <preGoal+0x76>
      }
    }
    // 예약이 없는 경우
  }
  return false;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	371c      	adds	r7, #28
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
	...

08000c18 <ABSGoing>:
// 문제없던 이놈이 말썽이네 이제
void ABSGoing(COM *ele,BUD *fl, Stepper_t *motor)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
  uint8_t idx = ele->num[0].current; // 체크함수가 있음
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	789b      	ldrb	r3, [r3, #2]
 8000c28:	75fb      	strb	r3, [r7, #23]
//  {
//    ele->num[0].state = idle;
//    return;
//  }
  // force_up은 하강상태임.
  if(!f_flag && fl->floor[ele->num[0].absol_idx].upstate == fl_none && ele->num[0].state == force_up)
 8000c2a:	4b24      	ldr	r3, [pc, #144]	@ (8000cbc <ABSGoing+0xa4>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d114      	bne.n	8000c5c <ABSGoing+0x44>
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	7a1b      	ldrb	r3, [r3, #8]
 8000c36:	461a      	mov	r2, r3
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d10c      	bne.n	8000c5c <ABSGoing+0x44>
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b04      	cmp	r3, #4
 8000c48:	d108      	bne.n	8000c5c <ABSGoing+0x44>
  {
    f_flag = 1;
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <ABSGoing+0xa4>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
    ele->num[0].absol_idx = idx - 1;
 8000c50:	7dfb      	ldrb	r3, [r7, #23]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	721a      	strb	r2, [r3, #8]
 8000c5a:	e017      	b.n	8000c8c <ABSGoing+0x74>
  }
  else if(!f_flag && fl->floor[ele->num[0].absol_idx].downstate == fl_none && ele->num[0].state == force_down)
 8000c5c:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <ABSGoing+0xa4>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d113      	bne.n	8000c8c <ABSGoing+0x74>
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	7a1b      	ldrb	r3, [r3, #8]
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	4413      	add	r3, r2
 8000c6e:	785b      	ldrb	r3, [r3, #1]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d10b      	bne.n	8000c8c <ABSGoing+0x74>
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b05      	cmp	r3, #5
 8000c7a:	d107      	bne.n	8000c8c <ABSGoing+0x74>
  {
    f_flag = 1;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <ABSGoing+0xa4>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
    ele->num[0].absol_idx = idx + 1;
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	721a      	strb	r2, [r3, #8]
  }


  if(ele->num[0].absol_idx == idx)
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	7a1b      	ldrb	r3, [r3, #8]
 8000c90:	7dfa      	ldrb	r2, [r7, #23]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d109      	bne.n	8000caa <ABSGoing+0x92>
  {
    f_flag = 0;
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <ABSGoing+0xa4>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
    ele->num[0].prestate = ele->num[0].state;    // 이전 상태를 기억
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	781a      	ldrb	r2, [r3, #0]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	705a      	strb	r2, [r3, #1]
    ele->num[0].state = waiting;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	701a      	strb	r2, [r3, #0]
  }

  MT(ele,motor);
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	68f8      	ldr	r0, [r7, #12]
 8000cae:	f7ff ff31 	bl	8000b14 <MT>
}
 8000cb2:	bf00      	nop
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200001e0 	.word	0x200001e0

08000cc0 <Goal>:
// 순차 주행도 목표 인덱스를 정해야 하나?
// 그렇게 해서 내 첫위치와 목표 인덱스 사이 범위만 스캔?? 취소도 고려?...
// 경유해서 다시 골함수로 돌아오면 무슨이유인지 goal이 최신화가 안된다.
// goal = 1, seq_idx = 2, current = 1
void Goal(COM*ele,BUD*fl)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	789b      	ldrb	r3, [r3, #2]
 8000cce:	73fb      	strb	r3, [r7, #15]
  if(idx == ele->num[0].seq_idx) return;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	7a5b      	ldrb	r3, [r3, #9]
 8000cd4:	7bfa      	ldrb	r2, [r7, #15]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d040      	beq.n	8000d5c <Goal+0x9c>

  // 바로 위, 바로 아래층만 검사.
  if(ele->num[0].state == go_up && idx <TOP-1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d11b      	bne.n	8000d1a <Goal+0x5a>
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	d818      	bhi.n	8000d1a <Goal+0x5a>
  {
    if(fl->floor[idx+1].upstate == fl_Up || ele->num[0].reserve[idx+1] == ele_busy)
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d006      	beq.n	8000d04 <Goal+0x44>
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	791b      	ldrb	r3, [r3, #4]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d105      	bne.n	8000d10 <Goal+0x50>
    {
      ele->num[0].goal = idx+1;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	3301      	adds	r3, #1
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	70da      	strb	r2, [r3, #3]
      return;
 8000d0e:	e026      	b.n	8000d5e <Goal+0x9e>
    }
    else
    {
      ele->num[0].goal = ele->num[0].seq_idx; // 예약 취소 변경 ====================================================
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	7a5a      	ldrb	r2, [r3, #9]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	70da      	strb	r2, [r3, #3]
      return;
 8000d18:	e021      	b.n	8000d5e <Goal+0x9e>
    }
  }
  else if(ele->num[0].state == go_down && idx > 0)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d11d      	bne.n	8000d5e <Goal+0x9e>
 8000d22:	7bfb      	ldrb	r3, [r7, #15]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d01a      	beq.n	8000d5e <Goal+0x9e>
  {
    if(fl->floor[idx-1].downstate == fl_Down || ele->num[0].reserve[idx-1] == ele_busy)
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	683a      	ldr	r2, [r7, #0]
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4413      	add	r3, r2
 8000d32:	785b      	ldrb	r3, [r3, #1]
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d006      	beq.n	8000d46 <Goal+0x86>
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	4413      	add	r3, r2
 8000d40:	791b      	ldrb	r3, [r3, #4]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d105      	bne.n	8000d52 <Goal+0x92>
    {
      ele->num[0].goal = idx-1;
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	70da      	strb	r2, [r3, #3]
      return;
 8000d50:	e005      	b.n	8000d5e <Goal+0x9e>
    }
    else
    {
      ele->num[0].goal = ele->num[0].seq_idx;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	7a5a      	ldrb	r2, [r3, #9]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	70da      	strb	r2, [r3, #3]
      return;
 8000d5a:	e000      	b.n	8000d5e <Goal+0x9e>
  if(idx == ele->num[0].seq_idx) return;
 8000d5c:	bf00      	nop
    }
  }
}
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <Going>:

// 이동하면서..중간에 멈출자리가 있으면 멈춰야 한다.
// 자 두번쨰 세번쨰 오면서 버그가 생겨..
void Going(COM *ele,BUD *fl, Stepper_t *motor)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]

  uint8_t idx = ele->num[0].current;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	789b      	ldrb	r3, [r3, #2]
 8000d78:	75fb      	strb	r3, [r7, #23]
  uint8_t seq = ele->num[0].seq_idx;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	7a5b      	ldrb	r3, [r3, #9]
 8000d7e:	75bb      	strb	r3, [r7, #22]
//    ele->num[0].state = idle;
//    return;
//  }
  // 1->3취소 2층멈춤 됨
  // 1->3가면 4로감...
  if( !a_flag && ele->num[0].state == go_up && fl->floor[seq].upstate == fl_none && ele->num[0].reserve[seq] == ele_none)
 8000d80:	4b2e      	ldr	r3, [pc, #184]	@ (8000e3c <Going+0xd4>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d118      	bne.n	8000dba <Going+0x52>
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d114      	bne.n	8000dba <Going+0x52>
 8000d90:	7dba      	ldrb	r2, [r7, #22]
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d10e      	bne.n	8000dba <Going+0x52>
 8000d9c:	7dbb      	ldrb	r3, [r7, #22]
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	4413      	add	r3, r2
 8000da2:	791b      	ldrb	r3, [r3, #4]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d108      	bne.n	8000dba <Going+0x52>
  {
    // 최선은 근
    a_flag = 1;
 8000da8:	4b24      	ldr	r3, [pc, #144]	@ (8000e3c <Going+0xd4>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
    ele->num[0].seq_idx = idx + 1;
 8000dae:	7dfb      	ldrb	r3, [r7, #23]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	725a      	strb	r2, [r3, #9]
 8000db8:	e01c      	b.n	8000df4 <Going+0x8c>
  }
  else if(!a_flag &&ele->num[0].state == go_down && fl->floor[seq].downstate == fl_none&& ele->num[0].reserve[seq] == ele_none)
 8000dba:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <Going+0xd4>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d118      	bne.n	8000df4 <Going+0x8c>
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d114      	bne.n	8000df4 <Going+0x8c>
 8000dca:	7dbb      	ldrb	r3, [r7, #22]
 8000dcc:	68ba      	ldr	r2, [r7, #8]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	4413      	add	r3, r2
 8000dd2:	785b      	ldrb	r3, [r3, #1]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10d      	bne.n	8000df4 <Going+0x8c>
 8000dd8:	7dbb      	ldrb	r3, [r7, #22]
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	4413      	add	r3, r2
 8000dde:	791b      	ldrb	r3, [r3, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d107      	bne.n	8000df4 <Going+0x8c>
  {
    ele->num[0].seq_idx = idx - 1;
 8000de4:	7dfb      	ldrb	r3, [r7, #23]
 8000de6:	3b01      	subs	r3, #1
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	725a      	strb	r2, [r3, #9]
    a_flag = 1;
 8000dee:	4b13      	ldr	r3, [pc, #76]	@ (8000e3c <Going+0xd4>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
  }

  if(idx == ele->num[0].seq_idx || idx == ele->num[0].goal)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	7a5b      	ldrb	r3, [r3, #9]
 8000df8:	7dfa      	ldrb	r2, [r7, #23]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d004      	beq.n	8000e08 <Going+0xa0>
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	78db      	ldrb	r3, [r3, #3]
 8000e02:	7dfa      	ldrb	r2, [r7, #23]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d10a      	bne.n	8000e1e <Going+0xb6>
  {
    a_flag = 0;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <Going+0xd4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
    ele->num[0].prestate = ele->num[0].state;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	705a      	strb	r2, [r3, #1]
    ele->num[0].state = waiting;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	2203      	movs	r2, #3
 8000e1a:	701a      	strb	r2, [r3, #0]
    return;
 8000e1c:	e00b      	b.n	8000e36 <Going+0xce>
  }

  if(!a_flag)
 8000e1e:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <Going+0xd4>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d103      	bne.n	8000e2e <Going+0xc6>
  {
    Goal(ele, fl); // 순서 변경 금지
 8000e26:	68b9      	ldr	r1, [r7, #8]
 8000e28:	68f8      	ldr	r0, [r7, #12]
 8000e2a:	f7ff ff49 	bl	8000cc0 <Goal>
  }

  MT(ele,motor);
 8000e2e:	6879      	ldr	r1, [r7, #4]
 8000e30:	68f8      	ldr	r0, [r7, #12]
 8000e32:	f7ff fe6f 	bl	8000b14 <MT>

}
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200001e1 	.word	0x200001e1

08000e40 <Open>:


// 자 절대로 온경우와 일반으로 온 경우가 있다.
void Open(COM * ele, BUD * fl)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	789b      	ldrb	r3, [r3, #2]
 8000e4e:	73fb      	strb	r3, [r7, #15]
  static uint8_t flag = 0;
  if(!flag)
 8000e50:	4b6b      	ldr	r3, [pc, #428]	@ (8001000 <Open+0x1c0>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d15d      	bne.n	8000f14 <Open+0xd4>
  {
  	flag = 1;
 8000e58:	4b69      	ldr	r3, [pc, #420]	@ (8001000 <Open+0x1c0>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
    // 예약 지우기 - 절대명령은 층에서 하는것이 아닌 엘레베이터에서 인식하는 것임 제거는 똑같이
    if(ele->num[0].prestate == go_up || ele->num[0].prestate == force_up)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	785b      	ldrb	r3, [r3, #1]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d003      	beq.n	8000e6e <Open+0x2e>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	785b      	ldrb	r3, [r3, #1]
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	d112      	bne.n	8000e94 <Open+0x54>
    {
      fl->floor[idx].upstate = fl_none;
 8000e6e:	7bfa      	ldrb	r2, [r7, #15]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	2100      	movs	r1, #0
 8000e74:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      HAL_GPIO_WritePin(LED_data[idx].port, LED_data[idx].pin, 0);
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	4a62      	ldr	r2, [pc, #392]	@ (8001004 <Open+0x1c4>)
 8000e7c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000e80:	7bfb      	ldrb	r3, [r7, #15]
 8000e82:	4a60      	ldr	r2, [pc, #384]	@ (8001004 <Open+0x1c4>)
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	4413      	add	r3, r2
 8000e88:	889b      	ldrh	r3, [r3, #4]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f001 fec9 	bl	8002c24 <HAL_GPIO_WritePin>
 8000e92:	e02b      	b.n	8000eec <Open+0xac>
    }
    else if(ele->num[0].prestate == go_down || ele->num[0].prestate == force_down)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	785b      	ldrb	r3, [r3, #1]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d003      	beq.n	8000ea4 <Open+0x64>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	785b      	ldrb	r3, [r3, #1]
 8000ea0:	2b05      	cmp	r3, #5
 8000ea2:	d106      	bne.n	8000eb2 <Open+0x72>
    {
      fl->floor[idx].downstate = fl_none;
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	4413      	add	r3, r2
 8000eac:	2200      	movs	r2, #0
 8000eae:	705a      	strb	r2, [r3, #1]
 8000eb0:	e01c      	b.n	8000eec <Open+0xac>
    }
    else if(ele->num[0].prestate == idle)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	785b      	ldrb	r3, [r3, #1]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d118      	bne.n	8000eec <Open+0xac>
    {
    	if(fl->floor[idx].upstate == fl_Up)
 8000eba:	7bfa      	ldrb	r2, [r7, #15]
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d105      	bne.n	8000ed2 <Open+0x92>
    	{
    		fl->floor[idx].upstate = fl_none;
 8000ec6:	7bfa      	ldrb	r2, [r7, #15]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	2100      	movs	r1, #0
 8000ecc:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
 8000ed0:	e00c      	b.n	8000eec <Open+0xac>
    	}
    	else if(fl->floor[idx].downstate == fl_Down)
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	683a      	ldr	r2, [r7, #0]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	4413      	add	r3, r2
 8000eda:	785b      	ldrb	r3, [r3, #1]
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d105      	bne.n	8000eec <Open+0xac>
    	{
    		fl->floor[idx].downstate = fl_none;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	4413      	add	r3, r2
 8000ee8:	2200      	movs	r2, #0
 8000eea:	705a      	strb	r2, [r3, #1]
    	}
    }
    ele->num[0].reserve[idx] = ele_none;
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	711a      	strb	r2, [r3, #4]
    HAL_GPIO_WritePin(LED_data[idx+TOP].port, LED_data[idx+TOP].pin, 0);
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	3304      	adds	r3, #4
 8000efa:	4a42      	ldr	r2, [pc, #264]	@ (8001004 <Open+0x1c4>)
 8000efc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	3304      	adds	r3, #4
 8000f04:	4a3f      	ldr	r2, [pc, #252]	@ (8001004 <Open+0x1c4>)
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	4413      	add	r3, r2
 8000f0a:	889b      	ldrh	r3, [r3, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f001 fe88 	bl	8002c24 <HAL_GPIO_WritePin>
  }


  // start 타이머
  static uint32_t prevTime = 0;
  if(flag == 1)
 8000f14:	4b3a      	ldr	r3, [pc, #232]	@ (8001000 <Open+0x1c0>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d108      	bne.n	8000f2e <Open+0xee>
  {
    flag = 2;
 8000f1c:	4b38      	ldr	r3, [pc, #224]	@ (8001000 <Open+0x1c0>)
 8000f1e:	2202      	movs	r2, #2
 8000f20:	701a      	strb	r2, [r3, #0]
    prevTime = HAL_GetTick();
 8000f22:	f001 fb0f 	bl	8002544 <HAL_GetTick>
 8000f26:	4603      	mov	r3, r0
 8000f28:	4a37      	ldr	r2, [pc, #220]	@ (8001008 <Open+0x1c8>)
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	e010      	b.n	8000f50 <Open+0x110>
  }
  else if(flag == 2 && ((HAL_GetTick() - prevTime) > 5000))
 8000f2e:	4b34      	ldr	r3, [pc, #208]	@ (8001000 <Open+0x1c0>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d10c      	bne.n	8000f50 <Open+0x110>
 8000f36:	f001 fb05 	bl	8002544 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	4b32      	ldr	r3, [pc, #200]	@ (8001008 <Open+0x1c8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d902      	bls.n	8000f50 <Open+0x110>
  {
    flag = 3;
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001000 <Open+0x1c0>)
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	701a      	strb	r2, [r3, #0]
  }
  // 타이머 end

  if(flag == 3)
 8000f50:	4b2b      	ldr	r3, [pc, #172]	@ (8001000 <Open+0x1c0>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b03      	cmp	r3, #3
 8000f56:	d150      	bne.n	8000ffa <Open+0x1ba>
  {
    // 반드시 위로 올라간다.- 근데 예약된게 없으면 IDLE
    if(ele->num[0].prestate == force_up)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	785b      	ldrb	r3, [r3, #1]
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	d106      	bne.n	8000f6e <Open+0x12e>
    {
      flag = 0;
 8000f60:	4b27      	ldr	r3, [pc, #156]	@ (8001000 <Open+0x1c0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
      ele->num[0].state = idle; // Do 함수에서 우선순위 스캔을 해줘야 한다.
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
      return;
 8000f6c:	e045      	b.n	8000ffa <Open+0x1ba>
      // 여기서 위의 예약이 시간이 지나기 전에 갱신되지 않으면 아래예약을 볼 수 밖에 없음.
    }
    else if(ele->num[0].prestate == force_down)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	785b      	ldrb	r3, [r3, #1]
 8000f72:	2b05      	cmp	r3, #5
 8000f74:	d106      	bne.n	8000f84 <Open+0x144>
    {
      flag = 0;
 8000f76:	4b22      	ldr	r3, [pc, #136]	@ (8001000 <Open+0x1c0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
      ele->num[0].state = idle;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
      return;
 8000f82:	e03a      	b.n	8000ffa <Open+0x1ba>
    }

    // 자 seq_idx에 도달하기 전까지 going에서 waiting을 돌꺼야
    // seq_idx에 도달하면 그떄부터 아래의 이 코드를 하는거지.
    if(idx != ele->num[0].seq_idx)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	7a5b      	ldrb	r3, [r3, #9]
 8000f88:	7bfa      	ldrb	r2, [r7, #15]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d00b      	beq.n	8000fa6 <Open+0x166>
    {
      flag = 0;
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001000 <Open+0x1c0>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
      // 다음 골을 정해줘야 함.
      preGoal(ele, fl);
 8000f94:	6839      	ldr	r1, [r7, #0]
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff fdde 	bl	8000b58 <preGoal>
      ele->num[0].state = ele->num[0].prestate;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	785a      	ldrb	r2, [r3, #1]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	701a      	strb	r2, [r3, #0]
      return;
 8000fa4:	e029      	b.n	8000ffa <Open+0x1ba>
    }

    if(preGoal(ele,fl) == false)
 8000fa6:	6839      	ldr	r1, [r7, #0]
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff fdd5 	bl	8000b58 <preGoal>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f083 0301 	eor.w	r3, r3, #1
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d018      	beq.n	8000fec <Open+0x1ac>
    {
    	if(fl->floor[idx].upstate == fl_Up)
 8000fba:	7bfa      	ldrb	r2, [r7, #15]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d105      	bne.n	8000fd2 <Open+0x192>
    	{
    		fl->floor[idx].upstate = fl_none;
 8000fc6:	7bfa      	ldrb	r2, [r7, #15]
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	2100      	movs	r1, #0
 8000fcc:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
 8000fd0:	e00c      	b.n	8000fec <Open+0x1ac>
    	}
    	else if(fl->floor[idx].downstate == fl_Down)
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	4413      	add	r3, r2
 8000fda:	785b      	ldrb	r3, [r3, #1]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d105      	bne.n	8000fec <Open+0x1ac>
    	{
    		fl->floor[idx].downstate = fl_none;
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	2200      	movs	r2, #0
 8000fea:	705a      	strb	r2, [r3, #1]
    	}
    }
    flag = 0;
 8000fec:	4b04      	ldr	r3, [pc, #16]	@ (8001000 <Open+0x1c0>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    ele->num[0].state = idle;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
    return;
 8000ff8:	bf00      	nop
  }
}
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200001e2 	.word	0x200001e2
 8001004:	200000c0 	.word	0x200000c0
 8001008:	200001e4 	.word	0x200001e4

0800100c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
 8001026:	4b86      	ldr	r3, [pc, #536]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a85      	ldr	r2, [pc, #532]	@ (8001240 <MX_GPIO_Init+0x234>)
 800102c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b83      	ldr	r3, [pc, #524]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b7f      	ldr	r3, [pc, #508]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a7e      	ldr	r2, [pc, #504]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b7c      	ldr	r3, [pc, #496]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	4b78      	ldr	r3, [pc, #480]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a77      	ldr	r2, [pc, #476]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b75      	ldr	r3, [pc, #468]	@ (8001240 <MX_GPIO_Init+0x234>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	4b71      	ldr	r3, [pc, #452]	@ (8001240 <MX_GPIO_Init+0x234>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a70      	ldr	r2, [pc, #448]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001080:	f043 0302 	orr.w	r3, r3, #2
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b6e      	ldr	r3, [pc, #440]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	603b      	str	r3, [r7, #0]
 8001096:	4b6a      	ldr	r3, [pc, #424]	@ (8001240 <MX_GPIO_Init+0x234>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a69      	ldr	r2, [pc, #420]	@ (8001240 <MX_GPIO_Init+0x234>)
 800109c:	f043 0308 	orr.w	r3, r3, #8
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b67      	ldr	r3, [pc, #412]	@ (8001240 <MX_GPIO_Init+0x234>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0308 	and.w	r3, r3, #8
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 51cd 	mov.w	r1, #6560	@ 0x19a0
 80010b4:	4863      	ldr	r0, [pc, #396]	@ (8001244 <MX_GPIO_Init+0x238>)
 80010b6:	f001 fdb5 	bl	8002c24 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 80010c0:	4861      	ldr	r0, [pc, #388]	@ (8001248 <MX_GPIO_Init+0x23c>)
 80010c2:	f001 fdaf 	bl	8002c24 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12
 80010c6:	2200      	movs	r2, #0
 80010c8:	f24f 7106 	movw	r1, #63238	@ 0xf706
 80010cc:	485f      	ldr	r0, [pc, #380]	@ (800124c <MX_GPIO_Init+0x240>)
 80010ce:	f001 fda9 	bl	8002c24 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC2 PC3 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11
 80010d2:	f641 430c 	movw	r3, #7180	@ 0x1c0c
 80010d6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010dc:	2301      	movs	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4858      	ldr	r0, [pc, #352]	@ (8001248 <MX_GPIO_Init+0x23c>)
 80010e8:	f001 fc00 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA9 PA13 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_9|GPIO_PIN_13|GPIO_PIN_15;
 80010ec:	f24a 2302 	movw	r3, #41474	@ 0xa202
 80010f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4850      	ldr	r0, [pc, #320]	@ (8001244 <MX_GPIO_Init+0x238>)
 8001104:	f001 fbf2 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001108:	2310      	movs	r3, #16
 800110a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	4619      	mov	r1, r3
 800111a:	484a      	ldr	r0, [pc, #296]	@ (8001244 <MX_GPIO_Init+0x238>)
 800111c:	f001 fbe6 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA8 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8001120:	f44f 53cd 	mov.w	r3, #6560	@ 0x19a0
 8001124:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2301      	movs	r3, #1
 8001128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	4619      	mov	r1, r3
 8001138:	4842      	ldr	r0, [pc, #264]	@ (8001244 <MX_GPIO_Init+0x238>)
 800113a:	f001 fbd7 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800113e:	2310      	movs	r3, #16
 8001140:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001142:	2300      	movs	r3, #0
 8001144:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	483d      	ldr	r0, [pc, #244]	@ (8001248 <MX_GPIO_Init+0x23c>)
 8001152:	f001 fbcb 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001156:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 800115a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115c:	2301      	movs	r3, #1
 800115e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	4836      	ldr	r0, [pc, #216]	@ (8001248 <MX_GPIO_Init+0x23c>)
 8001170:	f001 fbbc 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001174:	2301      	movs	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001178:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	4830      	ldr	r0, [pc, #192]	@ (800124c <MX_GPIO_Init+0x240>)
 800118a:	f001 fbaf 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB12
                           PB13 PB14 PB15 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12
 800118e:	f24f 7306 	movw	r3, #63238	@ 0xf706
 8001192:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001194:	2301      	movs	r3, #1
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2300      	movs	r3, #0
 800119e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	4619      	mov	r1, r3
 80011a6:	4829      	ldr	r0, [pc, #164]	@ (800124c <MX_GPIO_Init+0x240>)
 80011a8:	f001 fba0 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011b6:	2302      	movs	r3, #2
 80011b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	4820      	ldr	r0, [pc, #128]	@ (8001244 <MX_GPIO_Init+0x238>)
 80011c2:	f001 fb93 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011c6:	2304      	movs	r3, #4
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	481d      	ldr	r0, [pc, #116]	@ (8001250 <MX_GPIO_Init+0x244>)
 80011da:	f001 fb87 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80011de:	2338      	movs	r3, #56	@ 0x38
 80011e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4816      	ldr	r0, [pc, #88]	@ (800124c <MX_GPIO_Init+0x240>)
 80011f2:	f001 fb7b 	bl	80028ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	2006      	movs	r0, #6
 80011fc:	f001 faad 	bl	800275a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001200:	2006      	movs	r0, #6
 8001202:	f001 fac6 	bl	8002792 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001206:	2200      	movs	r2, #0
 8001208:	2100      	movs	r1, #0
 800120a:	2007      	movs	r0, #7
 800120c:	f001 faa5 	bl	800275a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001210:	2007      	movs	r0, #7
 8001212:	f001 fabe 	bl	8002792 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	2100      	movs	r1, #0
 800121a:	2017      	movs	r0, #23
 800121c:	f001 fa9d 	bl	800275a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001220:	2017      	movs	r0, #23
 8001222:	f001 fab6 	bl	8002792 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2100      	movs	r1, #0
 800122a:	2028      	movs	r0, #40	@ 0x28
 800122c:	f001 fa95 	bl	800275a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001230:	2028      	movs	r0, #40	@ 0x28
 8001232:	f001 faae 	bl	8002792 <HAL_NVIC_EnableIRQ>

}
 8001236:	bf00      	nop
 8001238:	3728      	adds	r7, #40	@ 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40023800 	.word	0x40023800
 8001244:	40020000 	.word	0x40020000
 8001248:	40020800 	.word	0x40020800
 800124c:	40020400 	.word	0x40020400
 8001250:	40020c00 	.word	0x40020c00

08001254 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001258:	4b12      	ldr	r3, [pc, #72]	@ (80012a4 <MX_I2C1_Init+0x50>)
 800125a:	4a13      	ldr	r2, [pc, #76]	@ (80012a8 <MX_I2C1_Init+0x54>)
 800125c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800125e:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001260:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <MX_I2C1_Init+0x58>)
 8001262:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001264:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800126a:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <MX_I2C1_Init+0x50>)
 800126c:	2200      	movs	r2, #0
 800126e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001270:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001272:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001276:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001278:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <MX_I2C1_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001284:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <MX_I2C1_Init+0x50>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001290:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <MX_I2C1_Init+0x50>)
 8001292:	f001 fcf9 	bl	8002c88 <HAL_I2C_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800129c:	f000 fc36 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	200001e8 	.word	0x200001e8
 80012a8:	40005400 	.word	0x40005400
 80012ac:	000186a0 	.word	0x000186a0

080012b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a19      	ldr	r2, [pc, #100]	@ (8001334 <HAL_I2C_MspInit+0x84>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d12b      	bne.n	800132a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	4a17      	ldr	r2, [pc, #92]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e2:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012ee:	23c0      	movs	r3, #192	@ 0xc0
 80012f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f2:	2312      	movs	r3, #18
 80012f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012fe:	2304      	movs	r3, #4
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4619      	mov	r1, r3
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <HAL_I2C_MspInit+0x8c>)
 800130a:	f001 faef 	bl	80028ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001316:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 8001318:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800131c:	6413      	str	r3, [r2, #64]	@ 0x40
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_I2C_MspInit+0x88>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001322:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800132a:	bf00      	nop
 800132c:	3728      	adds	r7, #40	@ 0x28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40005400 	.word	0x40005400
 8001338:	40023800 	.word	0x40023800
 800133c:	40020400 	.word	0x40020400

08001340 <lcd_command>:
#include "i2c_lcd.h"

extern I2C_HandleTypeDef hi2c1;

void lcd_command(uint8_t command)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af02      	add	r7, sp, #8
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f023 030f 	bic.w	r3, r3, #15
 8001350:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command << 4) & 0xf0;
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	011b      	lsls	r3, r3, #4
 8001356:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08;		// en=1, rs=0, rw=0, backlight=1
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	f043 030c 	orr.w	r3, r3, #12
 800135e:	b2db      	uxtb	r3, r3
 8001360:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08;		// en=0, rs=0, rw=0, backlight=1
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	f043 0308 	orr.w	r3, r3, #8
 8001368:	b2db      	uxtb	r3, r3
 800136a:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08;		// en=1, rs=0, rw=0, backlight=1
 800136c:	7bbb      	ldrb	r3, [r7, #14]
 800136e:	f043 030c 	orr.w	r3, r3, #12
 8001372:	b2db      	uxtb	r3, r3
 8001374:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08;		// en=0, rs=0, rw=0, backlight=1
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	b2db      	uxtb	r3, r3
 800137e:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer, 4, 100) != HAL_OK)
 8001380:	bf00      	nop
 8001382:	f107 0208 	add.w	r2, r7, #8
 8001386:	2364      	movs	r3, #100	@ 0x64
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	2304      	movs	r3, #4
 800138c:	214e      	movs	r1, #78	@ 0x4e
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <lcd_command+0x64>)
 8001390:	f001 fdbe 	bl	8002f10 <HAL_I2C_Master_Transmit>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1f3      	bne.n	8001382 <lcd_command+0x42>
	{

	}
}
 800139a:	bf00      	nop
 800139c:	bf00      	nop
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200001e8 	.word	0x200001e8

080013a8 <lcd_data>:

void lcd_data(uint8_t data)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af02      	add	r7, sp, #8
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	f023 030f 	bic.w	r3, r3, #15
 80013b8:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data << 4) & 0xf0;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08;		// en=1, rs=1, rw=0, backlight=1
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	f043 030d 	orr.w	r3, r3, #13
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08;		// en=0, rs=1, rw=0, backlight=1
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	f043 0309 	orr.w	r3, r3, #9
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08;		// en=1, rs=1, rw=0, backlight=1
 80013d4:	7bbb      	ldrb	r3, [r7, #14]
 80013d6:	f043 030d 	orr.w	r3, r3, #13
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08;		// en=0, rs=1, rw=0, backlight=1
 80013de:	7bbb      	ldrb	r3, [r7, #14]
 80013e0:	f043 0309 	orr.w	r3, r3, #9
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer, 4, 100) != HAL_OK);
 80013e8:	bf00      	nop
 80013ea:	f107 0208 	add.w	r2, r7, #8
 80013ee:	2364      	movs	r3, #100	@ 0x64
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2304      	movs	r3, #4
 80013f4:	214e      	movs	r1, #78	@ 0x4e
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <lcd_data+0x64>)
 80013f8:	f001 fd8a 	bl	8002f10 <HAL_I2C_Master_Transmit>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1f3      	bne.n	80013ea <lcd_data+0x42>
}
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200001e8 	.word	0x200001e8

08001410 <i2c_lcd_init>:

void i2c_lcd_init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001414:	2032      	movs	r0, #50	@ 0x32
 8001416:	f001 f8a1 	bl	800255c <HAL_Delay>
	lcd_command(0x33);
 800141a:	2033      	movs	r0, #51	@ 0x33
 800141c:	f7ff ff90 	bl	8001340 <lcd_command>
	HAL_Delay(5);
 8001420:	2005      	movs	r0, #5
 8001422:	f001 f89b 	bl	800255c <HAL_Delay>
	lcd_command(0x32);
 8001426:	2032      	movs	r0, #50	@ 0x32
 8001428:	f7ff ff8a 	bl	8001340 <lcd_command>
	HAL_Delay(5);
 800142c:	2005      	movs	r0, #5
 800142e:	f001 f895 	bl	800255c <HAL_Delay>
	lcd_command(0x28);
 8001432:	2028      	movs	r0, #40	@ 0x28
 8001434:	f7ff ff84 	bl	8001340 <lcd_command>
	HAL_Delay(5);
 8001438:	2005      	movs	r0, #5
 800143a:	f001 f88f 	bl	800255c <HAL_Delay>
	lcd_command(DISPLAY_ON);
 800143e:	200c      	movs	r0, #12
 8001440:	f7ff ff7e 	bl	8001340 <lcd_command>
	HAL_Delay(5);
 8001444:	2005      	movs	r0, #5
 8001446:	f001 f889 	bl	800255c <HAL_Delay>
	lcd_command(0x06);
 800144a:	2006      	movs	r0, #6
 800144c:	f7ff ff78 	bl	8001340 <lcd_command>
	HAL_Delay(5);
 8001450:	2005      	movs	r0, #5
 8001452:	f001 f883 	bl	800255c <HAL_Delay>
	lcd_command(CLEAR_DISPLAY);
 8001456:	2001      	movs	r0, #1
 8001458:	f7ff ff72 	bl	8001340 <lcd_command>
	HAL_Delay(2);
 800145c:	2002      	movs	r0, #2
 800145e:	f001 f87d 	bl	800255c <HAL_Delay>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}

08001466 <lcd_string>:

void lcd_string(char *str)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
	while(*str)lcd_data(*str++);
 800146e:	e006      	b.n	800147e <lcd_string+0x18>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff95 	bl	80013a8 <lcd_data>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1f4      	bne.n	8001470 <lcd_string+0xa>
}
 8001486:	bf00      	nop
 8001488:	bf00      	nop
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <move_cursor>:

void move_cursor(uint8_t row, uint8_t col)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	460a      	mov	r2, r1
 800149a:	71fb      	strb	r3, [r7, #7]
 800149c:	4613      	mov	r3, r2
 800149e:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row << 6 | col);
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	019b      	lsls	r3, r3, #6
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	79bb      	ldrb	r3, [r7, #6]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff44 	bl	8001340 <lcd_command>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <LCD_UpdateStatus>:


void LCD_UpdateStatus(const char* msg){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    static const char* last_msg = "";
    if (msg != last_msg) { // 같은 메시지면 출력을 건너뛰어 깜빡임 방지
 80014c8:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <LCD_UpdateStatus+0x3c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d010      	beq.n	80014f4 <LCD_UpdateStatus+0x34>
        move_cursor(1, 0);
 80014d2:	2100      	movs	r1, #0
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff ffdb 	bl	8001490 <move_cursor>
        lcd_string("                "); // 기존 줄 지우기 (16칸)
 80014da:	4809      	ldr	r0, [pc, #36]	@ (8001500 <LCD_UpdateStatus+0x40>)
 80014dc:	f7ff ffc3 	bl	8001466 <lcd_string>
        move_cursor(1, 0);
 80014e0:	2100      	movs	r1, #0
 80014e2:	2001      	movs	r0, #1
 80014e4:	f7ff ffd4 	bl	8001490 <move_cursor>
        lcd_string((char*)msg);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff ffbc 	bl	8001466 <lcd_string>
        last_msg = msg;
 80014ee:	4a03      	ldr	r2, [pc, #12]	@ (80014fc <LCD_UpdateStatus+0x3c>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6013      	str	r3, [r2, #0]
    }
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000100 	.word	0x20000100
 8001500:	08006dac 	.word	0x08006dac

08001504 <ledOn>:
    };


// LED 전부 On
void ledOn(uint8_t num)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i = 0; i < num; i++)
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	e013      	b.n	800153c <ledOn+0x38>
  {
    HAL_GPIO_WritePin(led[i].port, led[i].number, led[i].onState);
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	4a0e      	ldr	r2, [pc, #56]	@ (8001550 <ledOn+0x4c>)
 8001518:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	4a0c      	ldr	r2, [pc, #48]	@ (8001550 <ledOn+0x4c>)
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	4413      	add	r3, r2
 8001524:	8899      	ldrh	r1, [r3, #4]
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	4a09      	ldr	r2, [pc, #36]	@ (8001550 <ledOn+0x4c>)
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4413      	add	r3, r2
 800152e:	799b      	ldrb	r3, [r3, #6]
 8001530:	461a      	mov	r2, r3
 8001532:	f001 fb77 	bl	8002c24 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < num; i++)
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	3301      	adds	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
 800153c:	7bfa      	ldrb	r2, [r7, #15]
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	429a      	cmp	r2, r3
 8001542:	d3e7      	bcc.n	8001514 <ledOn+0x10>
  }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000108 	.word	0x20000108

08001554 <ledOff>:


// LED 전부 Off
void ledOff(uint8_t num)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i = 0; i < num; i++)
 800155e:	2300      	movs	r3, #0
 8001560:	73fb      	strb	r3, [r7, #15]
 8001562:	e013      	b.n	800158c <ledOff+0x38>
  {
    HAL_GPIO_WritePin(led[i].port, led[i].number, led[i].offState);
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	4a0e      	ldr	r2, [pc, #56]	@ (80015a0 <ledOff+0x4c>)
 8001568:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	4a0c      	ldr	r2, [pc, #48]	@ (80015a0 <ledOff+0x4c>)
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	4413      	add	r3, r2
 8001574:	8899      	ldrh	r1, [r3, #4]
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <ledOff+0x4c>)
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	4413      	add	r3, r2
 800157e:	79db      	ldrb	r3, [r3, #7]
 8001580:	461a      	mov	r2, r3
 8001582:	f001 fb4f 	bl	8002c24 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < num; i++)
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	3301      	adds	r3, #1
 800158a:	73fb      	strb	r3, [r7, #15]
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	429a      	cmp	r2, r3
 8001592:	d3e7      	bcc.n	8001564 <ledOff+0x10>
  }
}
 8001594:	bf00      	nop
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000108 	.word	0x20000108

080015a4 <ledLeftShift_Start>:
  HAL_Delay(500);
};


void ledLeftShift_Start(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
    shiftRun = 1;
 80015a8:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <ledLeftShift_Start+0x24>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
    shiftIndex = 0;
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <ledLeftShift_Start+0x28>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
    shiftDir = 1;
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <ledLeftShift_Start+0x2c>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
    shiftTick = HAL_GetTick();
 80015ba:	f000 ffc3 	bl	8002544 <HAL_GetTick>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a04      	ldr	r2, [pc, #16]	@ (80015d4 <ledLeftShift_Start+0x30>)
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	2000023c 	.word	0x2000023c
 80015cc:	20000244 	.word	0x20000244
 80015d0:	20000105 	.word	0x20000105
 80015d4:	20000240 	.word	0x20000240

080015d8 <ledLeftShift_Task>:
    }
}


void ledLeftShift_Task(uint8_t num)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
    if (!shiftRun) return;
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <ledLeftShift_Task+0x64>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d024      	beq.n	8001634 <ledLeftShift_Task+0x5c>

    if (HAL_GetTick() - shiftTick >= 200)
 80015ea:	f000 ffab 	bl	8002544 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <ledLeftShift_Task+0x68>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2bc7      	cmp	r3, #199	@ 0xc7
 80015f8:	d91d      	bls.n	8001636 <ledLeftShift_Task+0x5e>
    {
        shiftTick = HAL_GetTick();
 80015fa:	f000 ffa3 	bl	8002544 <HAL_GetTick>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <ledLeftShift_Task+0x68>)
 8001602:	6013      	str	r3, [r2, #0]

        // 1. 전체 OFF
        ledOff(8);
 8001604:	2008      	movs	r0, #8
 8001606:	f7ff ffa5 	bl	8001554 <ledOff>

        // 2. 현재 위치까지 ON
        ledOn(leftshiftIndex % 9);
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <ledLeftShift_Task+0x6c>)
 800160c:	781a      	ldrb	r2, [r3, #0]
 800160e:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <ledLeftShift_Task+0x70>)
 8001610:	fba3 1302 	umull	r1, r3, r3, r2
 8001614:	0859      	lsrs	r1, r3, #1
 8001616:	460b      	mov	r3, r1
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	b2db      	uxtb	r3, r3
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff6f 	bl	8001504 <ledOn>

        // 3. 인덱스 증가
        leftshiftIndex++;
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <ledLeftShift_Task+0x6c>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	3301      	adds	r3, #1
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <ledLeftShift_Task+0x6c>)
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e000      	b.n	8001636 <ledLeftShift_Task+0x5e>
    if (!shiftRun) return;
 8001634:	bf00      	nop
    }
}
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	2000023c 	.word	0x2000023c
 8001640:	20000240 	.word	0x20000240
 8001644:	20000245 	.word	0x20000245
 8001648:	38e38e39 	.word	0x38e38e39

0800164c <ledRightShift_Task>:

void ledRightShift_Task(uint8_t num)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
    if (!shiftRun) return;
 8001656:	4b16      	ldr	r3, [pc, #88]	@ (80016b0 <ledRightShift_Task+0x64>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d023      	beq.n	80016a6 <ledRightShift_Task+0x5a>

    if (HAL_GetTick() - shiftTick >= 200)
 800165e:	f000 ff71 	bl	8002544 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <ledRightShift_Task+0x68>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2bc7      	cmp	r3, #199	@ 0xc7
 800166c:	d91c      	bls.n	80016a8 <ledRightShift_Task+0x5c>
    {
        shiftTick = HAL_GetTick();
 800166e:	f000 ff69 	bl	8002544 <HAL_GetTick>
 8001672:	4603      	mov	r3, r0
 8001674:	4a0f      	ldr	r2, [pc, #60]	@ (80016b4 <ledRightShift_Task+0x68>)
 8001676:	6013      	str	r3, [r2, #0]

        // 1. 전체 OFF
        ledOff(8);
 8001678:	2008      	movs	r0, #8
 800167a:	f7ff ff6b 	bl	8001554 <ledOff>

        ledOn(rightshiftIndex);
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <ledRightShift_Task+0x6c>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff ff3e 	bl	8001504 <ledOn>

        // 인덱스 감소
        if (rightshiftIndex == 0)
 8001688:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <ledRightShift_Task+0x6c>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d103      	bne.n	8001698 <ledRightShift_Task+0x4c>
          rightshiftIndex = 8;
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <ledRightShift_Task+0x6c>)
 8001692:	2208      	movs	r2, #8
 8001694:	701a      	strb	r2, [r3, #0]
 8001696:	e007      	b.n	80016a8 <ledRightShift_Task+0x5c>
        else
          rightshiftIndex--;
 8001698:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <ledRightShift_Task+0x6c>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	3b01      	subs	r3, #1
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <ledRightShift_Task+0x6c>)
 80016a2:	701a      	strb	r2, [r3, #0]
 80016a4:	e000      	b.n	80016a8 <ledRightShift_Task+0x5c>
    if (!shiftRun) return;
 80016a6:	bf00      	nop
    }
}
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	2000023c 	.word	0x2000023c
 80016b4:	20000240 	.word	0x20000240
 80016b8:	20000104 	.word	0x20000104

080016bc <_write>:
//int _write(int file, char* p, int len){
//    HAL_UART_Transmit(&huart2, (char *)p, len, 10);
//    return len;
//}

int _write(int file, char* p, int len){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
    // (char *)p를 (uint8_t *)p로 변경
    HAL_UART_Transmit(&huart2, (uint8_t *)p, len, 10);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	230a      	movs	r3, #10
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	4803      	ldr	r0, [pc, #12]	@ (80016e0 <_write+0x24>)
 80016d2:	f003 fc0d 	bl	8004ef0 <HAL_UART_Transmit>
    return len;
 80016d6:	687b      	ldr	r3, [r7, #4]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000334 	.word	0x20000334

080016e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
if(htim->Instance == TIM10)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d102      	bne.n	80016fc <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        Stepper_ISR(&stepper);
 80016f6:	4804      	ldr	r0, [pc, #16]	@ (8001708 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80016f8:	f000 fb3e 	bl	8001d78 <Stepper_ISR>
    }
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40014400 	.word	0x40014400
 8001708:	20000248 	.word	0x20000248

0800170c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001712:	f000 feb1 	bl	8002478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001716:	f000 f8a5 	bl	8001864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800171a:	f7ff fc77 	bl	800100c <MX_GPIO_Init>
  MX_TIM3_Init();
 800171e:	f000 fccb 	bl	80020b8 <MX_TIM3_Init>
  MX_TIM11_Init();
 8001722:	f000 fd5d 	bl	80021e0 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 8001726:	f000 fe03 	bl	8002330 <MX_USART2_UART_Init>
  MX_TIM10_Init();
 800172a:	f000 fd35 	bl	8002198 <MX_TIM10_Init>
  MX_I2C1_Init();
 800172e:	f7ff fd91 	bl	8001254 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim11);                // delay_us
 8001732:	4840      	ldr	r0, [pc, #256]	@ (8001834 <main+0x128>)
 8001734:	f002 fc2e 	bl	8003f94 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // Ultrasonic waves
 8001738:	2100      	movs	r1, #0
 800173a:	483f      	ldr	r0, [pc, #252]	@ (8001838 <main+0x12c>)
 800173c:	f002 fd0c 	bl	8004158 <HAL_TIM_IC_Start_IT>

  i2c_lcd_init();
 8001740:	f7ff fe66 	bl	8001410 <i2c_lcd_init>
//  move_cursor(1, 0);
//  lcd_string("good STM");

  // 엘베의 현재위치값으로 초기화.
  //fl_check(&ele, &fl);
  elvinit(&ele, &fl);
 8001744:	493d      	ldr	r1, [pc, #244]	@ (800183c <main+0x130>)
 8001746:	483e      	ldr	r0, [pc, #248]	@ (8001840 <main+0x134>)
 8001748:	f7fe ffae 	bl	80006a8 <elvinit>

  // 초기값 설정
  Stepper_Init(&stepper, &htim10);
 800174c:	493d      	ldr	r1, [pc, #244]	@ (8001844 <main+0x138>)
 800174e:	483e      	ldr	r0, [pc, #248]	@ (8001848 <main+0x13c>)
 8001750:	f000 facc 	bl	8001cec <Stepper_Init>
  ledLeftShift_Start();
 8001754:	f7ff ff26 	bl	80015a4 <ledLeftShift_Start>



  uint8_t STT = idle; //초기
 8001758:	2300      	movs	r3, #0
 800175a:	71fb      	strb	r3, [r7, #7]
     * 예약 취소를 하거나 처음 시작할 때 초기위치가 특정되지 않는 경우의 상황 처리.
     * 1. 예약 취소
     * 2. 초기화시 위치조정.
     * =================
     */
    Stepper_Task(&stepper);
 800175c:	483a      	ldr	r0, [pc, #232]	@ (8001848 <main+0x13c>)
 800175e:	f000 fadf 	bl	8001d20 <Stepper_Task>
//    fl_check(&ele, &fl);  // 현재위치 반환
    res(&ele,&fl);        //예약 잡기 취소
 8001762:	4936      	ldr	r1, [pc, #216]	@ (800183c <main+0x130>)
 8001764:	4836      	ldr	r0, [pc, #216]	@ (8001840 <main+0x134>)
 8001766:	f7ff f80f 	bl	8000788 <res>
    STT = ele.num[0].state; // === res 에서 모든 예약이 이동중 취소되면 이동하고있는 가장 가까운 층으로 이동후 idle 진입해야 함.===
 800176a:	4b35      	ldr	r3, [pc, #212]	@ (8001840 <main+0x134>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	71fb      	strb	r3, [r7, #7]

    segmentDisplay(ele.num[0].current + 1);
 8001770:	4b33      	ldr	r3, [pc, #204]	@ (8001840 <main+0x134>)
 8001772:	789b      	ldrb	r3, [r3, #2]
 8001774:	3301      	adds	r3, #1
 8001776:	b2db      	uxtb	r3, r3
 8001778:	4618      	mov	r0, r3
 800177a:	f000 f9cd 	bl	8001b18 <segmentDisplay>
//    ledLeftShift_Task(8);
//    ledOn(8);


    DEBUG_ElevatorStatus(STT); // 메인함수 제일 아래에 선언됨(제미나이 코드)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	4618      	mov	r0, r3
 8001782:	f000 f8d7 	bl	8001934 <DEBUG_ElevatorStatus>

    switch(STT)
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	2b05      	cmp	r3, #5
 800178a:	d84f      	bhi.n	800182c <main+0x120>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <main+0x88>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017ad 	.word	0x080017ad
 8001798:	080017e7 	.word	0x080017e7
 800179c:	080017ff 	.word	0x080017ff
 80017a0:	08001817 	.word	0x08001817
 80017a4:	080017bd 	.word	0x080017bd
 80017a8:	080017cf 	.word	0x080017cf
    {
      case(idle) :
      {
      	LCD_UpdateStatus("Door is Closed");
 80017ac:	4827      	ldr	r0, [pc, #156]	@ (800184c <main+0x140>)
 80017ae:	f7ff fe87 	bl	80014c0 <LCD_UpdateStatus>
//        ledOff(8);
        Do(&ele,&fl);
 80017b2:	4922      	ldr	r1, [pc, #136]	@ (800183c <main+0x130>)
 80017b4:	4822      	ldr	r0, [pc, #136]	@ (8001840 <main+0x134>)
 80017b6:	f7ff f8af 	bl	8000918 <Do>
        break;
 80017ba:	e03a      	b.n	8001832 <main+0x126>
      }
      case(force_up):
	{
      	LCD_UpdateStatus("Now moving DOWN");
 80017bc:	4824      	ldr	r0, [pc, #144]	@ (8001850 <main+0x144>)
 80017be:	f7ff fe7f 	bl	80014c0 <LCD_UpdateStatus>
//      	ledRightShift_Task(8);
      	ABSGoing(&ele, &fl, &stepper);
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <main+0x13c>)
 80017c4:	491d      	ldr	r1, [pc, #116]	@ (800183c <main+0x130>)
 80017c6:	481e      	ldr	r0, [pc, #120]	@ (8001840 <main+0x134>)
 80017c8:	f7ff fa26 	bl	8000c18 <ABSGoing>
      	break;
 80017cc:	e031      	b.n	8001832 <main+0x126>
	}
      case(force_down):
      {
      	LCD_UpdateStatus("Now moving UP");
 80017ce:	4821      	ldr	r0, [pc, #132]	@ (8001854 <main+0x148>)
 80017d0:	f7ff fe76 	bl	80014c0 <LCD_UpdateStatus>
        ledLeftShift_Task(8);
 80017d4:	2008      	movs	r0, #8
 80017d6:	f7ff feff 	bl	80015d8 <ledLeftShift_Task>
        ABSGoing(&ele, &fl, &stepper);
 80017da:	4a1b      	ldr	r2, [pc, #108]	@ (8001848 <main+0x13c>)
 80017dc:	4917      	ldr	r1, [pc, #92]	@ (800183c <main+0x130>)
 80017de:	4818      	ldr	r0, [pc, #96]	@ (8001840 <main+0x134>)
 80017e0:	f7ff fa1a 	bl	8000c18 <ABSGoing>
        break;
 80017e4:	e025      	b.n	8001832 <main+0x126>
      }
      case(go_up) : // 위로
	{
      	LCD_UpdateStatus("Now moving UP ");
 80017e6:	481c      	ldr	r0, [pc, #112]	@ (8001858 <main+0x14c>)
 80017e8:	f7ff fe6a 	bl	80014c0 <LCD_UpdateStatus>
      	ledLeftShift_Task(8);
 80017ec:	2008      	movs	r0, #8
 80017ee:	f7ff fef3 	bl	80015d8 <ledLeftShift_Task>
      	Going(&ele, &fl,&stepper);
 80017f2:	4a15      	ldr	r2, [pc, #84]	@ (8001848 <main+0x13c>)
 80017f4:	4911      	ldr	r1, [pc, #68]	@ (800183c <main+0x130>)
 80017f6:	4812      	ldr	r0, [pc, #72]	@ (8001840 <main+0x134>)
 80017f8:	f7ff fab6 	bl	8000d68 <Going>
      	break;
 80017fc:	e019      	b.n	8001832 <main+0x126>
	}
      case(go_down): // AI
      {
      	LCD_UpdateStatus("Now moving DOWN ");
 80017fe:	4817      	ldr	r0, [pc, #92]	@ (800185c <main+0x150>)
 8001800:	f7ff fe5e 	bl	80014c0 <LCD_UpdateStatus>
        ledRightShift_Task(8);
 8001804:	2008      	movs	r0, #8
 8001806:	f7ff ff21 	bl	800164c <ledRightShift_Task>
        Going(&ele, &fl,&stepper);
 800180a:	4a0f      	ldr	r2, [pc, #60]	@ (8001848 <main+0x13c>)
 800180c:	490b      	ldr	r1, [pc, #44]	@ (800183c <main+0x130>)
 800180e:	480c      	ldr	r0, [pc, #48]	@ (8001840 <main+0x134>)
 8001810:	f7ff faaa 	bl	8000d68 <Going>
        break;
 8001814:	e00d      	b.n	8001832 <main+0x126>
      }
      case(waiting) :
      {
      	LCD_UpdateStatus("Door Opening...");
 8001816:	4812      	ldr	r0, [pc, #72]	@ (8001860 <main+0x154>)
 8001818:	f7ff fe52 	bl	80014c0 <LCD_UpdateStatus>
        ledOff(8);
 800181c:	2008      	movs	r0, #8
 800181e:	f7ff fe99 	bl	8001554 <ledOff>
        Open(&ele, &fl);
 8001822:	4906      	ldr	r1, [pc, #24]	@ (800183c <main+0x130>)
 8001824:	4806      	ldr	r0, [pc, #24]	@ (8001840 <main+0x134>)
 8001826:	f7ff fb0b 	bl	8000e40 <Open>
        break;
 800182a:	e002      	b.n	8001832 <main+0x126>
      }
      default:
      {
      	ledOff(8);
 800182c:	2008      	movs	r0, #8
 800182e:	f7ff fe91 	bl	8001554 <ledOff>
    Stepper_Task(&stepper);
 8001832:	e793      	b.n	800175c <main+0x50>
 8001834:	200002ec 	.word	0x200002ec
 8001838:	2000025c 	.word	0x2000025c
 800183c:	200001d8 	.word	0x200001d8
 8001840:	200001cc 	.word	0x200001cc
 8001844:	200002a4 	.word	0x200002a4
 8001848:	20000248 	.word	0x20000248
 800184c:	08006dc4 	.word	0x08006dc4
 8001850:	08006dd4 	.word	0x08006dd4
 8001854:	08006de4 	.word	0x08006de4
 8001858:	08006df4 	.word	0x08006df4
 800185c:	08006e04 	.word	0x08006e04
 8001860:	08006e18 	.word	0x08006e18

08001864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b094      	sub	sp, #80	@ 0x50
 8001868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	2230      	movs	r2, #48	@ 0x30
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f004 fc36 	bl	80060e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	4b27      	ldr	r3, [pc, #156]	@ (800192c <SystemClock_Config+0xc8>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001890:	4a26      	ldr	r2, [pc, #152]	@ (800192c <SystemClock_Config+0xc8>)
 8001892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001896:	6413      	str	r3, [r2, #64]	@ 0x40
 8001898:	4b24      	ldr	r3, [pc, #144]	@ (800192c <SystemClock_Config+0xc8>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	4b21      	ldr	r3, [pc, #132]	@ (8001930 <SystemClock_Config+0xcc>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a20      	ldr	r2, [pc, #128]	@ (8001930 <SystemClock_Config+0xcc>)
 80018ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001930 <SystemClock_Config+0xcc>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018c0:	2301      	movs	r3, #1
 80018c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80018c4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80018c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ca:	2302      	movs	r3, #2
 80018cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018d4:	2304      	movs	r3, #4
 80018d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80018d8:	2364      	movs	r3, #100	@ 0x64
 80018da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018dc:	2302      	movs	r3, #2
 80018de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018e0:	2304      	movs	r3, #4
 80018e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e4:	f107 0320 	add.w	r3, r7, #32
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fe6b 	bl	80035c4 <HAL_RCC_OscConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018f4:	f000 f90a 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f8:	230f      	movs	r3, #15
 80018fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fc:	2302      	movs	r3, #2
 80018fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001904:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001908:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	2103      	movs	r1, #3
 8001914:	4618      	mov	r0, r3
 8001916:	f002 f8cd 	bl	8003ab4 <HAL_RCC_ClockConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001920:	f000 f8f4 	bl	8001b0c <Error_Handler>
  }
}
 8001924:	bf00      	nop
 8001926:	3750      	adds	r7, #80	@ 0x50
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	40007000 	.word	0x40007000

08001934 <DEBUG_ElevatorStatus>:

/* USER CODE BEGIN 4 */
void DEBUG_ElevatorStatus(uint8_t STT)
{
 8001934:	b5b0      	push	{r4, r5, r7, lr}
 8001936:	b08c      	sub	sp, #48	@ 0x30
 8001938:	af02      	add	r7, sp, #8
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
    static uint32_t lastLogTime = 0;
    if (HAL_GetTick() - lastLogTime < 500) return;
 800193e:	f000 fe01 	bl	8002544 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	4b4d      	ldr	r3, [pc, #308]	@ (8001a7c <DEBUG_ElevatorStatus+0x148>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800194e:	f0c0 8091 	bcc.w	8001a74 <DEBUG_ElevatorStatus+0x140>
    lastLogTime = HAL_GetTick();
 8001952:	f000 fdf7 	bl	8002544 <HAL_GetTick>
 8001956:	4603      	mov	r3, r0
 8001958:	4a48      	ldr	r2, [pc, #288]	@ (8001a7c <DEBUG_ElevatorStatus+0x148>)
 800195a:	6013      	str	r3, [r2, #0]

    const char* stateNames[] = {"IDLE", "UP", "DOWN", "WAIT", "ABS_UP", "ABS_DN"};
 800195c:	4b48      	ldr	r3, [pc, #288]	@ (8001a80 <DEBUG_ElevatorStatus+0x14c>)
 800195e:	f107 0408 	add.w	r4, r7, #8
 8001962:	461d      	mov	r5, r3
 8001964:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001966:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001968:	e895 0003 	ldmia.w	r5, {r0, r1}
 800196c:	e884 0003 	stmia.w	r4, {r0, r1}

    printf("\r\n--- Elevator Status ---");
 8001970:	4844      	ldr	r0, [pc, #272]	@ (8001a84 <DEBUG_ElevatorStatus+0x150>)
 8001972:	f004 fb47 	bl	8006004 <iprintf>
    if (STT <= 5) printf("\r\nState:  [%s]", stateNames[STT]);
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b05      	cmp	r3, #5
 800197a:	d80a      	bhi.n	8001992 <DEBUG_ElevatorStatus+0x5e>
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	3328      	adds	r3, #40	@ 0x28
 8001982:	443b      	add	r3, r7
 8001984:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001988:	4619      	mov	r1, r3
 800198a:	483f      	ldr	r0, [pc, #252]	@ (8001a88 <DEBUG_ElevatorStatus+0x154>)
 800198c:	f004 fb3a 	bl	8006004 <iprintf>
 8001990:	e004      	b.n	800199c <DEBUG_ElevatorStatus+0x68>
    else          printf("\r\nState:  [ERR:%d]", STT);
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	4619      	mov	r1, r3
 8001996:	483d      	ldr	r0, [pc, #244]	@ (8001a8c <DEBUG_ElevatorStatus+0x158>)
 8001998:	f004 fb34 	bl	8006004 <iprintf>

    printf("\r\nFloor:  Current[%d] -> Goal[%d]", ele.num[0].current + 1, ele.num[0].goal + 1);
 800199c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <DEBUG_ElevatorStatus+0x15c>)
 800199e:	789b      	ldrb	r3, [r3, #2]
 80019a0:	3301      	adds	r3, #1
 80019a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001a90 <DEBUG_ElevatorStatus+0x15c>)
 80019a4:	78d2      	ldrb	r2, [r2, #3]
 80019a6:	3201      	adds	r2, #1
 80019a8:	4619      	mov	r1, r3
 80019aa:	483a      	ldr	r0, [pc, #232]	@ (8001a94 <DEBUG_ElevatorStatus+0x160>)
 80019ac:	f004 fb2a 	bl	8006004 <iprintf>

    if (STT == force_up || STT == force_down) {
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d002      	beq.n	80019bc <DEBUG_ElevatorStatus+0x88>
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	2b05      	cmp	r3, #5
 80019ba:	d106      	bne.n	80019ca <DEBUG_ElevatorStatus+0x96>
        printf(" (Target: %dF)", ele.num[0].absol_idx + 1);
 80019bc:	4b34      	ldr	r3, [pc, #208]	@ (8001a90 <DEBUG_ElevatorStatus+0x15c>)
 80019be:	7a1b      	ldrb	r3, [r3, #8]
 80019c0:	3301      	adds	r3, #1
 80019c2:	4619      	mov	r1, r3
 80019c4:	4834      	ldr	r0, [pc, #208]	@ (8001a98 <DEBUG_ElevatorStatus+0x164>)
 80019c6:	f004 fb1d 	bl	8006004 <iprintf>
    }

    printf("\r\nRes:    ");
 80019ca:	4834      	ldr	r0, [pc, #208]	@ (8001a9c <DEBUG_ElevatorStatus+0x168>)
 80019cc:	f004 fb1a 	bl	8006004 <iprintf>
    for(int i = 0; i < TOP; i++) {
 80019d0:	2300      	movs	r3, #0
 80019d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019d4:	e047      	b.n	8001a66 <DEBUG_ElevatorStatus+0x132>
        char u = (fl.floor[i].upstate == fl_Up) ? 'U' : '-';
 80019d6:	4a32      	ldr	r2, [pc, #200]	@ (8001aa0 <DEBUG_ElevatorStatus+0x16c>)
 80019d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019da:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d101      	bne.n	80019e6 <DEBUG_ElevatorStatus+0xb2>
 80019e2:	2355      	movs	r3, #85	@ 0x55
 80019e4:	e000      	b.n	80019e8 <DEBUG_ElevatorStatus+0xb4>
 80019e6:	232d      	movs	r3, #45	@ 0x2d
 80019e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        char d = (fl.floor[i].downstate == fl_Down) ? 'D' : '-';
 80019ec:	4a2c      	ldr	r2, [pc, #176]	@ (8001aa0 <DEBUG_ElevatorStatus+0x16c>)
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4413      	add	r3, r2
 80019f4:	785b      	ldrb	r3, [r3, #1]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d101      	bne.n	80019fe <DEBUG_ElevatorStatus+0xca>
 80019fa:	2344      	movs	r3, #68	@ 0x44
 80019fc:	e000      	b.n	8001a00 <DEBUG_ElevatorStatus+0xcc>
 80019fe:	232d      	movs	r3, #45	@ 0x2d
 8001a00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        char b = (ele.num[0].reserve[i] == ele_busy) ? 'B' : '-';
 8001a04:	4a22      	ldr	r2, [pc, #136]	@ (8001a90 <DEBUG_ElevatorStatus+0x15c>)
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	4413      	add	r3, r2
 8001a0a:	3304      	adds	r3, #4
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d101      	bne.n	8001a16 <DEBUG_ElevatorStatus+0xe2>
 8001a12:	2342      	movs	r3, #66	@ 0x42
 8001a14:	e000      	b.n	8001a18 <DEBUG_ElevatorStatus+0xe4>
 8001a16:	232d      	movs	r3, #45	@ 0x2d
 8001a18:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        char a = (i == ele.num[0].absol_idx && (STT == force_up || STT == force_down)) ? '@' : ' ';
 8001a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <DEBUG_ElevatorStatus+0x15c>)
 8001a1e:	7a1b      	ldrb	r3, [r3, #8]
 8001a20:	461a      	mov	r2, r3
 8001a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d107      	bne.n	8001a38 <DEBUG_ElevatorStatus+0x104>
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d002      	beq.n	8001a34 <DEBUG_ElevatorStatus+0x100>
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b05      	cmp	r3, #5
 8001a32:	d101      	bne.n	8001a38 <DEBUG_ElevatorStatus+0x104>
 8001a34:	2340      	movs	r3, #64	@ 0x40
 8001a36:	e000      	b.n	8001a3a <DEBUG_ElevatorStatus+0x106>
 8001a38:	2320      	movs	r3, #32
 8001a3a:	f887 3020 	strb.w	r3, [r7, #32]
        printf("[%d:%c%c%c%c] ", i+1, u, d, b, a);
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	1c59      	adds	r1, r3, #1
 8001a42:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8001a46:	f897 4022 	ldrb.w	r4, [r7, #34]	@ 0x22
 8001a4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001a4e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a52:	9201      	str	r2, [sp, #4]
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	4623      	mov	r3, r4
 8001a58:	4602      	mov	r2, r0
 8001a5a:	4812      	ldr	r0, [pc, #72]	@ (8001aa4 <DEBUG_ElevatorStatus+0x170>)
 8001a5c:	f004 fad2 	bl	8006004 <iprintf>
    for(int i = 0; i < TOP; i++) {
 8001a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a62:	3301      	adds	r3, #1
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	2b03      	cmp	r3, #3
 8001a6a:	ddb4      	ble.n	80019d6 <DEBUG_ElevatorStatus+0xa2>
    }
    printf("\r\n-----------------------\r\n");
 8001a6c:	480e      	ldr	r0, [pc, #56]	@ (8001aa8 <DEBUG_ElevatorStatus+0x174>)
 8001a6e:	f004 fb31 	bl	80060d4 <puts>
 8001a72:	e000      	b.n	8001a76 <DEBUG_ElevatorStatus+0x142>
    if (HAL_GetTick() - lastLogTime < 500) return;
 8001a74:	bf00      	nop
}
 8001a76:	3728      	adds	r7, #40	@ 0x28
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a7c:	20000254 	.word	0x20000254
 8001a80:	08006f00 	.word	0x08006f00
 8001a84:	08006e28 	.word	0x08006e28
 8001a88:	08006e44 	.word	0x08006e44
 8001a8c:	08006e54 	.word	0x08006e54
 8001a90:	200001cc 	.word	0x200001cc
 8001a94:	08006e68 	.word	0x08006e68
 8001a98:	08006e8c 	.word	0x08006e8c
 8001a9c:	08006e9c 	.word	0x08006e9c
 8001aa0:	200001d8 	.word	0x200001d8
 8001aa4:	08006ea8 	.word	0x08006ea8
 8001aa8:	08006eb8 	.word	0x08006eb8

08001aac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	80fb      	strh	r3, [r7, #6]
    /* * Rising Edge 검출: 물체가 들어와서 센서 전압이 Low -> High가 되는 순간 실행
     */
    switch(GPIO_Pin)
 8001ab6:	88fb      	ldrh	r3, [r7, #6]
 8001ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001abc:	d019      	beq.n	8001af2 <HAL_GPIO_EXTI_Callback+0x46>
 8001abe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ac2:	dc1a      	bgt.n	8001afa <HAL_GPIO_EXTI_Callback+0x4e>
 8001ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ac8:	d007      	beq.n	8001ada <HAL_GPIO_EXTI_Callback+0x2e>
 8001aca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ace:	dc14      	bgt.n	8001afa <HAL_GPIO_EXTI_Callback+0x4e>
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d006      	beq.n	8001ae2 <HAL_GPIO_EXTI_Callback+0x36>
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d008      	beq.n	8001aea <HAL_GPIO_EXTI_Callback+0x3e>
        case GPIO_PIN_15: // 4층 (PA15)
            ele.num[0].current = 3;
            break;

        default:
            break;
 8001ad8:	e00f      	b.n	8001afa <HAL_GPIO_EXTI_Callback+0x4e>
            ele.num[0].current = 0;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	709a      	strb	r2, [r3, #2]
            break;
 8001ae0:	e00c      	b.n	8001afc <HAL_GPIO_EXTI_Callback+0x50>
            ele.num[0].current = 1;
 8001ae2:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	709a      	strb	r2, [r3, #2]
            break;
 8001ae8:	e008      	b.n	8001afc <HAL_GPIO_EXTI_Callback+0x50>
            ele.num[0].current = 2;
 8001aea:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001aec:	2202      	movs	r2, #2
 8001aee:	709a      	strb	r2, [r3, #2]
            break;
 8001af0:	e004      	b.n	8001afc <HAL_GPIO_EXTI_Callback+0x50>
            ele.num[0].current = 3;
 8001af2:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001af4:	2203      	movs	r2, #3
 8001af6:	709a      	strb	r2, [r3, #2]
            break;
 8001af8:	e000      	b.n	8001afc <HAL_GPIO_EXTI_Callback+0x50>
            break;
 8001afa:	bf00      	nop
    }
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	200001cc 	.word	0x200001cc

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <Error_Handler+0x8>

08001b18 <segmentDisplay>:
    0x7F, // 8
    0x67  // 9
};

void segmentDisplay(uint8_t num)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
    if (num > 9) return;   // 보호 코드
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	2b09      	cmp	r3, #9
 8001b26:	d853      	bhi.n	8001bd0 <segmentDisplay+0xb8>

    uint8_t data = segmentData[num];
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001bd8 <segmentDisplay+0xc0>)
 8001b2c:	5cd3      	ldrb	r3, [r2, r3]
 8001b2e:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(SEG_A_PORT, SEG_A_PIN, (data & (1 << 0)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	461a      	mov	r2, r3
 8001b3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b3e:	4827      	ldr	r0, [pc, #156]	@ (8001bdc <segmentDisplay+0xc4>)
 8001b40:	f001 f870 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_B_PORT, SEG_B_PIN, (data & (1 << 1)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	105b      	asrs	r3, r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	461a      	mov	r2, r3
 8001b52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b56:	4822      	ldr	r0, [pc, #136]	@ (8001be0 <segmentDisplay+0xc8>)
 8001b58:	f001 f864 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_C_PORT, SEG_C_PIN, (data & (1 << 2)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	109b      	asrs	r3, r3, #2
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	461a      	mov	r2, r3
 8001b6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b6e:	481c      	ldr	r0, [pc, #112]	@ (8001be0 <segmentDisplay+0xc8>)
 8001b70:	f001 f858 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_D_PORT, SEG_D_PIN, (data & (1 << 3)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	10db      	asrs	r3, r3, #3
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	461a      	mov	r2, r3
 8001b82:	2120      	movs	r1, #32
 8001b84:	4817      	ldr	r0, [pc, #92]	@ (8001be4 <segmentDisplay+0xcc>)
 8001b86:	f001 f84d 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_E_PORT, SEG_E_PIN, (data & (1 << 4)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
 8001b8c:	111b      	asrs	r3, r3, #4
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	461a      	mov	r2, r3
 8001b98:	2180      	movs	r1, #128	@ 0x80
 8001b9a:	4812      	ldr	r0, [pc, #72]	@ (8001be4 <segmentDisplay+0xcc>)
 8001b9c:	f001 f842 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_F_PORT, SEG_F_PIN, (data & (1 << 5)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	115b      	asrs	r3, r3, #5
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	461a      	mov	r2, r3
 8001bae:	2180      	movs	r1, #128	@ 0x80
 8001bb0:	480a      	ldr	r0, [pc, #40]	@ (8001bdc <segmentDisplay+0xc4>)
 8001bb2:	f001 f837 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_G_PORT, SEG_G_PIN, (data & (1 << 6)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	119b      	asrs	r3, r3, #6
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bc8:	4806      	ldr	r0, [pc, #24]	@ (8001be4 <segmentDisplay+0xcc>)
 8001bca:	f001 f82b 	bl	8002c24 <HAL_GPIO_WritePin>
 8001bce:	e000      	b.n	8001bd2 <segmentDisplay+0xba>
    if (num > 9) return;   // 보호 코드
 8001bd0:	bf00      	nop
}
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	08006f18 	.word	0x08006f18
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020400 	.word	0x40020400
 8001be4:	40020000 	.word	0x40020000

08001be8 <stepMotor>:
				{0, 0, 0, 1},		// step7
				{1, 0, 0, 1},		// step8
		};

void stepMotor(uint8_t step)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[step][0]);
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	4a16      	ldr	r2, [pc, #88]	@ (8001c50 <stepMotor+0x68>)
 8001bf6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	2102      	movs	r1, #2
 8001bfe:	4815      	ldr	r0, [pc, #84]	@ (8001c54 <stepMotor+0x6c>)
 8001c00:	f001 f810 	bl	8002c24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[step][1]);
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <stepMotor+0x68>)
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	785b      	ldrb	r3, [r3, #1]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c14:	480f      	ldr	r0, [pc, #60]	@ (8001c54 <stepMotor+0x6c>)
 8001c16:	f001 f805 	bl	8002c24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[step][2]);
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c50 <stepMotor+0x68>)
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	789b      	ldrb	r3, [r3, #2]
 8001c24:	461a      	mov	r2, r3
 8001c26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c2a:	480a      	ldr	r0, [pc, #40]	@ (8001c54 <stepMotor+0x6c>)
 8001c2c:	f000 fffa 	bl	8002c24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[step][3]);
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	4a07      	ldr	r2, [pc, #28]	@ (8001c50 <stepMotor+0x68>)
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	78db      	ldrb	r3, [r3, #3]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c40:	4804      	ldr	r0, [pc, #16]	@ (8001c54 <stepMotor+0x6c>)
 8001c42:	f000 ffef 	bl	8002c24 <HAL_GPIO_WritePin>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	08006f24 	.word	0x08006f24
 8001c54:	40020400 	.word	0x40020400

08001c58 <rotateSteps>:

void rotateSteps(uint16_t steps, uint8_t direction)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	460a      	mov	r2, r1
 8001c62:	80fb      	strh	r3, [r7, #6]
 8001c64:	4613      	mov	r3, r2
 8001c66:	717b      	strb	r3, [r7, #5]
	for(uint16_t i=0; i<steps; i++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	81fb      	strh	r3, [r7, #14]
 8001c6c:	e019      	b.n	8001ca2 <rotateSteps+0x4a>
	{
		// 회전방향에 따른 스텝 설정
		uint8_t step;
		if (direction == DIR_CW)
 8001c6e:	797b      	ldrb	r3, [r7, #5]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <rotateSteps+0x28>
		{
			step = i % 8;
 8001c74:	89fb      	ldrh	r3, [r7, #14]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f003 0307 	and.w	r3, r3, #7
 8001c7c:	737b      	strb	r3, [r7, #13]
 8001c7e:	e006      	b.n	8001c8e <rotateSteps+0x36>
		}
		else
		{
		  step = 7 - (i % 8);
 8001c80:	89fb      	ldrh	r3, [r7, #14]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	737b      	strb	r3, [r7, #13]
		}
		stepMotor(step);
 8001c8e:	7b7b      	ldrb	r3, [r7, #13]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffa9 	bl	8001be8 <stepMotor>

		HAL_Delay(1);
 8001c96:	2001      	movs	r0, #1
 8001c98:	f000 fc60 	bl	800255c <HAL_Delay>
	for(uint16_t i=0; i<steps; i++)
 8001c9c:	89fb      	ldrh	r3, [r7, #14]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	81fb      	strh	r3, [r7, #14]
 8001ca2:	89fa      	ldrh	r2, [r7, #14]
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d3e1      	bcc.n	8001c6e <rotateSteps+0x16>
	}
}
 8001caa:	bf00      	nop
 8001cac:	bf00      	nop
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <rotateDegrees>:
void rotateDegrees(uint16_t degrees, uint8_t direction)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	80fb      	strh	r3, [r7, #6]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	717b      	strb	r3, [r7, #5]
	// 각도에 해당하는 스텝수를 계
	uint16_t steps = (uint16_t)((uint32_t)(degrees * STEPS_PER_REVOLATION) / 360);
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	031b      	lsls	r3, r3, #12
 8001cc8:	08db      	lsrs	r3, r3, #3
 8001cca:	4a07      	ldr	r2, [pc, #28]	@ (8001ce8 <rotateDegrees+0x34>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	089b      	lsrs	r3, r3, #2
 8001cd2:	81fb      	strh	r3, [r7, #14]
	rotateSteps(steps, direction); // 지정된 방향으로 회
 8001cd4:	797a      	ldrb	r2, [r7, #5]
 8001cd6:	89fb      	ldrh	r3, [r7, #14]
 8001cd8:	4611      	mov	r1, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff ffbc 	bl	8001c58 <rotateSteps>
}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	16c16c17 	.word	0x16c16c17

08001cec <Stepper_Init>:

/* ============================================================
 * Stepper 초기화
 * ============================================================ */
void Stepper_Init(Stepper_t *motor, TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
    motor->state = STEPPER_IDLE;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
    motor->busy = 0;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	71da      	strb	r2, [r3, #7]
    motor->currentStep = 0;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	719a      	strb	r2, [r3, #6]
    motor->remainingSteps = 0;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	809a      	strh	r2, [r3, #4]
    motor->htim = htim;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	609a      	str	r2, [r3, #8]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <Stepper_Task>:
 * FSM Task
 * ------------------------------------------------------------
 * 메인 루프에서 주기적으로 호출
 * ============================================================ */
void Stepper_Task(Stepper_t *motor)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
    switch(motor->state)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d00f      	beq.n	8001d50 <Stepper_Task+0x30>
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	dc1c      	bgt.n	8001d6e <Stepper_Task+0x4e>
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d017      	beq.n	8001d68 <Stepper_Task+0x48>
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d000      	beq.n	8001d3e <Stepper_Task+0x1e>
            motor->busy = 0;
            motor->state = STEPPER_IDLE;

            break;
    }
}
 8001d3c:	e017      	b.n	8001d6e <Stepper_Task+0x4e>
            if(motor->remainingSteps == 0)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	889b      	ldrh	r3, [r3, #4]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d111      	bne.n	8001d6c <Stepper_Task+0x4c>
                motor->state = STEPPER_STOP;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	701a      	strb	r2, [r3, #0]
            break;
 8001d4e:	e00d      	b.n	8001d6c <Stepper_Task+0x4c>
            HAL_TIM_Base_Stop_IT(motor->htim);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f002 f977 	bl	8004048 <HAL_TIM_Base_Stop_IT>
            motor->busy = 0;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	71da      	strb	r2, [r3, #7]
            motor->state = STEPPER_IDLE;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
            break;
 8001d66:	e002      	b.n	8001d6e <Stepper_Task+0x4e>
            break;
 8001d68:	bf00      	nop
 8001d6a:	e000      	b.n	8001d6e <Stepper_Task+0x4e>
            break;
 8001d6c:	bf00      	nop
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <Stepper_ISR>:
 * ------------------------------------------------------------
 * Timer 인터럽트 발생 시 호출
 * 실제 Step 출력 담당
 * ============================================================ */
void Stepper_ISR(Stepper_t *motor)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
    // Step 종료 체크
    if(motor->remainingSteps == 0)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	889b      	ldrh	r3, [r3, #4]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d05b      	beq.n	8001e42 <Stepper_ISR+0xca>
        return;

    /* 방향에 따른 Step 계산 */
    if(motor->direction == DIR_CW)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	785b      	ldrb	r3, [r3, #1]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10e      	bne.n	8001db0 <Stepper_ISR+0x38>
        motor->currentStep = (motor->currentStep + 1) % 8;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	799b      	ldrb	r3, [r3, #6]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	425a      	negs	r2, r3
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	f002 0207 	and.w	r2, r2, #7
 8001da4:	bf58      	it	pl
 8001da6:	4253      	negpl	r3, r2
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	719a      	strb	r2, [r3, #6]
 8001dae:	e00d      	b.n	8001dcc <Stepper_ISR+0x54>
    else
        motor->currentStep = (motor->currentStep == 0) ? 7 : motor->currentStep - 1;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	799b      	ldrb	r3, [r3, #6]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d005      	beq.n	8001dc6 <Stepper_ISR+0x4e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	799b      	ldrb	r3, [r3, #6]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	e000      	b.n	8001dc8 <Stepper_ISR+0x50>
 8001dc6:	2207      	movs	r2, #7
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	719a      	strb	r2, [r3, #6]


    /* GPIO 출력 */
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[motor->currentStep][0]);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	799b      	ldrb	r3, [r3, #6]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e4c <Stepper_ISR+0xd4>)
 8001dd6:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	2102      	movs	r1, #2
 8001dde:	481c      	ldr	r0, [pc, #112]	@ (8001e50 <Stepper_ISR+0xd8>)
 8001de0:	f000 ff20 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[motor->currentStep][1]);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	799b      	ldrb	r3, [r3, #6]
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	4a18      	ldr	r2, [pc, #96]	@ (8001e4c <Stepper_ISR+0xd4>)
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	785b      	ldrb	r3, [r3, #1]
 8001df2:	461a      	mov	r2, r3
 8001df4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001df8:	4815      	ldr	r0, [pc, #84]	@ (8001e50 <Stepper_ISR+0xd8>)
 8001dfa:	f000 ff13 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[motor->currentStep][2]);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	799b      	ldrb	r3, [r3, #6]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	4a11      	ldr	r2, [pc, #68]	@ (8001e4c <Stepper_ISR+0xd4>)
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	789b      	ldrb	r3, [r3, #2]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e12:	480f      	ldr	r0, [pc, #60]	@ (8001e50 <Stepper_ISR+0xd8>)
 8001e14:	f000 ff06 	bl	8002c24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[motor->currentStep][3]);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	799b      	ldrb	r3, [r3, #6]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e4c <Stepper_ISR+0xd4>)
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	78db      	ldrb	r3, [r3, #3]
 8001e26:	461a      	mov	r2, r3
 8001e28:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e2c:	4808      	ldr	r0, [pc, #32]	@ (8001e50 <Stepper_ISR+0xd8>)
 8001e2e:	f000 fef9 	bl	8002c24 <HAL_GPIO_WritePin>

    // Step 감소
    motor->remainingSteps--;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	889b      	ldrh	r3, [r3, #4]
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	809a      	strh	r2, [r3, #4]
 8001e40:	e000      	b.n	8001e44 <Stepper_ISR+0xcc>
        return;
 8001e42:	bf00      	nop
}
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	08006f44 	.word	0x08006f44
 8001e50:	40020400 	.word	0x40020400

08001e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
 8001e7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7e:	4a08      	ldr	r2, [pc, #32]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e86:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <HAL_MspInit+0x4c>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <NMI_Handler+0x4>

08001eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <MemManage_Handler+0x4>

08001ebc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efa:	f000 fb0f 	bl	800251c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f000 fea6 	bl	8002c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001f14:	2002      	movs	r0, #2
 8001f16:	f000 fe9f 	bl	8002c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001f22:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f26:	f000 fe97 	bl	8002c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001f34:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f36:	f002 fa29 	bl	800438c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200002a4 	.word	0x200002a4

08001f44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <TIM3_IRQHandler+0x10>)
 8001f4a:	f002 fa1f 	bl	800438c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	2000025c 	.word	0x2000025c

08001f58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <USART2_IRQHandler+0x10>)
 8001f5e:	f003 f853 	bl	8005008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000334 	.word	0x20000334

08001f6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f74:	f000 fe70 	bl	8002c58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001f78:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001f7c:	f000 fe6c 	bl	8002c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e00a      	b.n	8001fac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f96:	f3af 8000 	nop.w
 8001f9a:	4601      	mov	r1, r0
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	60ba      	str	r2, [r7, #8]
 8001fa2:	b2ca      	uxtb	r2, r1
 8001fa4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	dbf0      	blt.n	8001f96 <_read+0x12>
  }

  return len;
 8001fb4:	687b      	ldr	r3, [r7, #4]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <_close>:
  }
  return len;
}

int _close(int file)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe6:	605a      	str	r2, [r3, #4]
  return 0;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <_isatty>:

int _isatty(int file)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ffe:	2301      	movs	r3, #1
}
 8002000:	4618      	mov	r0, r3
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002030:	4a14      	ldr	r2, [pc, #80]	@ (8002084 <_sbrk+0x5c>)
 8002032:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <_sbrk+0x60>)
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800203c:	4b13      	ldr	r3, [pc, #76]	@ (800208c <_sbrk+0x64>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d102      	bne.n	800204a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002044:	4b11      	ldr	r3, [pc, #68]	@ (800208c <_sbrk+0x64>)
 8002046:	4a12      	ldr	r2, [pc, #72]	@ (8002090 <_sbrk+0x68>)
 8002048:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800204a:	4b10      	ldr	r3, [pc, #64]	@ (800208c <_sbrk+0x64>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4413      	add	r3, r2
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	429a      	cmp	r2, r3
 8002056:	d207      	bcs.n	8002068 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002058:	f004 f84c 	bl	80060f4 <__errno>
 800205c:	4603      	mov	r3, r0
 800205e:	220c      	movs	r2, #12
 8002060:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002066:	e009      	b.n	800207c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002068:	4b08      	ldr	r3, [pc, #32]	@ (800208c <_sbrk+0x64>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800206e:	4b07      	ldr	r3, [pc, #28]	@ (800208c <_sbrk+0x64>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4413      	add	r3, r2
 8002076:	4a05      	ldr	r2, [pc, #20]	@ (800208c <_sbrk+0x64>)
 8002078:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800207a:	68fb      	ldr	r3, [r7, #12]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3718      	adds	r7, #24
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20020000 	.word	0x20020000
 8002088:	00000400 	.word	0x00000400
 800208c:	20000258 	.word	0x20000258
 8002090:	200004d0 	.word	0x200004d0

08002094 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <SystemInit+0x20>)
 800209a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800209e:	4a05      	ldr	r2, [pc, #20]	@ (80020b4 <SystemInit+0x20>)
 80020a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	@ 0x28
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020be:	f107 0318 	add.w	r3, r7, #24
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020d6:	463b      	mov	r3, r7
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002190 <MX_TIM3_Init+0xd8>)
 80020e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002194 <MX_TIM3_Init+0xdc>)
 80020e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 80020e8:	4b29      	ldr	r3, [pc, #164]	@ (8002190 <MX_TIM3_Init+0xd8>)
 80020ea:	2263      	movs	r2, #99	@ 0x63
 80020ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ee:	4b28      	ldr	r3, [pc, #160]	@ (8002190 <MX_TIM3_Init+0xd8>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020f4:	4b26      	ldr	r3, [pc, #152]	@ (8002190 <MX_TIM3_Init+0xd8>)
 80020f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fc:	4b24      	ldr	r3, [pc, #144]	@ (8002190 <MX_TIM3_Init+0xd8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002102:	4b23      	ldr	r3, [pc, #140]	@ (8002190 <MX_TIM3_Init+0xd8>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002108:	4821      	ldr	r0, [pc, #132]	@ (8002190 <MX_TIM3_Init+0xd8>)
 800210a:	f001 fef3 	bl	8003ef4 <HAL_TIM_Base_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002114:	f7ff fcfa 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002118:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800211c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800211e:	f107 0318 	add.w	r3, r7, #24
 8002122:	4619      	mov	r1, r3
 8002124:	481a      	ldr	r0, [pc, #104]	@ (8002190 <MX_TIM3_Init+0xd8>)
 8002126:	f002 fabd 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002130:	f7ff fcec 	bl	8001b0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002134:	4816      	ldr	r0, [pc, #88]	@ (8002190 <MX_TIM3_Init+0xd8>)
 8002136:	f001 ffb6 	bl	80040a6 <HAL_TIM_IC_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002140:	f7ff fce4 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002144:	2300      	movs	r3, #0
 8002146:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4619      	mov	r1, r3
 8002152:	480f      	ldr	r0, [pc, #60]	@ (8002190 <MX_TIM3_Init+0xd8>)
 8002154:	f002 fdfa 	bl	8004d4c <HAL_TIMEx_MasterConfigSynchronization>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800215e:	f7ff fcd5 	bl	8001b0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002162:	2300      	movs	r3, #0
 8002164:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002166:	2301      	movs	r3, #1
 8002168:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002172:	463b      	mov	r3, r7
 8002174:	2200      	movs	r2, #0
 8002176:	4619      	mov	r1, r3
 8002178:	4805      	ldr	r0, [pc, #20]	@ (8002190 <MX_TIM3_Init+0xd8>)
 800217a:	f002 f9f7 	bl	800456c <HAL_TIM_IC_ConfigChannel>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002184:	f7ff fcc2 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	3728      	adds	r7, #40	@ 0x28
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	2000025c 	.word	0x2000025c
 8002194:	40000400 	.word	0x40000400

08002198 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800219c:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <MX_TIM10_Init+0x40>)
 800219e:	4a0f      	ldr	r2, [pc, #60]	@ (80021dc <MX_TIM10_Init+0x44>)
 80021a0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80021a2:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80021ae:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021b4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021bc:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021be:	2200      	movs	r2, #0
 80021c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80021c2:	4805      	ldr	r0, [pc, #20]	@ (80021d8 <MX_TIM10_Init+0x40>)
 80021c4:	f001 fe96 	bl	8003ef4 <HAL_TIM_Base_Init>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80021ce:	f7ff fc9d 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200002a4 	.word	0x200002a4
 80021dc:	40014400 	.word	0x40014400

080021e0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80021e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <MX_TIM11_Init+0x40>)
 80021e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002224 <MX_TIM11_Init+0x44>)
 80021e8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 80021ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002220 <MX_TIM11_Init+0x40>)
 80021ec:	2263      	movs	r2, #99	@ 0x63
 80021ee:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <MX_TIM11_Init+0x40>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <MX_TIM11_Init+0x40>)
 80021f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021fc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <MX_TIM11_Init+0x40>)
 8002200:	2200      	movs	r2, #0
 8002202:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002204:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <MX_TIM11_Init+0x40>)
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	@ (8002220 <MX_TIM11_Init+0x40>)
 800220c:	f001 fe72 	bl	8003ef4 <HAL_TIM_Base_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002216:	f7ff fc79 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200002ec 	.word	0x200002ec
 8002224:	40014800 	.word	0x40014800

08002228 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	@ 0x30
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 031c 	add.w	r3, r7, #28
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a35      	ldr	r2, [pc, #212]	@ (800231c <HAL_TIM_Base_MspInit+0xf4>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d134      	bne.n	80022b4 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	4b34      	ldr	r3, [pc, #208]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	4a33      	ldr	r2, [pc, #204]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002254:	f043 0302 	orr.w	r3, r3, #2
 8002258:	6413      	str	r3, [r2, #64]	@ 0x40
 800225a:	4b31      	ldr	r3, [pc, #196]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	4b2d      	ldr	r3, [pc, #180]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	4a2c      	ldr	r2, [pc, #176]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	6313      	str	r3, [r2, #48]	@ 0x30
 8002276:	4b2a      	ldr	r3, [pc, #168]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002282:	2340      	movs	r3, #64	@ 0x40
 8002284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002286:	2302      	movs	r3, #2
 8002288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002292:	2302      	movs	r3, #2
 8002294:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002296:	f107 031c 	add.w	r3, r7, #28
 800229a:	4619      	mov	r1, r3
 800229c:	4821      	ldr	r0, [pc, #132]	@ (8002324 <HAL_TIM_Base_MspInit+0xfc>)
 800229e:	f000 fb25 	bl	80028ec <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2100      	movs	r1, #0
 80022a6:	201d      	movs	r0, #29
 80022a8:	f000 fa57 	bl	800275a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022ac:	201d      	movs	r0, #29
 80022ae:	f000 fa70 	bl	8002792 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80022b2:	e02e      	b.n	8002312 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM10)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002328 <HAL_TIM_Base_MspInit+0x100>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d116      	bne.n	80022ec <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a16      	ldr	r2, [pc, #88]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 80022c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	2019      	movs	r0, #25
 80022e0:	f000 fa3b 	bl	800275a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80022e4:	2019      	movs	r0, #25
 80022e6:	f000 fa54 	bl	8002792 <HAL_NVIC_EnableIRQ>
}
 80022ea:	e012      	b.n	8002312 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM11)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0e      	ldr	r2, [pc, #56]	@ (800232c <HAL_TIM_Base_MspInit+0x104>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10d      	bne.n	8002312 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002304:	6453      	str	r3, [r2, #68]	@ 0x44
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_TIM_Base_MspInit+0xf8>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
}
 8002312:	bf00      	nop
 8002314:	3730      	adds	r7, #48	@ 0x30
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40000400 	.word	0x40000400
 8002320:	40023800 	.word	0x40023800
 8002324:	40020000 	.word	0x40020000
 8002328:	40014400 	.word	0x40014400
 800232c:	40014800 	.word	0x40014800

08002330 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002334:	4b11      	ldr	r3, [pc, #68]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002336:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <MX_USART2_UART_Init+0x50>)
 8002338:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800233a:	4b10      	ldr	r3, [pc, #64]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 800233c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002340:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002348:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 800234a:	2200      	movs	r2, #0
 800234c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800234e:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002350:	2200      	movs	r2, #0
 8002352:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002356:	220c      	movs	r2, #12
 8002358:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800235a:	4b08      	ldr	r3, [pc, #32]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 800235c:	2200      	movs	r2, #0
 800235e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002362:	2200      	movs	r2, #0
 8002364:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002366:	4805      	ldr	r0, [pc, #20]	@ (800237c <MX_USART2_UART_Init+0x4c>)
 8002368:	f002 fd72 	bl	8004e50 <HAL_UART_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002372:	f7ff fbcb 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000334 	.word	0x20000334
 8002380:	40004400 	.word	0x40004400

08002384 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002418 <HAL_UART_MspInit+0x94>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d133      	bne.n	800240e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	4a1b      	ldr	r2, [pc, #108]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b6:	4b19      	ldr	r3, [pc, #100]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	4b15      	ldr	r3, [pc, #84]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	4a14      	ldr	r2, [pc, #80]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d2:	4b12      	ldr	r3, [pc, #72]	@ (800241c <HAL_UART_MspInit+0x98>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023de:	230c      	movs	r3, #12
 80023e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ea:	2303      	movs	r3, #3
 80023ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023ee:	2307      	movs	r3, #7
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	4619      	mov	r1, r3
 80023f8:	4809      	ldr	r0, [pc, #36]	@ (8002420 <HAL_UART_MspInit+0x9c>)
 80023fa:	f000 fa77 	bl	80028ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	2026      	movs	r0, #38	@ 0x26
 8002404:	f000 f9a9 	bl	800275a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002408:	2026      	movs	r0, #38	@ 0x26
 800240a:	f000 f9c2 	bl	8002792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800240e:	bf00      	nop
 8002410:	3728      	adds	r7, #40	@ 0x28
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40004400 	.word	0x40004400
 800241c:	40023800 	.word	0x40023800
 8002420:	40020000 	.word	0x40020000

08002424 <Reset_Handler>:
 8002424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800245c <LoopFillZerobss+0xe>
 8002428:	f7ff fe34 	bl	8002094 <SystemInit>
 800242c:	480c      	ldr	r0, [pc, #48]	@ (8002460 <LoopFillZerobss+0x12>)
 800242e:	490d      	ldr	r1, [pc, #52]	@ (8002464 <LoopFillZerobss+0x16>)
 8002430:	4a0d      	ldr	r2, [pc, #52]	@ (8002468 <LoopFillZerobss+0x1a>)
 8002432:	2300      	movs	r3, #0
 8002434:	e002      	b.n	800243c <LoopCopyDataInit>

08002436 <CopyDataInit>:
 8002436:	58d4      	ldr	r4, [r2, r3]
 8002438:	50c4      	str	r4, [r0, r3]
 800243a:	3304      	adds	r3, #4

0800243c <LoopCopyDataInit>:
 800243c:	18c4      	adds	r4, r0, r3
 800243e:	428c      	cmp	r4, r1
 8002440:	d3f9      	bcc.n	8002436 <CopyDataInit>
 8002442:	4a0a      	ldr	r2, [pc, #40]	@ (800246c <LoopFillZerobss+0x1e>)
 8002444:	4c0a      	ldr	r4, [pc, #40]	@ (8002470 <LoopFillZerobss+0x22>)
 8002446:	2300      	movs	r3, #0
 8002448:	e001      	b.n	800244e <LoopFillZerobss>

0800244a <FillZerobss>:
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	3204      	adds	r2, #4

0800244e <LoopFillZerobss>:
 800244e:	42a2      	cmp	r2, r4
 8002450:	d3fb      	bcc.n	800244a <FillZerobss>
 8002452:	f003 fe55 	bl	8006100 <__libc_init_array>
 8002456:	f7ff f959 	bl	800170c <main>
 800245a:	4770      	bx	lr
 800245c:	20020000 	.word	0x20020000
 8002460:	20000000 	.word	0x20000000
 8002464:	200001b0 	.word	0x200001b0
 8002468:	08006fc0 	.word	0x08006fc0
 800246c:	200001b0 	.word	0x200001b0
 8002470:	200004cc 	.word	0x200004cc

08002474 <ADC_IRQHandler>:
 8002474:	e7fe      	b.n	8002474 <ADC_IRQHandler>
	...

08002478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800247c:	4b0e      	ldr	r3, [pc, #56]	@ (80024b8 <HAL_Init+0x40>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <HAL_Init+0x40>)
 8002482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002486:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002488:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_Init+0x40>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <HAL_Init+0x40>)
 800248e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002492:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002494:	4b08      	ldr	r3, [pc, #32]	@ (80024b8 <HAL_Init+0x40>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a07      	ldr	r2, [pc, #28]	@ (80024b8 <HAL_Init+0x40>)
 800249a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800249e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a0:	2003      	movs	r0, #3
 80024a2:	f000 f94f 	bl	8002744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024a6:	200f      	movs	r0, #15
 80024a8:	f000 f808 	bl	80024bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ac:	f7ff fcd2 	bl	8001e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40023c00 	.word	0x40023c00

080024bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c4:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <HAL_InitTick+0x54>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b12      	ldr	r3, [pc, #72]	@ (8002514 <HAL_InitTick+0x58>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	4619      	mov	r1, r3
 80024ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024da:	4618      	mov	r0, r3
 80024dc:	f000 f967 	bl	80027ae <HAL_SYSTICK_Config>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e00e      	b.n	8002508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b0f      	cmp	r3, #15
 80024ee:	d80a      	bhi.n	8002506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f0:	2200      	movs	r2, #0
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024f8:	f000 f92f 	bl	800275a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024fc:	4a06      	ldr	r2, [pc, #24]	@ (8002518 <HAL_InitTick+0x5c>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	e000      	b.n	8002508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000148 	.word	0x20000148
 8002514:	20000150 	.word	0x20000150
 8002518:	2000014c 	.word	0x2000014c

0800251c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <HAL_IncTick+0x20>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_IncTick+0x24>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4413      	add	r3, r2
 800252c:	4a04      	ldr	r2, [pc, #16]	@ (8002540 <HAL_IncTick+0x24>)
 800252e:	6013      	str	r3, [r2, #0]
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	20000150 	.word	0x20000150
 8002540:	2000037c 	.word	0x2000037c

08002544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return uwTick;
 8002548:	4b03      	ldr	r3, [pc, #12]	@ (8002558 <HAL_GetTick+0x14>)
 800254a:	681b      	ldr	r3, [r3, #0]
}
 800254c:	4618      	mov	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	2000037c 	.word	0x2000037c

0800255c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff ffee 	bl	8002544 <HAL_GetTick>
 8002568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002574:	d005      	beq.n	8002582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002576:	4b0a      	ldr	r3, [pc, #40]	@ (80025a0 <HAL_Delay+0x44>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4413      	add	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002582:	bf00      	nop
 8002584:	f7ff ffde 	bl	8002544 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	429a      	cmp	r2, r3
 8002592:	d8f7      	bhi.n	8002584 <HAL_Delay+0x28>
  {
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000150 	.word	0x20000150

080025a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b4:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c0:	4013      	ands	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d6:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	60d3      	str	r3, [r2, #12]
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <__NVIC_GetPriorityGrouping+0x18>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	f003 0307 	and.w	r3, r3, #7
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	2b00      	cmp	r3, #0
 8002618:	db0b      	blt.n	8002632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	f003 021f 	and.w	r2, r3, #31
 8002620:	4907      	ldr	r1, [pc, #28]	@ (8002640 <__NVIC_EnableIRQ+0x38>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	2001      	movs	r0, #1
 800262a:	fa00 f202 	lsl.w	r2, r0, r2
 800262e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000e100 	.word	0xe000e100

08002644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	6039      	str	r1, [r7, #0]
 800264e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	2b00      	cmp	r3, #0
 8002656:	db0a      	blt.n	800266e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	490c      	ldr	r1, [pc, #48]	@ (8002690 <__NVIC_SetPriority+0x4c>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	0112      	lsls	r2, r2, #4
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	440b      	add	r3, r1
 8002668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800266c:	e00a      	b.n	8002684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	b2da      	uxtb	r2, r3
 8002672:	4908      	ldr	r1, [pc, #32]	@ (8002694 <__NVIC_SetPriority+0x50>)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	3b04      	subs	r3, #4
 800267c:	0112      	lsls	r2, r2, #4
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	440b      	add	r3, r1
 8002682:	761a      	strb	r2, [r3, #24]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000e100 	.word	0xe000e100
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	@ 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f1c3 0307 	rsb	r3, r3, #7
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	bf28      	it	cs
 80026b6:	2304      	movcs	r3, #4
 80026b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3304      	adds	r3, #4
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d902      	bls.n	80026c8 <NVIC_EncodePriority+0x30>
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3b03      	subs	r3, #3
 80026c6:	e000      	b.n	80026ca <NVIC_EncodePriority+0x32>
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	401a      	ands	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ea:	43d9      	mvns	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	4313      	orrs	r3, r2
         );
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3724      	adds	r7, #36	@ 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002710:	d301      	bcc.n	8002716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002712:	2301      	movs	r3, #1
 8002714:	e00f      	b.n	8002736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <SysTick_Config+0x40>)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800271e:	210f      	movs	r1, #15
 8002720:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002724:	f7ff ff8e 	bl	8002644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <SysTick_Config+0x40>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800272e:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <SysTick_Config+0x40>)
 8002730:	2207      	movs	r2, #7
 8002732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	e000e010 	.word	0xe000e010

08002744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ff29 	bl	80025a4 <__NVIC_SetPriorityGrouping>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800275a:	b580      	push	{r7, lr}
 800275c:	b086      	sub	sp, #24
 800275e:	af00      	add	r7, sp, #0
 8002760:	4603      	mov	r3, r0
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800276c:	f7ff ff3e 	bl	80025ec <__NVIC_GetPriorityGrouping>
 8002770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68b9      	ldr	r1, [r7, #8]
 8002776:	6978      	ldr	r0, [r7, #20]
 8002778:	f7ff ff8e 	bl	8002698 <NVIC_EncodePriority>
 800277c:	4602      	mov	r2, r0
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff ff5d 	bl	8002644 <__NVIC_SetPriority>
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b082      	sub	sp, #8
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff ff31 	bl	8002608 <__NVIC_EnableIRQ>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff ffa2 	bl	8002700 <SysTick_Config>
 80027bc:	4603      	mov	r3, r0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027d4:	f7ff feb6 	bl	8002544 <HAL_GetTick>
 80027d8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d008      	beq.n	80027f8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2280      	movs	r2, #128	@ 0x80
 80027ea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e052      	b.n	800289e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0216 	bic.w	r2, r2, #22
 8002806:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002816:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281c:	2b00      	cmp	r3, #0
 800281e:	d103      	bne.n	8002828 <HAL_DMA_Abort+0x62>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002824:	2b00      	cmp	r3, #0
 8002826:	d007      	beq.n	8002838 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0208 	bic.w	r2, r2, #8
 8002836:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 0201 	bic.w	r2, r2, #1
 8002846:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002848:	e013      	b.n	8002872 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800284a:	f7ff fe7b 	bl	8002544 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b05      	cmp	r3, #5
 8002856:	d90c      	bls.n	8002872 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2220      	movs	r2, #32
 800285c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2203      	movs	r2, #3
 8002862:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e015      	b.n	800289e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e4      	bne.n	800284a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002884:	223f      	movs	r2, #63	@ 0x3f
 8002886:	409a      	lsls	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d004      	beq.n	80028c4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2280      	movs	r2, #128	@ 0x80
 80028be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e00c      	b.n	80028de <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2205      	movs	r2, #5
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0201 	bic.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b089      	sub	sp, #36	@ 0x24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028fe:	2300      	movs	r3, #0
 8002900:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
 8002906:	e159      	b.n	8002bbc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002908:	2201      	movs	r2, #1
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4013      	ands	r3, r2
 800291a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	429a      	cmp	r2, r3
 8002922:	f040 8148 	bne.w	8002bb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b01      	cmp	r3, #1
 8002930:	d005      	beq.n	800293e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800293a:	2b02      	cmp	r3, #2
 800293c:	d130      	bne.n	80029a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	2203      	movs	r2, #3
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4013      	ands	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002974:	2201      	movs	r2, #1
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	091b      	lsrs	r3, r3, #4
 800298a:	f003 0201 	and.w	r2, r3, #1
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d017      	beq.n	80029dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d123      	bne.n	8002a30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	08da      	lsrs	r2, r3, #3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3208      	adds	r2, #8
 80029f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	220f      	movs	r2, #15
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	691a      	ldr	r2, [r3, #16]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	08da      	lsrs	r2, r3, #3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3208      	adds	r2, #8
 8002a2a:	69b9      	ldr	r1, [r7, #24]
 8002a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	4013      	ands	r3, r2
 8002a46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0203 	and.w	r2, r3, #3
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 80a2 	beq.w	8002bb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	4b57      	ldr	r3, [pc, #348]	@ (8002bd4 <HAL_GPIO_Init+0x2e8>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	4a56      	ldr	r2, [pc, #344]	@ (8002bd4 <HAL_GPIO_Init+0x2e8>)
 8002a7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a82:	4b54      	ldr	r3, [pc, #336]	@ (8002bd4 <HAL_GPIO_Init+0x2e8>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a8e:	4a52      	ldr	r2, [pc, #328]	@ (8002bd8 <HAL_GPIO_Init+0x2ec>)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	089b      	lsrs	r3, r3, #2
 8002a94:	3302      	adds	r3, #2
 8002a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	220f      	movs	r2, #15
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a49      	ldr	r2, [pc, #292]	@ (8002bdc <HAL_GPIO_Init+0x2f0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d019      	beq.n	8002aee <HAL_GPIO_Init+0x202>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a48      	ldr	r2, [pc, #288]	@ (8002be0 <HAL_GPIO_Init+0x2f4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d013      	beq.n	8002aea <HAL_GPIO_Init+0x1fe>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a47      	ldr	r2, [pc, #284]	@ (8002be4 <HAL_GPIO_Init+0x2f8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00d      	beq.n	8002ae6 <HAL_GPIO_Init+0x1fa>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a46      	ldr	r2, [pc, #280]	@ (8002be8 <HAL_GPIO_Init+0x2fc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d007      	beq.n	8002ae2 <HAL_GPIO_Init+0x1f6>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a45      	ldr	r2, [pc, #276]	@ (8002bec <HAL_GPIO_Init+0x300>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d101      	bne.n	8002ade <HAL_GPIO_Init+0x1f2>
 8002ada:	2304      	movs	r3, #4
 8002adc:	e008      	b.n	8002af0 <HAL_GPIO_Init+0x204>
 8002ade:	2307      	movs	r3, #7
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_Init+0x204>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e004      	b.n	8002af0 <HAL_GPIO_Init+0x204>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e002      	b.n	8002af0 <HAL_GPIO_Init+0x204>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_Init+0x204>
 8002aee:	2300      	movs	r3, #0
 8002af0:	69fa      	ldr	r2, [r7, #28]
 8002af2:	f002 0203 	and.w	r2, r2, #3
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	4093      	lsls	r3, r2
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b00:	4935      	ldr	r1, [pc, #212]	@ (8002bd8 <HAL_GPIO_Init+0x2ec>)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	089b      	lsrs	r3, r3, #2
 8002b06:	3302      	adds	r3, #2
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b0e:	4b38      	ldr	r3, [pc, #224]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b32:	4a2f      	ldr	r2, [pc, #188]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b38:	4b2d      	ldr	r3, [pc, #180]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b5c:	4a24      	ldr	r2, [pc, #144]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b62:	4b23      	ldr	r3, [pc, #140]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b86:	4a1a      	ldr	r2, [pc, #104]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b8c:	4b18      	ldr	r3, [pc, #96]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bb0:	4a0f      	ldr	r2, [pc, #60]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	2b0f      	cmp	r3, #15
 8002bc0:	f67f aea2 	bls.w	8002908 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bc4:	bf00      	nop
 8002bc6:	bf00      	nop
 8002bc8:	3724      	adds	r7, #36	@ 0x24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40013800 	.word	0x40013800
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40020400 	.word	0x40020400
 8002be4:	40020800 	.word	0x40020800
 8002be8:	40020c00 	.word	0x40020c00
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40013c00 	.word	0x40013c00

08002bf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691a      	ldr	r2, [r3, #16]
 8002c04:	887b      	ldrh	r3, [r7, #2]
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d002      	beq.n	8002c12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
 8002c10:	e001      	b.n	8002c16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c12:	2300      	movs	r3, #0
 8002c14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	807b      	strh	r3, [r7, #2]
 8002c30:	4613      	mov	r3, r2
 8002c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c34:	787b      	ldrb	r3, [r7, #1]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c40:	e003      	b.n	8002c4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c42:	887b      	ldrh	r3, [r7, #2]
 8002c44:	041a      	lsls	r2, r3, #16
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	619a      	str	r2, [r3, #24]
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
	...

08002c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c62:	4b08      	ldr	r3, [pc, #32]	@ (8002c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d006      	beq.n	8002c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c6e:	4a05      	ldr	r2, [pc, #20]	@ (8002c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c74:	88fb      	ldrh	r3, [r7, #6]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe ff18 	bl	8001aac <HAL_GPIO_EXTI_Callback>
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40013c00 	.word	0x40013c00

08002c88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e12b      	b.n	8002ef2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f7fe fafe 	bl	80012b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2224      	movs	r2, #36	@ 0x24
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0201 	bic.w	r2, r2, #1
 8002cca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cec:	f001 f8da 	bl	8003ea4 <HAL_RCC_GetPCLK1Freq>
 8002cf0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4a81      	ldr	r2, [pc, #516]	@ (8002efc <HAL_I2C_Init+0x274>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d807      	bhi.n	8002d0c <HAL_I2C_Init+0x84>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4a80      	ldr	r2, [pc, #512]	@ (8002f00 <HAL_I2C_Init+0x278>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	bf94      	ite	ls
 8002d04:	2301      	movls	r3, #1
 8002d06:	2300      	movhi	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	e006      	b.n	8002d1a <HAL_I2C_Init+0x92>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f04 <HAL_I2C_Init+0x27c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	bf94      	ite	ls
 8002d14:	2301      	movls	r3, #1
 8002d16:	2300      	movhi	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e0e7      	b.n	8002ef2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4a78      	ldr	r2, [pc, #480]	@ (8002f08 <HAL_I2C_Init+0x280>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	0c9b      	lsrs	r3, r3, #18
 8002d2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	4a6a      	ldr	r2, [pc, #424]	@ (8002efc <HAL_I2C_Init+0x274>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d802      	bhi.n	8002d5c <HAL_I2C_Init+0xd4>
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	e009      	b.n	8002d70 <HAL_I2C_Init+0xe8>
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d62:	fb02 f303 	mul.w	r3, r2, r3
 8002d66:	4a69      	ldr	r2, [pc, #420]	@ (8002f0c <HAL_I2C_Init+0x284>)
 8002d68:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6c:	099b      	lsrs	r3, r3, #6
 8002d6e:	3301      	adds	r3, #1
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	6812      	ldr	r2, [r2, #0]
 8002d74:	430b      	orrs	r3, r1
 8002d76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	495c      	ldr	r1, [pc, #368]	@ (8002efc <HAL_I2C_Init+0x274>)
 8002d8c:	428b      	cmp	r3, r1
 8002d8e:	d819      	bhi.n	8002dc4 <HAL_I2C_Init+0x13c>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	1e59      	subs	r1, r3, #1
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d9e:	1c59      	adds	r1, r3, #1
 8002da0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002da4:	400b      	ands	r3, r1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00a      	beq.n	8002dc0 <HAL_I2C_Init+0x138>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1e59      	subs	r1, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002db8:	3301      	adds	r3, #1
 8002dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dbe:	e051      	b.n	8002e64 <HAL_I2C_Init+0x1dc>
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	e04f      	b.n	8002e64 <HAL_I2C_Init+0x1dc>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d111      	bne.n	8002df0 <HAL_I2C_Init+0x168>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	1e58      	subs	r0, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6859      	ldr	r1, [r3, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	440b      	add	r3, r1
 8002dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dde:	3301      	adds	r3, #1
 8002de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	e012      	b.n	8002e16 <HAL_I2C_Init+0x18e>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	1e58      	subs	r0, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6859      	ldr	r1, [r3, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	0099      	lsls	r1, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e06:	3301      	adds	r3, #1
 8002e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	bf0c      	ite	eq
 8002e10:	2301      	moveq	r3, #1
 8002e12:	2300      	movne	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_Init+0x196>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e022      	b.n	8002e64 <HAL_I2C_Init+0x1dc>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10e      	bne.n	8002e44 <HAL_I2C_Init+0x1bc>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1e58      	subs	r0, r3, #1
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6859      	ldr	r1, [r3, #4]
 8002e2e:	460b      	mov	r3, r1
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	440b      	add	r3, r1
 8002e34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e42:	e00f      	b.n	8002e64 <HAL_I2C_Init+0x1dc>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1e58      	subs	r0, r3, #1
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6859      	ldr	r1, [r3, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	0099      	lsls	r1, r3, #2
 8002e54:	440b      	add	r3, r1
 8002e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	6809      	ldr	r1, [r1, #0]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69da      	ldr	r2, [r3, #28]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6911      	ldr	r1, [r2, #16]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68d2      	ldr	r2, [r2, #12]
 8002e9e:	4311      	orrs	r1, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	000186a0 	.word	0x000186a0
 8002f00:	001e847f 	.word	0x001e847f
 8002f04:	003d08ff 	.word	0x003d08ff
 8002f08:	431bde83 	.word	0x431bde83
 8002f0c:	10624dd3 	.word	0x10624dd3

08002f10 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	607a      	str	r2, [r7, #4]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	817b      	strh	r3, [r7, #10]
 8002f20:	4613      	mov	r3, r2
 8002f22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f24:	f7ff fb0e 	bl	8002544 <HAL_GetTick>
 8002f28:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	f040 80e0 	bne.w	80030f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	2319      	movs	r3, #25
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4970      	ldr	r1, [pc, #448]	@ (8003104 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f964 	bl	8003210 <I2C_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e0d3      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_I2C_Master_Transmit+0x50>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e0cc      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d007      	beq.n	8002f86 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f042 0201 	orr.w	r2, r2, #1
 8002f84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2221      	movs	r2, #33	@ 0x21
 8002f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	893a      	ldrh	r2, [r7, #8]
 8002fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4a50      	ldr	r2, [pc, #320]	@ (8003108 <HAL_I2C_Master_Transmit+0x1f8>)
 8002fc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fc8:	8979      	ldrh	r1, [r7, #10]
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	6a3a      	ldr	r2, [r7, #32]
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f89c 	bl	800310c <I2C_MasterRequestWrite>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e08d      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ff4:	e066      	b.n	80030c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	6a39      	ldr	r1, [r7, #32]
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 fa22 	bl	8003444 <I2C_WaitOnTXEFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00d      	beq.n	8003022 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	2b04      	cmp	r3, #4
 800300c:	d107      	bne.n	800301e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800301c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e06b      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	781a      	ldrb	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b04      	cmp	r3, #4
 800305e:	d11b      	bne.n	8003098 <HAL_I2C_Master_Transmit+0x188>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	d017      	beq.n	8003098 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	781a      	ldrb	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003090:	3b01      	subs	r3, #1
 8003092:	b29a      	uxth	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	6a39      	ldr	r1, [r7, #32]
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 fa19 	bl	80034d4 <I2C_WaitOnBTFFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00d      	beq.n	80030c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ac:	2b04      	cmp	r3, #4
 80030ae:	d107      	bne.n	80030c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e01a      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d194      	bne.n	8002ff6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	e000      	b.n	80030fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030f8:	2302      	movs	r3, #2
  }
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	00100002 	.word	0x00100002
 8003108:	ffff0000 	.word	0xffff0000

0800310c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af02      	add	r7, sp, #8
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	607a      	str	r2, [r7, #4]
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	460b      	mov	r3, r1
 800311a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003120:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d006      	beq.n	8003136 <I2C_MasterRequestWrite+0x2a>
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d003      	beq.n	8003136 <I2C_MasterRequestWrite+0x2a>
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003134:	d108      	bne.n	8003148 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e00b      	b.n	8003160 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314c:	2b12      	cmp	r3, #18
 800314e:	d107      	bne.n	8003160 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800315e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 f84f 	bl	8003210 <I2C_WaitOnFlagUntilTimeout>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00d      	beq.n	8003194 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003186:	d103      	bne.n	8003190 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800318e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e035      	b.n	8003200 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800319c:	d108      	bne.n	80031b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800319e:	897b      	ldrh	r3, [r7, #10]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80031ac:	611a      	str	r2, [r3, #16]
 80031ae:	e01b      	b.n	80031e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031b0:	897b      	ldrh	r3, [r7, #10]
 80031b2:	11db      	asrs	r3, r3, #7
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	f003 0306 	and.w	r3, r3, #6
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	f063 030f 	orn	r3, r3, #15
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	490e      	ldr	r1, [pc, #56]	@ (8003208 <I2C_MasterRequestWrite+0xfc>)
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 f898 	bl	8003304 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e010      	b.n	8003200 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031de:	897b      	ldrh	r3, [r7, #10]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	4907      	ldr	r1, [pc, #28]	@ (800320c <I2C_MasterRequestWrite+0x100>)
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f888 	bl	8003304 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e000      	b.n	8003200 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	00010008 	.word	0x00010008
 800320c:	00010002 	.word	0x00010002

08003210 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	603b      	str	r3, [r7, #0]
 800321c:	4613      	mov	r3, r2
 800321e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003220:	e048      	b.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003228:	d044      	beq.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800322a:	f7ff f98b 	bl	8002544 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d302      	bcc.n	8003240 <I2C_WaitOnFlagUntilTimeout+0x30>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d139      	bne.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	0c1b      	lsrs	r3, r3, #16
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b01      	cmp	r3, #1
 8003248:	d10d      	bne.n	8003266 <I2C_WaitOnFlagUntilTimeout+0x56>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	43da      	mvns	r2, r3
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4013      	ands	r3, r2
 8003256:	b29b      	uxth	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	bf0c      	ite	eq
 800325c:	2301      	moveq	r3, #1
 800325e:	2300      	movne	r3, #0
 8003260:	b2db      	uxtb	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	e00c      	b.n	8003280 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	43da      	mvns	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	4013      	ands	r3, r2
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf0c      	ite	eq
 8003278:	2301      	moveq	r3, #1
 800327a:	2300      	movne	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	429a      	cmp	r2, r3
 8003284:	d116      	bne.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0220 	orr.w	r2, r3, #32
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e023      	b.n	80032fc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	0c1b      	lsrs	r3, r3, #16
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d10d      	bne.n	80032da <I2C_WaitOnFlagUntilTimeout+0xca>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	43da      	mvns	r2, r3
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	4013      	ands	r3, r2
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	461a      	mov	r2, r3
 80032d8:	e00c      	b.n	80032f4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	43da      	mvns	r2, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	4013      	ands	r3, r2
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bf0c      	ite	eq
 80032ec:	2301      	moveq	r3, #1
 80032ee:	2300      	movne	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	461a      	mov	r2, r3
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d093      	beq.n	8003222 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
 8003310:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003312:	e071      	b.n	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800331e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003322:	d123      	bne.n	800336c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003332:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800333c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	f043 0204 	orr.w	r2, r3, #4
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e067      	b.n	800343c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003372:	d041      	beq.n	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003374:	f7ff f8e6 	bl	8002544 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	429a      	cmp	r2, r3
 8003382:	d302      	bcc.n	800338a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d136      	bne.n	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	0c1b      	lsrs	r3, r3, #16
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b01      	cmp	r3, #1
 8003392:	d10c      	bne.n	80033ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	43da      	mvns	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	4013      	ands	r3, r2
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bf14      	ite	ne
 80033a6:	2301      	movne	r3, #1
 80033a8:	2300      	moveq	r3, #0
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	e00b      	b.n	80033c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	4013      	ands	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf14      	ite	ne
 80033c0:	2301      	movne	r3, #1
 80033c2:	2300      	moveq	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d016      	beq.n	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	f043 0220 	orr.w	r2, r3, #32
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e021      	b.n	800343c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d10c      	bne.n	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	43da      	mvns	r2, r3
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	4013      	ands	r3, r2
 800340e:	b29b      	uxth	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	e00b      	b.n	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	43da      	mvns	r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4013      	ands	r3, r2
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	bf14      	ite	ne
 800342e:	2301      	movne	r3, #1
 8003430:	2300      	moveq	r3, #0
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	f47f af6d 	bne.w	8003314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003450:	e034      	b.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 f886 	bl	8003564 <I2C_IsAcknowledgeFailed>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e034      	b.n	80034cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003468:	d028      	beq.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346a:	f7ff f86b 	bl	8002544 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	429a      	cmp	r2, r3
 8003478:	d302      	bcc.n	8003480 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d11d      	bne.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800348a:	2b80      	cmp	r3, #128	@ 0x80
 800348c:	d016      	beq.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2220      	movs	r2, #32
 8003498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a8:	f043 0220 	orr.w	r2, r3, #32
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e007      	b.n	80034cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c6:	2b80      	cmp	r3, #128	@ 0x80
 80034c8:	d1c3      	bne.n	8003452 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034e0:	e034      	b.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f83e 	bl	8003564 <I2C_IsAcknowledgeFailed>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e034      	b.n	800355c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034f8:	d028      	beq.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fa:	f7ff f823 	bl	8002544 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	429a      	cmp	r2, r3
 8003508:	d302      	bcc.n	8003510 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d11d      	bne.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b04      	cmp	r3, #4
 800351c:	d016      	beq.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2220      	movs	r2, #32
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003538:	f043 0220 	orr.w	r2, r3, #32
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e007      	b.n	800355c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	2b04      	cmp	r3, #4
 8003558:	d1c3      	bne.n	80034e2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800357a:	d11b      	bne.n	80035b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003584:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2220      	movs	r2, #32
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	f043 0204 	orr.w	r2, r3, #4
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
	...

080035c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e267      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d075      	beq.n	80036ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035e2:	4b88      	ldr	r3, [pc, #544]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d00c      	beq.n	8003608 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ee:	4b85      	ldr	r3, [pc, #532]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d112      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b82      	ldr	r3, [pc, #520]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003606:	d10b      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	4b7e      	ldr	r3, [pc, #504]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05b      	beq.n	80036cc <HAL_RCC_OscConfig+0x108>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d157      	bne.n	80036cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e242      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003628:	d106      	bne.n	8003638 <HAL_RCC_OscConfig+0x74>
 800362a:	4b76      	ldr	r3, [pc, #472]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a75      	ldr	r2, [pc, #468]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e01d      	b.n	8003674 <HAL_RCC_OscConfig+0xb0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003640:	d10c      	bne.n	800365c <HAL_RCC_OscConfig+0x98>
 8003642:	4b70      	ldr	r3, [pc, #448]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a6f      	ldr	r2, [pc, #444]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003648:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	4b6d      	ldr	r3, [pc, #436]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a6c      	ldr	r2, [pc, #432]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e00b      	b.n	8003674 <HAL_RCC_OscConfig+0xb0>
 800365c:	4b69      	ldr	r3, [pc, #420]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a68      	ldr	r2, [pc, #416]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	4b66      	ldr	r3, [pc, #408]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a65      	ldr	r2, [pc, #404]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 800366e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367c:	f7fe ff62 	bl	8002544 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003684:	f7fe ff5e 	bl	8002544 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	@ 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e207      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003696:	4b5b      	ldr	r3, [pc, #364]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0xc0>
 80036a2:	e014      	b.n	80036ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a4:	f7fe ff4e 	bl	8002544 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fe ff4a 	bl	8002544 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e1f3      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036be:	4b51      	ldr	r3, [pc, #324]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0xe8>
 80036ca:	e000      	b.n	80036ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d063      	beq.n	80037a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036da:	4b4a      	ldr	r3, [pc, #296]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00b      	beq.n	80036fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e6:	4b47      	ldr	r3, [pc, #284]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d11c      	bne.n	800372c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036f2:	4b44      	ldr	r3, [pc, #272]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d116      	bne.n	800372c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fe:	4b41      	ldr	r3, [pc, #260]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d005      	beq.n	8003716 <HAL_RCC_OscConfig+0x152>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d001      	beq.n	8003716 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e1c7      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003716:	4b3b      	ldr	r3, [pc, #236]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	4937      	ldr	r1, [pc, #220]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003726:	4313      	orrs	r3, r2
 8003728:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800372a:	e03a      	b.n	80037a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d020      	beq.n	8003776 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003734:	4b34      	ldr	r3, [pc, #208]	@ (8003808 <HAL_RCC_OscConfig+0x244>)
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373a:	f7fe ff03 	bl	8002544 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003740:	e008      	b.n	8003754 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003742:	f7fe feff 	bl	8002544 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e1a8      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003754:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0f0      	beq.n	8003742 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003760:	4b28      	ldr	r3, [pc, #160]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4925      	ldr	r1, [pc, #148]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003770:	4313      	orrs	r3, r2
 8003772:	600b      	str	r3, [r1, #0]
 8003774:	e015      	b.n	80037a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003776:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <HAL_RCC_OscConfig+0x244>)
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377c:	f7fe fee2 	bl	8002544 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003784:	f7fe fede 	bl	8002544 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e187      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003796:	4b1b      	ldr	r3, [pc, #108]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f0      	bne.n	8003784 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0308 	and.w	r3, r3, #8
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d036      	beq.n	800381c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d016      	beq.n	80037e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037b6:	4b15      	ldr	r3, [pc, #84]	@ (800380c <HAL_RCC_OscConfig+0x248>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037bc:	f7fe fec2 	bl	8002544 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c4:	f7fe febe 	bl	8002544 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e167      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCC_OscConfig+0x240>)
 80037d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCC_OscConfig+0x200>
 80037e2:	e01b      	b.n	800381c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e4:	4b09      	ldr	r3, [pc, #36]	@ (800380c <HAL_RCC_OscConfig+0x248>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ea:	f7fe feab 	bl	8002544 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f0:	e00e      	b.n	8003810 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f2:	f7fe fea7 	bl	8002544 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d907      	bls.n	8003810 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e150      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
 8003804:	40023800 	.word	0x40023800
 8003808:	42470000 	.word	0x42470000
 800380c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003810:	4b88      	ldr	r3, [pc, #544]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003812:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1ea      	bne.n	80037f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 8097 	beq.w	8003958 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800382a:	2300      	movs	r3, #0
 800382c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382e:	4b81      	ldr	r3, [pc, #516]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10f      	bne.n	800385a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	4a7c      	ldr	r2, [pc, #496]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003844:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003848:	6413      	str	r3, [r2, #64]	@ 0x40
 800384a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003856:	2301      	movs	r3, #1
 8003858:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385a:	4b77      	ldr	r3, [pc, #476]	@ (8003a38 <HAL_RCC_OscConfig+0x474>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003862:	2b00      	cmp	r3, #0
 8003864:	d118      	bne.n	8003898 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003866:	4b74      	ldr	r3, [pc, #464]	@ (8003a38 <HAL_RCC_OscConfig+0x474>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a73      	ldr	r2, [pc, #460]	@ (8003a38 <HAL_RCC_OscConfig+0x474>)
 800386c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003870:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003872:	f7fe fe67 	bl	8002544 <HAL_GetTick>
 8003876:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003878:	e008      	b.n	800388c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800387a:	f7fe fe63 	bl	8002544 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d901      	bls.n	800388c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e10c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388c:	4b6a      	ldr	r3, [pc, #424]	@ (8003a38 <HAL_RCC_OscConfig+0x474>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0f0      	beq.n	800387a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d106      	bne.n	80038ae <HAL_RCC_OscConfig+0x2ea>
 80038a0:	4b64      	ldr	r3, [pc, #400]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a4:	4a63      	ldr	r2, [pc, #396]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ac:	e01c      	b.n	80038e8 <HAL_RCC_OscConfig+0x324>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	2b05      	cmp	r3, #5
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCC_OscConfig+0x30c>
 80038b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038bc:	f043 0304 	orr.w	r3, r3, #4
 80038c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038c8:	f043 0301 	orr.w	r3, r3, #1
 80038cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ce:	e00b      	b.n	80038e8 <HAL_RCC_OscConfig+0x324>
 80038d0:	4b58      	ldr	r3, [pc, #352]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d4:	4a57      	ldr	r2, [pc, #348]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038d6:	f023 0301 	bic.w	r3, r3, #1
 80038da:	6713      	str	r3, [r2, #112]	@ 0x70
 80038dc:	4b55      	ldr	r3, [pc, #340]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e0:	4a54      	ldr	r2, [pc, #336]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80038e2:	f023 0304 	bic.w	r3, r3, #4
 80038e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d015      	beq.n	800391c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f0:	f7fe fe28 	bl	8002544 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f6:	e00a      	b.n	800390e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f8:	f7fe fe24 	bl	8002544 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003906:	4293      	cmp	r3, r2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e0cb      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390e:	4b49      	ldr	r3, [pc, #292]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0ee      	beq.n	80038f8 <HAL_RCC_OscConfig+0x334>
 800391a:	e014      	b.n	8003946 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800391c:	f7fe fe12 	bl	8002544 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003922:	e00a      	b.n	800393a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003924:	f7fe fe0e 	bl	8002544 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003932:	4293      	cmp	r3, r2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e0b5      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800393a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 800393c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1ee      	bne.n	8003924 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003946:	7dfb      	ldrb	r3, [r7, #23]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d105      	bne.n	8003958 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800394c:	4b39      	ldr	r3, [pc, #228]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	4a38      	ldr	r2, [pc, #224]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003956:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80a1 	beq.w	8003aa4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003962:	4b34      	ldr	r3, [pc, #208]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f003 030c 	and.w	r3, r3, #12
 800396a:	2b08      	cmp	r3, #8
 800396c:	d05c      	beq.n	8003a28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	2b02      	cmp	r3, #2
 8003974:	d141      	bne.n	80039fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003976:	4b31      	ldr	r3, [pc, #196]	@ (8003a3c <HAL_RCC_OscConfig+0x478>)
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fe fde2 	bl	8002544 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003984:	f7fe fdde 	bl	8002544 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e087      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003996:	4b27      	ldr	r3, [pc, #156]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69da      	ldr	r2, [r3, #28]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b0:	019b      	lsls	r3, r3, #6
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	3b01      	subs	r3, #1
 80039bc:	041b      	lsls	r3, r3, #16
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c4:	061b      	lsls	r3, r3, #24
 80039c6:	491b      	ldr	r1, [pc, #108]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039cc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <HAL_RCC_OscConfig+0x478>)
 80039ce:	2201      	movs	r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d2:	f7fe fdb7 	bl	8002544 <HAL_GetTick>
 80039d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039d8:	e008      	b.n	80039ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039da:	f7fe fdb3 	bl	8002544 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e05c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ec:	4b11      	ldr	r3, [pc, #68]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0f0      	beq.n	80039da <HAL_RCC_OscConfig+0x416>
 80039f8:	e054      	b.n	8003aa4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fa:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <HAL_RCC_OscConfig+0x478>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a00:	f7fe fda0 	bl	8002544 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a08:	f7fe fd9c 	bl	8002544 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e045      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1f0      	bne.n	8003a08 <HAL_RCC_OscConfig+0x444>
 8003a26:	e03d      	b.n	8003aa4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d107      	bne.n	8003a40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e038      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40007000 	.word	0x40007000
 8003a3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a40:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab0 <HAL_RCC_OscConfig+0x4ec>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d028      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d121      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d11a      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a70:	4013      	ands	r3, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d111      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a86:	085b      	lsrs	r3, r3, #1
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d107      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d001      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40023800 	.word	0x40023800

08003ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0cc      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ac8:	4b68      	ldr	r3, [pc, #416]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d90c      	bls.n	8003af0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad6:	4b65      	ldr	r3, [pc, #404]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ade:	4b63      	ldr	r3, [pc, #396]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0307 	and.w	r3, r3, #7
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d001      	beq.n	8003af0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e0b8      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d020      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d005      	beq.n	8003b14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b08:	4b59      	ldr	r3, [pc, #356]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	4a58      	ldr	r2, [pc, #352]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d005      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b20:	4b53      	ldr	r3, [pc, #332]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	4a52      	ldr	r2, [pc, #328]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b2c:	4b50      	ldr	r3, [pc, #320]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	494d      	ldr	r1, [pc, #308]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d044      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d107      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b52:	4b47      	ldr	r3, [pc, #284]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d119      	bne.n	8003b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e07f      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d003      	beq.n	8003b72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	d107      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b72:	4b3f      	ldr	r3, [pc, #252]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d109      	bne.n	8003b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e06f      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b82:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e067      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b92:	4b37      	ldr	r3, [pc, #220]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f023 0203 	bic.w	r2, r3, #3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	4934      	ldr	r1, [pc, #208]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ba4:	f7fe fcce 	bl	8002544 <HAL_GetTick>
 8003ba8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003baa:	e00a      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bac:	f7fe fcca 	bl	8002544 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e04f      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 020c 	and.w	r2, r3, #12
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d1eb      	bne.n	8003bac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd4:	4b25      	ldr	r3, [pc, #148]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d20c      	bcs.n	8003bfc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be2:	4b22      	ldr	r3, [pc, #136]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bea:	4b20      	ldr	r3, [pc, #128]	@ (8003c6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e032      	b.n	8003c62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c08:	4b19      	ldr	r3, [pc, #100]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	4916      	ldr	r1, [pc, #88]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c26:	4b12      	ldr	r3, [pc, #72]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	490e      	ldr	r1, [pc, #56]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c3a:	f000 f821 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	4b0b      	ldr	r3, [pc, #44]	@ (8003c70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	091b      	lsrs	r3, r3, #4
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	490a      	ldr	r1, [pc, #40]	@ (8003c74 <HAL_RCC_ClockConfig+0x1c0>)
 8003c4c:	5ccb      	ldrb	r3, [r1, r3]
 8003c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c52:	4a09      	ldr	r2, [pc, #36]	@ (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c56:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fe fc2e 	bl	80024bc <HAL_InitTick>

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023c00 	.word	0x40023c00
 8003c70:	40023800 	.word	0x40023800
 8003c74:	08006f64 	.word	0x08006f64
 8003c78:	20000148 	.word	0x20000148
 8003c7c:	2000014c 	.word	0x2000014c

08003c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c84:	b094      	sub	sp, #80	@ 0x50
 8003c86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c98:	4b79      	ldr	r3, [pc, #484]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 030c 	and.w	r3, r3, #12
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d00d      	beq.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x40>
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	f200 80e1 	bhi.w	8003e6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	d003      	beq.n	8003cba <HAL_RCC_GetSysClockFreq+0x3a>
 8003cb2:	e0db      	b.n	8003e6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cb4:	4b73      	ldr	r3, [pc, #460]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x204>)
 8003cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003cb8:	e0db      	b.n	8003e72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cba:	4b73      	ldr	r3, [pc, #460]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x208>)
 8003cbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003cbe:	e0d8      	b.n	8003e72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cc0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cc8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cca:	4b6d      	ldr	r3, [pc, #436]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d063      	beq.n	8003d9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cd6:	4b6a      	ldr	r3, [pc, #424]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	099b      	lsrs	r3, r3, #6
 8003cdc:	2200      	movs	r2, #0
 8003cde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ce0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cea:	2300      	movs	r3, #0
 8003cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cf2:	4622      	mov	r2, r4
 8003cf4:	462b      	mov	r3, r5
 8003cf6:	f04f 0000 	mov.w	r0, #0
 8003cfa:	f04f 0100 	mov.w	r1, #0
 8003cfe:	0159      	lsls	r1, r3, #5
 8003d00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d04:	0150      	lsls	r0, r2, #5
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4621      	mov	r1, r4
 8003d0c:	1a51      	subs	r1, r2, r1
 8003d0e:	6139      	str	r1, [r7, #16]
 8003d10:	4629      	mov	r1, r5
 8003d12:	eb63 0301 	sbc.w	r3, r3, r1
 8003d16:	617b      	str	r3, [r7, #20]
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d24:	4659      	mov	r1, fp
 8003d26:	018b      	lsls	r3, r1, #6
 8003d28:	4651      	mov	r1, sl
 8003d2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d2e:	4651      	mov	r1, sl
 8003d30:	018a      	lsls	r2, r1, #6
 8003d32:	4651      	mov	r1, sl
 8003d34:	ebb2 0801 	subs.w	r8, r2, r1
 8003d38:	4659      	mov	r1, fp
 8003d3a:	eb63 0901 	sbc.w	r9, r3, r1
 8003d3e:	f04f 0200 	mov.w	r2, #0
 8003d42:	f04f 0300 	mov.w	r3, #0
 8003d46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d52:	4690      	mov	r8, r2
 8003d54:	4699      	mov	r9, r3
 8003d56:	4623      	mov	r3, r4
 8003d58:	eb18 0303 	adds.w	r3, r8, r3
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	462b      	mov	r3, r5
 8003d60:	eb49 0303 	adc.w	r3, r9, r3
 8003d64:	60fb      	str	r3, [r7, #12]
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d72:	4629      	mov	r1, r5
 8003d74:	024b      	lsls	r3, r1, #9
 8003d76:	4621      	mov	r1, r4
 8003d78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	024a      	lsls	r2, r1, #9
 8003d80:	4610      	mov	r0, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d86:	2200      	movs	r2, #0
 8003d88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d90:	f7fc fa76 	bl	8000280 <__aeabi_uldivmod>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4613      	mov	r3, r2
 8003d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d9c:	e058      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d9e:	4b38      	ldr	r3, [pc, #224]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	099b      	lsrs	r3, r3, #6
 8003da4:	2200      	movs	r2, #0
 8003da6:	4618      	mov	r0, r3
 8003da8:	4611      	mov	r1, r2
 8003daa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003dae:	623b      	str	r3, [r7, #32]
 8003db0:	2300      	movs	r3, #0
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003db4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003db8:	4642      	mov	r2, r8
 8003dba:	464b      	mov	r3, r9
 8003dbc:	f04f 0000 	mov.w	r0, #0
 8003dc0:	f04f 0100 	mov.w	r1, #0
 8003dc4:	0159      	lsls	r1, r3, #5
 8003dc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dca:	0150      	lsls	r0, r2, #5
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4641      	mov	r1, r8
 8003dd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dd6:	4649      	mov	r1, r9
 8003dd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ddc:	f04f 0200 	mov.w	r2, #0
 8003de0:	f04f 0300 	mov.w	r3, #0
 8003de4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003de8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003dec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003df0:	ebb2 040a 	subs.w	r4, r2, sl
 8003df4:	eb63 050b 	sbc.w	r5, r3, fp
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	00eb      	lsls	r3, r5, #3
 8003e02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e06:	00e2      	lsls	r2, r4, #3
 8003e08:	4614      	mov	r4, r2
 8003e0a:	461d      	mov	r5, r3
 8003e0c:	4643      	mov	r3, r8
 8003e0e:	18e3      	adds	r3, r4, r3
 8003e10:	603b      	str	r3, [r7, #0]
 8003e12:	464b      	mov	r3, r9
 8003e14:	eb45 0303 	adc.w	r3, r5, r3
 8003e18:	607b      	str	r3, [r7, #4]
 8003e1a:	f04f 0200 	mov.w	r2, #0
 8003e1e:	f04f 0300 	mov.w	r3, #0
 8003e22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e26:	4629      	mov	r1, r5
 8003e28:	028b      	lsls	r3, r1, #10
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e30:	4621      	mov	r1, r4
 8003e32:	028a      	lsls	r2, r1, #10
 8003e34:	4610      	mov	r0, r2
 8003e36:	4619      	mov	r1, r3
 8003e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	61bb      	str	r3, [r7, #24]
 8003e3e:	61fa      	str	r2, [r7, #28]
 8003e40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e44:	f7fc fa1c 	bl	8000280 <__aeabi_uldivmod>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	0c1b      	lsrs	r3, r3, #16
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003e60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e6a:	e002      	b.n	8003e72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e6c:	4b05      	ldr	r3, [pc, #20]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3750      	adds	r7, #80	@ 0x50
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7e:	bf00      	nop
 8003e80:	40023800 	.word	0x40023800
 8003e84:	00f42400 	.word	0x00f42400
 8003e88:	007a1200 	.word	0x007a1200

08003e8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e90:	4b03      	ldr	r3, [pc, #12]	@ (8003ea0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e92:	681b      	ldr	r3, [r3, #0]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	20000148 	.word	0x20000148

08003ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ea8:	f7ff fff0 	bl	8003e8c <HAL_RCC_GetHCLKFreq>
 8003eac:	4602      	mov	r2, r0
 8003eae:	4b05      	ldr	r3, [pc, #20]	@ (8003ec4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	0a9b      	lsrs	r3, r3, #10
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	4903      	ldr	r1, [pc, #12]	@ (8003ec8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eba:	5ccb      	ldrb	r3, [r1, r3]
 8003ebc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	08006f74 	.word	0x08006f74

08003ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ed0:	f7ff ffdc 	bl	8003e8c <HAL_RCC_GetHCLKFreq>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	0b5b      	lsrs	r3, r3, #13
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	4903      	ldr	r1, [pc, #12]	@ (8003ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ee2:	5ccb      	ldrb	r3, [r1, r3]
 8003ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	08006f74 	.word	0x08006f74

08003ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e041      	b.n	8003f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fe f984 	bl	8002228 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3304      	adds	r3, #4
 8003f30:	4619      	mov	r1, r3
 8003f32:	4610      	mov	r0, r2
 8003f34:	f000 fca6 	bl	8004884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
	...

08003f94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d001      	beq.n	8003fac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e03c      	b.n	8004026 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a1e      	ldr	r2, [pc, #120]	@ (8004034 <HAL_TIM_Base_Start+0xa0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d018      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x5c>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc6:	d013      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x5c>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8004038 <HAL_TIM_Base_Start+0xa4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00e      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x5c>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a19      	ldr	r2, [pc, #100]	@ (800403c <HAL_TIM_Base_Start+0xa8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d009      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x5c>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <HAL_TIM_Base_Start+0xac>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d004      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x5c>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <HAL_TIM_Base_Start+0xb0>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d111      	bne.n	8004014 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b06      	cmp	r3, #6
 8004000:	d010      	beq.n	8004024 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f042 0201 	orr.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004012:	e007      	b.n	8004024 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40010000 	.word	0x40010000
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40000c00 	.word	0x40000c00
 8004044:	40014000 	.word	0x40014000

08004048 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0201 	bic.w	r2, r2, #1
 800405e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6a1a      	ldr	r2, [r3, #32]
 8004066:	f241 1311 	movw	r3, #4369	@ 0x1111
 800406a:	4013      	ands	r3, r2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10f      	bne.n	8004090 <HAL_TIM_Base_Stop_IT+0x48>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6a1a      	ldr	r2, [r3, #32]
 8004076:	f240 4344 	movw	r3, #1092	@ 0x444
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d107      	bne.n	8004090 <HAL_TIM_Base_Stop_IT+0x48>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0201 	bic.w	r2, r2, #1
 800408e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e041      	b.n	800413c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d106      	bne.n	80040d2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f839 	bl	8004144 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2202      	movs	r2, #2
 80040d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3304      	adds	r3, #4
 80040e2:	4619      	mov	r1, r3
 80040e4:	4610      	mov	r0, r2
 80040e6:	f000 fbcd 	bl	8004884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004162:	2300      	movs	r3, #0
 8004164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d104      	bne.n	8004176 <HAL_TIM_IC_Start_IT+0x1e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004172:	b2db      	uxtb	r3, r3
 8004174:	e013      	b.n	800419e <HAL_TIM_IC_Start_IT+0x46>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b04      	cmp	r3, #4
 800417a:	d104      	bne.n	8004186 <HAL_TIM_IC_Start_IT+0x2e>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004182:	b2db      	uxtb	r3, r3
 8004184:	e00b      	b.n	800419e <HAL_TIM_IC_Start_IT+0x46>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b08      	cmp	r3, #8
 800418a:	d104      	bne.n	8004196 <HAL_TIM_IC_Start_IT+0x3e>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004192:	b2db      	uxtb	r3, r3
 8004194:	e003      	b.n	800419e <HAL_TIM_IC_Start_IT+0x46>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d104      	bne.n	80041b0 <HAL_TIM_IC_Start_IT+0x58>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	e013      	b.n	80041d8 <HAL_TIM_IC_Start_IT+0x80>
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d104      	bne.n	80041c0 <HAL_TIM_IC_Start_IT+0x68>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	e00b      	b.n	80041d8 <HAL_TIM_IC_Start_IT+0x80>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	2b08      	cmp	r3, #8
 80041c4:	d104      	bne.n	80041d0 <HAL_TIM_IC_Start_IT+0x78>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	e003      	b.n	80041d8 <HAL_TIM_IC_Start_IT+0x80>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80041da:	7bbb      	ldrb	r3, [r7, #14]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d102      	bne.n	80041e6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80041e0:	7b7b      	ldrb	r3, [r7, #13]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d001      	beq.n	80041ea <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e0c2      	b.n	8004370 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d104      	bne.n	80041fa <HAL_TIM_IC_Start_IT+0xa2>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041f8:	e013      	b.n	8004222 <HAL_TIM_IC_Start_IT+0xca>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d104      	bne.n	800420a <HAL_TIM_IC_Start_IT+0xb2>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004208:	e00b      	b.n	8004222 <HAL_TIM_IC_Start_IT+0xca>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b08      	cmp	r3, #8
 800420e:	d104      	bne.n	800421a <HAL_TIM_IC_Start_IT+0xc2>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004218:	e003      	b.n	8004222 <HAL_TIM_IC_Start_IT+0xca>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2202      	movs	r2, #2
 800421e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <HAL_TIM_IC_Start_IT+0xda>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004230:	e013      	b.n	800425a <HAL_TIM_IC_Start_IT+0x102>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b04      	cmp	r3, #4
 8004236:	d104      	bne.n	8004242 <HAL_TIM_IC_Start_IT+0xea>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004240:	e00b      	b.n	800425a <HAL_TIM_IC_Start_IT+0x102>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d104      	bne.n	8004252 <HAL_TIM_IC_Start_IT+0xfa>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004250:	e003      	b.n	800425a <HAL_TIM_IC_Start_IT+0x102>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	2b0c      	cmp	r3, #12
 800425e:	d841      	bhi.n	80042e4 <HAL_TIM_IC_Start_IT+0x18c>
 8004260:	a201      	add	r2, pc, #4	@ (adr r2, 8004268 <HAL_TIM_IC_Start_IT+0x110>)
 8004262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004266:	bf00      	nop
 8004268:	0800429d 	.word	0x0800429d
 800426c:	080042e5 	.word	0x080042e5
 8004270:	080042e5 	.word	0x080042e5
 8004274:	080042e5 	.word	0x080042e5
 8004278:	080042af 	.word	0x080042af
 800427c:	080042e5 	.word	0x080042e5
 8004280:	080042e5 	.word	0x080042e5
 8004284:	080042e5 	.word	0x080042e5
 8004288:	080042c1 	.word	0x080042c1
 800428c:	080042e5 	.word	0x080042e5
 8004290:	080042e5 	.word	0x080042e5
 8004294:	080042e5 	.word	0x080042e5
 8004298:	080042d3 	.word	0x080042d3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0202 	orr.w	r2, r2, #2
 80042aa:	60da      	str	r2, [r3, #12]
      break;
 80042ac:	e01d      	b.n	80042ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0204 	orr.w	r2, r2, #4
 80042bc:	60da      	str	r2, [r3, #12]
      break;
 80042be:	e014      	b.n	80042ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0208 	orr.w	r2, r2, #8
 80042ce:	60da      	str	r2, [r3, #12]
      break;
 80042d0:	e00b      	b.n	80042ea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68da      	ldr	r2, [r3, #12]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0210 	orr.w	r2, r2, #16
 80042e0:	60da      	str	r2, [r3, #12]
      break;
 80042e2:	e002      	b.n	80042ea <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
      break;
 80042e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d13e      	bne.n	800436e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2201      	movs	r2, #1
 80042f6:	6839      	ldr	r1, [r7, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 fd01 	bl	8004d00 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a1d      	ldr	r2, [pc, #116]	@ (8004378 <HAL_TIM_IC_Start_IT+0x220>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d018      	beq.n	800433a <HAL_TIM_IC_Start_IT+0x1e2>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004310:	d013      	beq.n	800433a <HAL_TIM_IC_Start_IT+0x1e2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a19      	ldr	r2, [pc, #100]	@ (800437c <HAL_TIM_IC_Start_IT+0x224>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00e      	beq.n	800433a <HAL_TIM_IC_Start_IT+0x1e2>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a17      	ldr	r2, [pc, #92]	@ (8004380 <HAL_TIM_IC_Start_IT+0x228>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d009      	beq.n	800433a <HAL_TIM_IC_Start_IT+0x1e2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a16      	ldr	r2, [pc, #88]	@ (8004384 <HAL_TIM_IC_Start_IT+0x22c>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d004      	beq.n	800433a <HAL_TIM_IC_Start_IT+0x1e2>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a14      	ldr	r2, [pc, #80]	@ (8004388 <HAL_TIM_IC_Start_IT+0x230>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d111      	bne.n	800435e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b06      	cmp	r3, #6
 800434a:	d010      	beq.n	800436e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435c:	e007      	b.n	800436e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f042 0201 	orr.w	r2, r2, #1
 800436c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800436e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40010000 	.word	0x40010000
 800437c:	40000400 	.word	0x40000400
 8004380:	40000800 	.word	0x40000800
 8004384:	40000c00 	.word	0x40000c00
 8004388:	40014000 	.word	0x40014000

0800438c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f003 0302 	and.w	r3, r3, #2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d020      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01b      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0202 	mvn.w	r2, #2
 80043c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	f003 0303 	and.w	r3, r3, #3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 fa35 	bl	8004846 <HAL_TIM_IC_CaptureCallback>
 80043dc:	e005      	b.n	80043ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fa27 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fa38 	bl	800485a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f003 0304 	and.w	r3, r3, #4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d020      	beq.n	800443c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b00      	cmp	r3, #0
 8004402:	d01b      	beq.n	800443c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f06f 0204 	mvn.w	r2, #4
 800440c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2202      	movs	r2, #2
 8004412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fa0f 	bl	8004846 <HAL_TIM_IC_CaptureCallback>
 8004428:	e005      	b.n	8004436 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 fa01 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 fa12 	bl	800485a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b00      	cmp	r3, #0
 8004444:	d020      	beq.n	8004488 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f003 0308 	and.w	r3, r3, #8
 800444c:	2b00      	cmp	r3, #0
 800444e:	d01b      	beq.n	8004488 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f06f 0208 	mvn.w	r2, #8
 8004458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2204      	movs	r2, #4
 800445e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f9e9 	bl	8004846 <HAL_TIM_IC_CaptureCallback>
 8004474:	e005      	b.n	8004482 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9db 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 f9ec 	bl	800485a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f003 0310 	and.w	r3, r3, #16
 800448e:	2b00      	cmp	r3, #0
 8004490:	d020      	beq.n	80044d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 0310 	and.w	r3, r3, #16
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01b      	beq.n	80044d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0210 	mvn.w	r2, #16
 80044a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2208      	movs	r2, #8
 80044aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	69db      	ldr	r3, [r3, #28]
 80044b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f9c3 	bl	8004846 <HAL_TIM_IC_CaptureCallback>
 80044c0:	e005      	b.n	80044ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f9b5 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f9c6 	bl	800485a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00c      	beq.n	80044f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d007      	beq.n	80044f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0201 	mvn.w	r2, #1
 80044f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fd f8f6 	bl	80016e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00c      	beq.n	800451c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004508:	2b00      	cmp	r3, #0
 800450a:	d007      	beq.n	800451c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fc90 	bl	8004e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00c      	beq.n	8004540 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452c:	2b00      	cmp	r3, #0
 800452e:	d007      	beq.n	8004540 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f997 	bl	800486e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0320 	and.w	r3, r3, #32
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00c      	beq.n	8004564 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f003 0320 	and.w	r3, r3, #32
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0220 	mvn.w	r2, #32
 800455c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fc62 	bl	8004e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004564:	bf00      	nop
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004578:	2300      	movs	r3, #0
 800457a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004586:	2302      	movs	r3, #2
 8004588:	e088      	b.n	800469c <HAL_TIM_IC_ConfigChannel+0x130>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d11b      	bne.n	80045d0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80045a8:	f000 f9f2 	bl	8004990 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	699a      	ldr	r2, [r3, #24]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 020c 	bic.w	r2, r2, #12
 80045ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6999      	ldr	r1, [r3, #24]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	619a      	str	r2, [r3, #24]
 80045ce:	e060      	b.n	8004692 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d11c      	bne.n	8004610 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80045e6:	f000 fa6a 	bl	8004abe <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	699a      	ldr	r2, [r3, #24]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80045f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6999      	ldr	r1, [r3, #24]
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	021a      	lsls	r2, r3, #8
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	619a      	str	r2, [r3, #24]
 800460e:	e040      	b.n	8004692 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b08      	cmp	r3, #8
 8004614:	d11b      	bne.n	800464e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004626:	f000 fab7 	bl	8004b98 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	69da      	ldr	r2, [r3, #28]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 020c 	bic.w	r2, r2, #12
 8004638:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69d9      	ldr	r1, [r3, #28]
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	61da      	str	r2, [r3, #28]
 800464c:	e021      	b.n	8004692 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b0c      	cmp	r3, #12
 8004652:	d11c      	bne.n	800468e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004664:	f000 fad4 	bl	8004c10 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	69da      	ldr	r2, [r3, #28]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004676:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	69d9      	ldr	r1, [r3, #28]
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	021a      	lsls	r2, r3, #8
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	61da      	str	r2, [r3, #28]
 800468c:	e001      	b.n	8004692 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800469a:	7dfb      	ldrb	r3, [r7, #23]
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_TIM_ConfigClockSource+0x1c>
 80046bc:	2302      	movs	r3, #2
 80046be:	e0b4      	b.n	800482a <HAL_TIM_ConfigClockSource+0x186>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f8:	d03e      	beq.n	8004778 <HAL_TIM_ConfigClockSource+0xd4>
 80046fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fe:	f200 8087 	bhi.w	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004706:	f000 8086 	beq.w	8004816 <HAL_TIM_ConfigClockSource+0x172>
 800470a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470e:	d87f      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b70      	cmp	r3, #112	@ 0x70
 8004712:	d01a      	beq.n	800474a <HAL_TIM_ConfigClockSource+0xa6>
 8004714:	2b70      	cmp	r3, #112	@ 0x70
 8004716:	d87b      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b60      	cmp	r3, #96	@ 0x60
 800471a:	d050      	beq.n	80047be <HAL_TIM_ConfigClockSource+0x11a>
 800471c:	2b60      	cmp	r3, #96	@ 0x60
 800471e:	d877      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b50      	cmp	r3, #80	@ 0x50
 8004722:	d03c      	beq.n	800479e <HAL_TIM_ConfigClockSource+0xfa>
 8004724:	2b50      	cmp	r3, #80	@ 0x50
 8004726:	d873      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b40      	cmp	r3, #64	@ 0x40
 800472a:	d058      	beq.n	80047de <HAL_TIM_ConfigClockSource+0x13a>
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d86f      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b30      	cmp	r3, #48	@ 0x30
 8004732:	d064      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	2b30      	cmp	r3, #48	@ 0x30
 8004736:	d86b      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b20      	cmp	r3, #32
 800473a:	d060      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 800473c:	2b20      	cmp	r3, #32
 800473e:	d867      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004740:	2b00      	cmp	r3, #0
 8004742:	d05c      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004744:	2b10      	cmp	r3, #16
 8004746:	d05a      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004748:	e062      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475a:	f000 fab1 	bl	8004cc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800476c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	609a      	str	r2, [r3, #8]
      break;
 8004776:	e04f      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004788:	f000 fa9a 	bl	8004cc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800479a:	609a      	str	r2, [r3, #8]
      break;
 800479c:	e03c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047aa:	461a      	mov	r2, r3
 80047ac:	f000 f958 	bl	8004a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2150      	movs	r1, #80	@ 0x50
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fa67 	bl	8004c8a <TIM_ITRx_SetConfig>
      break;
 80047bc:	e02c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ca:	461a      	mov	r2, r3
 80047cc:	f000 f9b4 	bl	8004b38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2160      	movs	r1, #96	@ 0x60
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 fa57 	bl	8004c8a <TIM_ITRx_SetConfig>
      break;
 80047dc:	e01c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 f938 	bl	8004a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2140      	movs	r1, #64	@ 0x40
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fa47 	bl	8004c8a <TIM_ITRx_SetConfig>
      break;
 80047fc:	e00c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4619      	mov	r1, r3
 8004808:	4610      	mov	r0, r2
 800480a:	f000 fa3e 	bl	8004c8a <TIM_ITRx_SetConfig>
      break;
 800480e:	e003      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      break;
 8004814:	e000      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004828:	7bfb      	ldrb	r3, [r7, #15]
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800486e:	b480      	push	{r7}
 8004870:	b083      	sub	sp, #12
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
	...

08004884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a37      	ldr	r2, [pc, #220]	@ (8004974 <TIM_Base_SetConfig+0xf0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00f      	beq.n	80048bc <TIM_Base_SetConfig+0x38>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a2:	d00b      	beq.n	80048bc <TIM_Base_SetConfig+0x38>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a34      	ldr	r2, [pc, #208]	@ (8004978 <TIM_Base_SetConfig+0xf4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d007      	beq.n	80048bc <TIM_Base_SetConfig+0x38>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a33      	ldr	r2, [pc, #204]	@ (800497c <TIM_Base_SetConfig+0xf8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_Base_SetConfig+0x38>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a32      	ldr	r2, [pc, #200]	@ (8004980 <TIM_Base_SetConfig+0xfc>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d108      	bne.n	80048ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a28      	ldr	r2, [pc, #160]	@ (8004974 <TIM_Base_SetConfig+0xf0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d01b      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048dc:	d017      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a25      	ldr	r2, [pc, #148]	@ (8004978 <TIM_Base_SetConfig+0xf4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a24      	ldr	r2, [pc, #144]	@ (800497c <TIM_Base_SetConfig+0xf8>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00f      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a23      	ldr	r2, [pc, #140]	@ (8004980 <TIM_Base_SetConfig+0xfc>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00b      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a22      	ldr	r2, [pc, #136]	@ (8004984 <TIM_Base_SetConfig+0x100>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d007      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a21      	ldr	r2, [pc, #132]	@ (8004988 <TIM_Base_SetConfig+0x104>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d003      	beq.n	800490e <TIM_Base_SetConfig+0x8a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a20      	ldr	r2, [pc, #128]	@ (800498c <TIM_Base_SetConfig+0x108>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d108      	bne.n	8004920 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	689a      	ldr	r2, [r3, #8]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a0c      	ldr	r2, [pc, #48]	@ (8004974 <TIM_Base_SetConfig+0xf0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d103      	bne.n	800494e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	691a      	ldr	r2, [r3, #16]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f043 0204 	orr.w	r2, r3, #4
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	601a      	str	r2, [r3, #0]
}
 8004966:	bf00      	nop
 8004968:	3714      	adds	r7, #20
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40010000 	.word	0x40010000
 8004978:	40000400 	.word	0x40000400
 800497c:	40000800 	.word	0x40000800
 8004980:	40000c00 	.word	0x40000c00
 8004984:	40014000 	.word	0x40014000
 8004988:	40014400 	.word	0x40014400
 800498c:	40014800 	.word	0x40014800

08004990 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004990:	b480      	push	{r7}
 8004992:	b087      	sub	sp, #28
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f023 0201 	bic.w	r2, r3, #1
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4a24      	ldr	r2, [pc, #144]	@ (8004a4c <TIM_TI1_SetConfig+0xbc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d013      	beq.n	80049e6 <TIM_TI1_SetConfig+0x56>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c4:	d00f      	beq.n	80049e6 <TIM_TI1_SetConfig+0x56>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4a21      	ldr	r2, [pc, #132]	@ (8004a50 <TIM_TI1_SetConfig+0xc0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d00b      	beq.n	80049e6 <TIM_TI1_SetConfig+0x56>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a20      	ldr	r2, [pc, #128]	@ (8004a54 <TIM_TI1_SetConfig+0xc4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d007      	beq.n	80049e6 <TIM_TI1_SetConfig+0x56>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a58 <TIM_TI1_SetConfig+0xc8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d003      	beq.n	80049e6 <TIM_TI1_SetConfig+0x56>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4a1e      	ldr	r2, [pc, #120]	@ (8004a5c <TIM_TI1_SetConfig+0xcc>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d101      	bne.n	80049ea <TIM_TI1_SetConfig+0x5a>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <TIM_TI1_SetConfig+0x5c>
 80049ea:	2300      	movs	r3, #0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	e003      	b.n	8004a0a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f023 030a 	bic.w	r3, r3, #10
 8004a24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f003 030a 	and.w	r3, r3, #10
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40010000 	.word	0x40010000
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800
 8004a58:	40000c00 	.word	0x40000c00
 8004a5c:	40014000 	.word	0x40014000

08004a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	f023 0201 	bic.w	r2, r3, #1
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f023 030a 	bic.w	r3, r3, #10
 8004a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b087      	sub	sp, #28
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	607a      	str	r2, [r7, #4]
 8004aca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6a1b      	ldr	r3, [r3, #32]
 8004ad0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	f023 0210 	bic.w	r2, r3, #16
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	021b      	lsls	r3, r3, #8
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004afc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	031b      	lsls	r3, r3, #12
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b10:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	621a      	str	r2, [r3, #32]
}
 8004b2c:	bf00      	nop
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b087      	sub	sp, #28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	f023 0210 	bic.w	r2, r3, #16
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	031b      	lsls	r3, r3, #12
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b74:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	621a      	str	r2, [r3, #32]
}
 8004b8c:	bf00      	nop
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b087      	sub	sp, #28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f023 0303 	bic.w	r3, r3, #3
 8004bc4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	011b      	lsls	r3, r3, #4
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004be8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	021b      	lsls	r3, r3, #8
 8004bee:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	621a      	str	r2, [r3, #32]
}
 8004c04:	bf00      	nop
 8004c06:	371c      	adds	r7, #28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
 8004c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c3c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c4e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	031b      	lsls	r3, r3, #12
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004c62:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	031b      	lsls	r3, r3, #12
 8004c68:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	621a      	str	r2, [r3, #32]
}
 8004c7e:	bf00      	nop
 8004c80:	371c      	adds	r7, #28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b085      	sub	sp, #20
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	f043 0307 	orr.w	r3, r3, #7
 8004cac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	609a      	str	r2, [r3, #8]
}
 8004cb4:	bf00      	nop
 8004cb6:	3714      	adds	r7, #20
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	021a      	lsls	r2, r3, #8
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	609a      	str	r2, [r3, #8]
}
 8004cf4:	bf00      	nop
 8004cf6:	371c      	adds	r7, #28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f003 031f 	and.w	r3, r3, #31
 8004d12:	2201      	movs	r2, #1
 8004d14:	fa02 f303 	lsl.w	r3, r2, r3
 8004d18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6a1a      	ldr	r2, [r3, #32]
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	43db      	mvns	r3, r3
 8004d22:	401a      	ands	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a1a      	ldr	r2, [r3, #32]
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f003 031f 	and.w	r3, r3, #31
 8004d32:	6879      	ldr	r1, [r7, #4]
 8004d34:	fa01 f303 	lsl.w	r3, r1, r3
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	621a      	str	r2, [r3, #32]
}
 8004d3e:	bf00      	nop
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
	...

08004d4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e050      	b.n	8004e06 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d018      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db0:	d013      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a18      	ldr	r2, [pc, #96]	@ (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00e      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a16      	ldr	r2, [pc, #88]	@ (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d009      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a15      	ldr	r2, [pc, #84]	@ (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d004      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a13      	ldr	r2, [pc, #76]	@ (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d10c      	bne.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004de0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40010000 	.word	0x40010000
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40000800 	.word	0x40000800
 8004e20:	40000c00 	.word	0x40000c00
 8004e24:	40014000 	.word	0x40014000

08004e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e042      	b.n	8004ee8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d106      	bne.n	8004e7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7fd fa84 	bl	8002384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2224      	movs	r2, #36	@ 0x24
 8004e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 fd7f 	bl	8005998 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ea8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695a      	ldr	r2, [r3, #20]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68da      	ldr	r2, [r3, #12]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ec8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3708      	adds	r7, #8
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b08a      	sub	sp, #40	@ 0x28
 8004ef4:	af02      	add	r7, sp, #8
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	603b      	str	r3, [r7, #0]
 8004efc:	4613      	mov	r3, r2
 8004efe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b20      	cmp	r3, #32
 8004f0e:	d175      	bne.n	8004ffc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <HAL_UART_Transmit+0x2c>
 8004f16:	88fb      	ldrh	r3, [r7, #6]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e06e      	b.n	8004ffe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2221      	movs	r2, #33	@ 0x21
 8004f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f2e:	f7fd fb09 	bl	8002544 <HAL_GetTick>
 8004f32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	88fa      	ldrh	r2, [r7, #6]
 8004f38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	88fa      	ldrh	r2, [r7, #6]
 8004f3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f48:	d108      	bne.n	8004f5c <HAL_UART_Transmit+0x6c>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d104      	bne.n	8004f5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	61bb      	str	r3, [r7, #24]
 8004f5a:	e003      	b.n	8004f64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f64:	e02e      	b.n	8004fc4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2180      	movs	r1, #128	@ 0x80
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fb1d 	bl	80055b0 <UART_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e03a      	b.n	8004ffe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10b      	bne.n	8004fa6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	881b      	ldrh	r3, [r3, #0]
 8004f92:	461a      	mov	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	3302      	adds	r3, #2
 8004fa2:	61bb      	str	r3, [r7, #24]
 8004fa4:	e007      	b.n	8004fb6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	781a      	ldrb	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1cb      	bne.n	8004f66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2140      	movs	r1, #64	@ 0x40
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 fae9 	bl	80055b0 <UART_WaitOnFlagUntilTimeout>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d005      	beq.n	8004ff0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004fec:	2303      	movs	r3, #3
 8004fee:	e006      	b.n	8004ffe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	e000      	b.n	8004ffe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
  }
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3720      	adds	r7, #32
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b0ba      	sub	sp, #232	@ 0xe8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800502e:	2300      	movs	r3, #0
 8005030:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005034:	2300      	movs	r3, #0
 8005036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800503a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800503e:	f003 030f 	and.w	r3, r3, #15
 8005042:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005046:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10f      	bne.n	800506e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800504e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005052:	f003 0320 	and.w	r3, r3, #32
 8005056:	2b00      	cmp	r3, #0
 8005058:	d009      	beq.n	800506e <HAL_UART_IRQHandler+0x66>
 800505a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800505e:	f003 0320 	and.w	r3, r3, #32
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fbd7 	bl	800581a <UART_Receive_IT>
      return;
 800506c:	e273      	b.n	8005556 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800506e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005072:	2b00      	cmp	r3, #0
 8005074:	f000 80de 	beq.w	8005234 <HAL_UART_IRQHandler+0x22c>
 8005078:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800507c:	f003 0301 	and.w	r3, r3, #1
 8005080:	2b00      	cmp	r3, #0
 8005082:	d106      	bne.n	8005092 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005088:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 80d1 	beq.w	8005234 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00b      	beq.n	80050b6 <HAL_UART_IRQHandler+0xae>
 800509e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d005      	beq.n	80050b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f043 0201 	orr.w	r2, r3, #1
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00b      	beq.n	80050da <HAL_UART_IRQHandler+0xd2>
 80050c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d005      	beq.n	80050da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d2:	f043 0202 	orr.w	r2, r3, #2
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00b      	beq.n	80050fe <HAL_UART_IRQHandler+0xf6>
 80050e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d005      	beq.n	80050fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f6:	f043 0204 	orr.w	r2, r3, #4
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80050fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d011      	beq.n	800512e <HAL_UART_IRQHandler+0x126>
 800510a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800510e:	f003 0320 	and.w	r3, r3, #32
 8005112:	2b00      	cmp	r3, #0
 8005114:	d105      	bne.n	8005122 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005126:	f043 0208 	orr.w	r2, r3, #8
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 820a 	beq.w	800554c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800513c:	f003 0320 	and.w	r3, r3, #32
 8005140:	2b00      	cmp	r3, #0
 8005142:	d008      	beq.n	8005156 <HAL_UART_IRQHandler+0x14e>
 8005144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005148:	f003 0320 	and.w	r3, r3, #32
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f000 fb62 	bl	800581a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005160:	2b40      	cmp	r3, #64	@ 0x40
 8005162:	bf0c      	ite	eq
 8005164:	2301      	moveq	r3, #1
 8005166:	2300      	movne	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d103      	bne.n	8005182 <HAL_UART_IRQHandler+0x17a>
 800517a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800517e:	2b00      	cmp	r3, #0
 8005180:	d04f      	beq.n	8005222 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fa6d 	bl	8005662 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005192:	2b40      	cmp	r3, #64	@ 0x40
 8005194:	d141      	bne.n	800521a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3314      	adds	r3, #20
 800519c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051a4:	e853 3f00 	ldrex	r3, [r3]
 80051a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80051ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3314      	adds	r3, #20
 80051be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80051c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80051c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80051ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80051d2:	e841 2300 	strex	r3, r2, [r1]
 80051d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80051da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1d9      	bne.n	8005196 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d013      	beq.n	8005212 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ee:	4a8a      	ldr	r2, [pc, #552]	@ (8005418 <HAL_UART_IRQHandler+0x410>)
 80051f0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7fd fb55 	bl	80028a6 <HAL_DMA_Abort_IT>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d016      	beq.n	8005230 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800520c:	4610      	mov	r0, r2
 800520e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005210:	e00e      	b.n	8005230 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f9b6 	bl	8005584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005218:	e00a      	b.n	8005230 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f9b2 	bl	8005584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005220:	e006      	b.n	8005230 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f9ae 	bl	8005584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800522e:	e18d      	b.n	800554c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005230:	bf00      	nop
    return;
 8005232:	e18b      	b.n	800554c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005238:	2b01      	cmp	r3, #1
 800523a:	f040 8167 	bne.w	800550c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800523e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005242:	f003 0310 	and.w	r3, r3, #16
 8005246:	2b00      	cmp	r3, #0
 8005248:	f000 8160 	beq.w	800550c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005250:	f003 0310 	and.w	r3, r3, #16
 8005254:	2b00      	cmp	r3, #0
 8005256:	f000 8159 	beq.w	800550c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60bb      	str	r3, [r7, #8]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527a:	2b40      	cmp	r3, #64	@ 0x40
 800527c:	f040 80ce 	bne.w	800541c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800528c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 80a9 	beq.w	80053e8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800529a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800529e:	429a      	cmp	r2, r3
 80052a0:	f080 80a2 	bcs.w	80053e8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80052aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052b6:	f000 8088 	beq.w	80053ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	330c      	adds	r3, #12
 80052c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052c8:	e853 3f00 	ldrex	r3, [r3]
 80052cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80052d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80052d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80052e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80052f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80052f6:	e841 2300 	strex	r3, r2, [r1]
 80052fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80052fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1d9      	bne.n	80052ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3314      	adds	r3, #20
 800530c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005310:	e853 3f00 	ldrex	r3, [r3]
 8005314:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005318:	f023 0301 	bic.w	r3, r3, #1
 800531c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3314      	adds	r3, #20
 8005326:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800532a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800532e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005330:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005332:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005336:	e841 2300 	strex	r3, r2, [r1]
 800533a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800533c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1e1      	bne.n	8005306 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3314      	adds	r3, #20
 8005348:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800534c:	e853 3f00 	ldrex	r3, [r3]
 8005350:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005352:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3314      	adds	r3, #20
 8005362:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005366:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005368:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800536c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800536e:	e841 2300 	strex	r3, r2, [r1]
 8005372:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005374:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1e3      	bne.n	8005342 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005392:	e853 3f00 	ldrex	r3, [r3]
 8005396:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005398:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800539a:	f023 0310 	bic.w	r3, r3, #16
 800539e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	330c      	adds	r3, #12
 80053a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80053ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80053ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053b4:	e841 2300 	strex	r3, r2, [r1]
 80053b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e3      	bne.n	8005388 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7fd f9fe 	bl	80027c6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2202      	movs	r2, #2
 80053ce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053d8:	b29b      	uxth	r3, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	b29b      	uxth	r3, r3
 80053de:	4619      	mov	r1, r3
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f8d9 	bl	8005598 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80053e6:	e0b3      	b.n	8005550 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053f0:	429a      	cmp	r2, r3
 80053f2:	f040 80ad 	bne.w	8005550 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005400:	f040 80a6 	bne.w	8005550 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800540e:	4619      	mov	r1, r3
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f8c1 	bl	8005598 <HAL_UARTEx_RxEventCallback>
      return;
 8005416:	e09b      	b.n	8005550 <HAL_UART_IRQHandler+0x548>
 8005418:	08005729 	.word	0x08005729
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005424:	b29b      	uxth	r3, r3
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005430:	b29b      	uxth	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 808e 	beq.w	8005554 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005438:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 8089 	beq.w	8005554 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005454:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005458:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	330c      	adds	r3, #12
 8005462:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005466:	647a      	str	r2, [r7, #68]	@ 0x44
 8005468:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800546c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800546e:	e841 2300 	strex	r3, r2, [r1]
 8005472:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1e3      	bne.n	8005442 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3314      	adds	r3, #20
 8005480:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	623b      	str	r3, [r7, #32]
   return(result);
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	f023 0301 	bic.w	r3, r3, #1
 8005490:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3314      	adds	r3, #20
 800549a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800549e:	633a      	str	r2, [r7, #48]	@ 0x30
 80054a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054a6:	e841 2300 	strex	r3, r2, [r1]
 80054aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e3      	bne.n	800547a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2220      	movs	r2, #32
 80054b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	330c      	adds	r3, #12
 80054c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	e853 3f00 	ldrex	r3, [r3]
 80054ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0310 	bic.w	r3, r3, #16
 80054d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	330c      	adds	r3, #12
 80054e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80054e4:	61fa      	str	r2, [r7, #28]
 80054e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e8:	69b9      	ldr	r1, [r7, #24]
 80054ea:	69fa      	ldr	r2, [r7, #28]
 80054ec:	e841 2300 	strex	r3, r2, [r1]
 80054f0:	617b      	str	r3, [r7, #20]
   return(result);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1e3      	bne.n	80054c0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005502:	4619      	mov	r1, r3
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f847 	bl	8005598 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800550a:	e023      	b.n	8005554 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800550c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005514:	2b00      	cmp	r3, #0
 8005516:	d009      	beq.n	800552c <HAL_UART_IRQHandler+0x524>
 8005518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800551c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f910 	bl	800574a <UART_Transmit_IT>
    return;
 800552a:	e014      	b.n	8005556 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800552c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00e      	beq.n	8005556 <HAL_UART_IRQHandler+0x54e>
 8005538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800553c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005540:	2b00      	cmp	r3, #0
 8005542:	d008      	beq.n	8005556 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 f950 	bl	80057ea <UART_EndTransmit_IT>
    return;
 800554a:	e004      	b.n	8005556 <HAL_UART_IRQHandler+0x54e>
    return;
 800554c:	bf00      	nop
 800554e:	e002      	b.n	8005556 <HAL_UART_IRQHandler+0x54e>
      return;
 8005550:	bf00      	nop
 8005552:	e000      	b.n	8005556 <HAL_UART_IRQHandler+0x54e>
      return;
 8005554:	bf00      	nop
  }
}
 8005556:	37e8      	adds	r7, #232	@ 0xe8
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	460b      	mov	r3, r1
 80055a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	4613      	mov	r3, r2
 80055be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055c0:	e03b      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055c8:	d037      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ca:	f7fc ffbb 	bl	8002544 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	6a3a      	ldr	r2, [r7, #32]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d302      	bcc.n	80055e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e03a      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f003 0304 	and.w	r3, r3, #4
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d023      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b80      	cmp	r3, #128	@ 0x80
 80055f6:	d020      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	2b40      	cmp	r3, #64	@ 0x40
 80055fc:	d01d      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b08      	cmp	r3, #8
 800560a:	d116      	bne.n	800563a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	617b      	str	r3, [r7, #20]
 8005620:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f81d 	bl	8005662 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2208      	movs	r2, #8
 800562c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e00f      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4013      	ands	r3, r2
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	429a      	cmp	r2, r3
 8005648:	bf0c      	ite	eq
 800564a:	2301      	moveq	r3, #1
 800564c:	2300      	movne	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	461a      	mov	r2, r3
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	429a      	cmp	r2, r3
 8005656:	d0b4      	beq.n	80055c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005662:	b480      	push	{r7}
 8005664:	b095      	sub	sp, #84	@ 0x54
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005680:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800568a:	643a      	str	r2, [r7, #64]	@ 0x40
 800568c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005690:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005692:	e841 2300 	strex	r3, r2, [r1]
 8005696:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1e5      	bne.n	800566a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	3314      	adds	r3, #20
 80056a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	e853 3f00 	ldrex	r3, [r3]
 80056ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f023 0301 	bic.w	r3, r3, #1
 80056b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3314      	adds	r3, #20
 80056bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056c6:	e841 2300 	strex	r3, r2, [r1]
 80056ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1e5      	bne.n	800569e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d119      	bne.n	800570e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	330c      	adds	r3, #12
 80056e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f023 0310 	bic.w	r3, r3, #16
 80056f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	330c      	adds	r3, #12
 80056f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056fa:	61ba      	str	r2, [r7, #24]
 80056fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	6979      	ldr	r1, [r7, #20]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	613b      	str	r3, [r7, #16]
   return(result);
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e5      	bne.n	80056da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800571c:	bf00      	nop
 800571e:	3754      	adds	r7, #84	@ 0x54
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005734:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f7ff ff21 	bl	8005584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005742:	bf00      	nop
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800574a:	b480      	push	{r7}
 800574c:	b085      	sub	sp, #20
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b21      	cmp	r3, #33	@ 0x21
 800575c:	d13e      	bne.n	80057dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005766:	d114      	bne.n	8005792 <UART_Transmit_IT+0x48>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d110      	bne.n	8005792 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	461a      	mov	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005784:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	1c9a      	adds	r2, r3, #2
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	621a      	str	r2, [r3, #32]
 8005790:	e008      	b.n	80057a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	1c59      	adds	r1, r3, #1
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6211      	str	r1, [r2, #32]
 800579c:	781a      	ldrb	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	3b01      	subs	r3, #1
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	4619      	mov	r1, r3
 80057b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10f      	bne.n	80057d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68da      	ldr	r2, [r3, #12]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	e000      	b.n	80057de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057dc:	2302      	movs	r3, #2
  }
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68da      	ldr	r2, [r3, #12]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005800:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff fea6 	bl	800555c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b08c      	sub	sp, #48	@ 0x30
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005822:	2300      	movs	r3, #0
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005826:	2300      	movs	r3, #0
 8005828:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b22      	cmp	r3, #34	@ 0x22
 8005834:	f040 80aa 	bne.w	800598c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005840:	d115      	bne.n	800586e <UART_Receive_IT+0x54>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d111      	bne.n	800586e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	b29b      	uxth	r3, r3
 8005858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800585c:	b29a      	uxth	r2, r3
 800585e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005860:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005866:	1c9a      	adds	r2, r3, #2
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	629a      	str	r2, [r3, #40]	@ 0x28
 800586c:	e024      	b.n	80058b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005872:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587c:	d007      	beq.n	800588e <UART_Receive_IT+0x74>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10a      	bne.n	800589c <UART_Receive_IT+0x82>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d106      	bne.n	800589c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	b2da      	uxtb	r2, r3
 8005896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005898:	701a      	strb	r2, [r3, #0]
 800589a:	e008      	b.n	80058ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b2:	1c5a      	adds	r2, r3, #1
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058bc:	b29b      	uxth	r3, r3
 80058be:	3b01      	subs	r3, #1
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	4619      	mov	r1, r3
 80058c6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d15d      	bne.n	8005988 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f022 0220 	bic.w	r2, r2, #32
 80058da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	695a      	ldr	r2, [r3, #20]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 0201 	bic.w	r2, r2, #1
 80058fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590e:	2b01      	cmp	r3, #1
 8005910:	d135      	bne.n	800597e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	613b      	str	r3, [r7, #16]
   return(result);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	f023 0310 	bic.w	r3, r3, #16
 800592e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005938:	623a      	str	r2, [r7, #32]
 800593a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	69f9      	ldr	r1, [r7, #28]
 800593e:	6a3a      	ldr	r2, [r7, #32]
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	61bb      	str	r3, [r7, #24]
   return(result);
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e5      	bne.n	8005918 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0310 	and.w	r3, r3, #16
 8005956:	2b10      	cmp	r3, #16
 8005958:	d10a      	bne.n	8005970 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	60fb      	str	r3, [r7, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005974:	4619      	mov	r1, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7ff fe0e 	bl	8005598 <HAL_UARTEx_RxEventCallback>
 800597c:	e002      	b.n	8005984 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7ff fdf6 	bl	8005570 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	e002      	b.n	800598e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005988:	2300      	movs	r3, #0
 800598a:	e000      	b.n	800598e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800598c:	2302      	movs	r3, #2
  }
}
 800598e:	4618      	mov	r0, r3
 8005990:	3730      	adds	r7, #48	@ 0x30
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800599c:	b0c0      	sub	sp, #256	@ 0x100
 800599e:	af00      	add	r7, sp, #0
 80059a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80059b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b4:	68d9      	ldr	r1, [r3, #12]
 80059b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	ea40 0301 	orr.w	r3, r0, r1
 80059c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c6:	689a      	ldr	r2, [r3, #8]
 80059c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	431a      	orrs	r2, r3
 80059d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	431a      	orrs	r2, r3
 80059d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	4313      	orrs	r3, r2
 80059e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80059e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80059f0:	f021 010c 	bic.w	r1, r1, #12
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80059fe:	430b      	orrs	r3, r1
 8005a00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a12:	6999      	ldr	r1, [r3, #24]
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	ea40 0301 	orr.w	r3, r0, r1
 8005a1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	4b8f      	ldr	r3, [pc, #572]	@ (8005c64 <UART_SetConfig+0x2cc>)
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d005      	beq.n	8005a38 <UART_SetConfig+0xa0>
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	4b8d      	ldr	r3, [pc, #564]	@ (8005c68 <UART_SetConfig+0x2d0>)
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d104      	bne.n	8005a42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a38:	f7fe fa48 	bl	8003ecc <HAL_RCC_GetPCLK2Freq>
 8005a3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a40:	e003      	b.n	8005a4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a42:	f7fe fa2f 	bl	8003ea4 <HAL_RCC_GetPCLK1Freq>
 8005a46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4e:	69db      	ldr	r3, [r3, #28]
 8005a50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a54:	f040 810c 	bne.w	8005c70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	462b      	mov	r3, r5
 8005a6e:	1891      	adds	r1, r2, r2
 8005a70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a72:	415b      	adcs	r3, r3
 8005a74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	eb12 0801 	adds.w	r8, r2, r1
 8005a80:	4629      	mov	r1, r5
 8005a82:	eb43 0901 	adc.w	r9, r3, r1
 8005a86:	f04f 0200 	mov.w	r2, #0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a9a:	4690      	mov	r8, r2
 8005a9c:	4699      	mov	r9, r3
 8005a9e:	4623      	mov	r3, r4
 8005aa0:	eb18 0303 	adds.w	r3, r8, r3
 8005aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005aa8:	462b      	mov	r3, r5
 8005aaa:	eb49 0303 	adc.w	r3, r9, r3
 8005aae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005abe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ac2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	18db      	adds	r3, r3, r3
 8005aca:	653b      	str	r3, [r7, #80]	@ 0x50
 8005acc:	4613      	mov	r3, r2
 8005ace:	eb42 0303 	adc.w	r3, r2, r3
 8005ad2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ad4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ad8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005adc:	f7fa fbd0 	bl	8000280 <__aeabi_uldivmod>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4b61      	ldr	r3, [pc, #388]	@ (8005c6c <UART_SetConfig+0x2d4>)
 8005ae6:	fba3 2302 	umull	r2, r3, r3, r2
 8005aea:	095b      	lsrs	r3, r3, #5
 8005aec:	011c      	lsls	r4, r3, #4
 8005aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005af2:	2200      	movs	r2, #0
 8005af4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005af8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005afc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b00:	4642      	mov	r2, r8
 8005b02:	464b      	mov	r3, r9
 8005b04:	1891      	adds	r1, r2, r2
 8005b06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b08:	415b      	adcs	r3, r3
 8005b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b10:	4641      	mov	r1, r8
 8005b12:	eb12 0a01 	adds.w	sl, r2, r1
 8005b16:	4649      	mov	r1, r9
 8005b18:	eb43 0b01 	adc.w	fp, r3, r1
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b30:	4692      	mov	sl, r2
 8005b32:	469b      	mov	fp, r3
 8005b34:	4643      	mov	r3, r8
 8005b36:	eb1a 0303 	adds.w	r3, sl, r3
 8005b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b3e:	464b      	mov	r3, r9
 8005b40:	eb4b 0303 	adc.w	r3, fp, r3
 8005b44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	18db      	adds	r3, r3, r3
 8005b60:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b62:	4613      	mov	r3, r2
 8005b64:	eb42 0303 	adc.w	r3, r2, r3
 8005b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b72:	f7fa fb85 	bl	8000280 <__aeabi_uldivmod>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4611      	mov	r1, r2
 8005b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c6c <UART_SetConfig+0x2d4>)
 8005b7e:	fba3 2301 	umull	r2, r3, r3, r1
 8005b82:	095b      	lsrs	r3, r3, #5
 8005b84:	2264      	movs	r2, #100	@ 0x64
 8005b86:	fb02 f303 	mul.w	r3, r2, r3
 8005b8a:	1acb      	subs	r3, r1, r3
 8005b8c:	00db      	lsls	r3, r3, #3
 8005b8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b92:	4b36      	ldr	r3, [pc, #216]	@ (8005c6c <UART_SetConfig+0x2d4>)
 8005b94:	fba3 2302 	umull	r2, r3, r3, r2
 8005b98:	095b      	lsrs	r3, r3, #5
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ba0:	441c      	add	r4, r3
 8005ba2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005bb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005bb4:	4642      	mov	r2, r8
 8005bb6:	464b      	mov	r3, r9
 8005bb8:	1891      	adds	r1, r2, r2
 8005bba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005bbc:	415b      	adcs	r3, r3
 8005bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005bc4:	4641      	mov	r1, r8
 8005bc6:	1851      	adds	r1, r2, r1
 8005bc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bca:	4649      	mov	r1, r9
 8005bcc:	414b      	adcs	r3, r1
 8005bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd0:	f04f 0200 	mov.w	r2, #0
 8005bd4:	f04f 0300 	mov.w	r3, #0
 8005bd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005bdc:	4659      	mov	r1, fp
 8005bde:	00cb      	lsls	r3, r1, #3
 8005be0:	4651      	mov	r1, sl
 8005be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005be6:	4651      	mov	r1, sl
 8005be8:	00ca      	lsls	r2, r1, #3
 8005bea:	4610      	mov	r0, r2
 8005bec:	4619      	mov	r1, r3
 8005bee:	4603      	mov	r3, r0
 8005bf0:	4642      	mov	r2, r8
 8005bf2:	189b      	adds	r3, r3, r2
 8005bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bf8:	464b      	mov	r3, r9
 8005bfa:	460a      	mov	r2, r1
 8005bfc:	eb42 0303 	adc.w	r3, r2, r3
 8005c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c18:	460b      	mov	r3, r1
 8005c1a:	18db      	adds	r3, r3, r3
 8005c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c1e:	4613      	mov	r3, r2
 8005c20:	eb42 0303 	adc.w	r3, r2, r3
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c2e:	f7fa fb27 	bl	8000280 <__aeabi_uldivmod>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <UART_SetConfig+0x2d4>)
 8005c38:	fba3 1302 	umull	r1, r3, r3, r2
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	2164      	movs	r1, #100	@ 0x64
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	3332      	adds	r3, #50	@ 0x32
 8005c4a:	4a08      	ldr	r2, [pc, #32]	@ (8005c6c <UART_SetConfig+0x2d4>)
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	f003 0207 	and.w	r2, r3, #7
 8005c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4422      	add	r2, r4
 8005c5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c60:	e106      	b.n	8005e70 <UART_SetConfig+0x4d8>
 8005c62:	bf00      	nop
 8005c64:	40011000 	.word	0x40011000
 8005c68:	40011400 	.word	0x40011400
 8005c6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c74:	2200      	movs	r2, #0
 8005c76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005c82:	4642      	mov	r2, r8
 8005c84:	464b      	mov	r3, r9
 8005c86:	1891      	adds	r1, r2, r2
 8005c88:	6239      	str	r1, [r7, #32]
 8005c8a:	415b      	adcs	r3, r3
 8005c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c92:	4641      	mov	r1, r8
 8005c94:	1854      	adds	r4, r2, r1
 8005c96:	4649      	mov	r1, r9
 8005c98:	eb43 0501 	adc.w	r5, r3, r1
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	f04f 0300 	mov.w	r3, #0
 8005ca4:	00eb      	lsls	r3, r5, #3
 8005ca6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005caa:	00e2      	lsls	r2, r4, #3
 8005cac:	4614      	mov	r4, r2
 8005cae:	461d      	mov	r5, r3
 8005cb0:	4643      	mov	r3, r8
 8005cb2:	18e3      	adds	r3, r4, r3
 8005cb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005cb8:	464b      	mov	r3, r9
 8005cba:	eb45 0303 	adc.w	r3, r5, r3
 8005cbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cd2:	f04f 0200 	mov.w	r2, #0
 8005cd6:	f04f 0300 	mov.w	r3, #0
 8005cda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005cde:	4629      	mov	r1, r5
 8005ce0:	008b      	lsls	r3, r1, #2
 8005ce2:	4621      	mov	r1, r4
 8005ce4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ce8:	4621      	mov	r1, r4
 8005cea:	008a      	lsls	r2, r1, #2
 8005cec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005cf0:	f7fa fac6 	bl	8000280 <__aeabi_uldivmod>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4b60      	ldr	r3, [pc, #384]	@ (8005e7c <UART_SetConfig+0x4e4>)
 8005cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8005cfe:	095b      	lsrs	r3, r3, #5
 8005d00:	011c      	lsls	r4, r3, #4
 8005d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d06:	2200      	movs	r2, #0
 8005d08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d14:	4642      	mov	r2, r8
 8005d16:	464b      	mov	r3, r9
 8005d18:	1891      	adds	r1, r2, r2
 8005d1a:	61b9      	str	r1, [r7, #24]
 8005d1c:	415b      	adcs	r3, r3
 8005d1e:	61fb      	str	r3, [r7, #28]
 8005d20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d24:	4641      	mov	r1, r8
 8005d26:	1851      	adds	r1, r2, r1
 8005d28:	6139      	str	r1, [r7, #16]
 8005d2a:	4649      	mov	r1, r9
 8005d2c:	414b      	adcs	r3, r1
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	f04f 0200 	mov.w	r2, #0
 8005d34:	f04f 0300 	mov.w	r3, #0
 8005d38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d3c:	4659      	mov	r1, fp
 8005d3e:	00cb      	lsls	r3, r1, #3
 8005d40:	4651      	mov	r1, sl
 8005d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d46:	4651      	mov	r1, sl
 8005d48:	00ca      	lsls	r2, r1, #3
 8005d4a:	4610      	mov	r0, r2
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	4603      	mov	r3, r0
 8005d50:	4642      	mov	r2, r8
 8005d52:	189b      	adds	r3, r3, r2
 8005d54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d58:	464b      	mov	r3, r9
 8005d5a:	460a      	mov	r2, r1
 8005d5c:	eb42 0303 	adc.w	r3, r2, r3
 8005d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d70:	f04f 0200 	mov.w	r2, #0
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	008b      	lsls	r3, r1, #2
 8005d80:	4641      	mov	r1, r8
 8005d82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d86:	4641      	mov	r1, r8
 8005d88:	008a      	lsls	r2, r1, #2
 8005d8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005d8e:	f7fa fa77 	bl	8000280 <__aeabi_uldivmod>
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	4611      	mov	r1, r2
 8005d98:	4b38      	ldr	r3, [pc, #224]	@ (8005e7c <UART_SetConfig+0x4e4>)
 8005d9a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	2264      	movs	r2, #100	@ 0x64
 8005da2:	fb02 f303 	mul.w	r3, r2, r3
 8005da6:	1acb      	subs	r3, r1, r3
 8005da8:	011b      	lsls	r3, r3, #4
 8005daa:	3332      	adds	r3, #50	@ 0x32
 8005dac:	4a33      	ldr	r2, [pc, #204]	@ (8005e7c <UART_SetConfig+0x4e4>)
 8005dae:	fba2 2303 	umull	r2, r3, r2, r3
 8005db2:	095b      	lsrs	r3, r3, #5
 8005db4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005db8:	441c      	add	r4, r3
 8005dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005dc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005dc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005dc8:	4642      	mov	r2, r8
 8005dca:	464b      	mov	r3, r9
 8005dcc:	1891      	adds	r1, r2, r2
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	415b      	adcs	r3, r3
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dd8:	4641      	mov	r1, r8
 8005dda:	1851      	adds	r1, r2, r1
 8005ddc:	6039      	str	r1, [r7, #0]
 8005dde:	4649      	mov	r1, r9
 8005de0:	414b      	adcs	r3, r1
 8005de2:	607b      	str	r3, [r7, #4]
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	f04f 0300 	mov.w	r3, #0
 8005dec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005df0:	4659      	mov	r1, fp
 8005df2:	00cb      	lsls	r3, r1, #3
 8005df4:	4651      	mov	r1, sl
 8005df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dfa:	4651      	mov	r1, sl
 8005dfc:	00ca      	lsls	r2, r1, #3
 8005dfe:	4610      	mov	r0, r2
 8005e00:	4619      	mov	r1, r3
 8005e02:	4603      	mov	r3, r0
 8005e04:	4642      	mov	r2, r8
 8005e06:	189b      	adds	r3, r3, r2
 8005e08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e0a:	464b      	mov	r3, r9
 8005e0c:	460a      	mov	r2, r1
 8005e0e:	eb42 0303 	adc.w	r3, r2, r3
 8005e12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e2c:	4649      	mov	r1, r9
 8005e2e:	008b      	lsls	r3, r1, #2
 8005e30:	4641      	mov	r1, r8
 8005e32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e36:	4641      	mov	r1, r8
 8005e38:	008a      	lsls	r2, r1, #2
 8005e3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e3e:	f7fa fa1f 	bl	8000280 <__aeabi_uldivmod>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4b0d      	ldr	r3, [pc, #52]	@ (8005e7c <UART_SetConfig+0x4e4>)
 8005e48:	fba3 1302 	umull	r1, r3, r3, r2
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	2164      	movs	r1, #100	@ 0x64
 8005e50:	fb01 f303 	mul.w	r3, r1, r3
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	011b      	lsls	r3, r3, #4
 8005e58:	3332      	adds	r3, #50	@ 0x32
 8005e5a:	4a08      	ldr	r2, [pc, #32]	@ (8005e7c <UART_SetConfig+0x4e4>)
 8005e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e60:	095b      	lsrs	r3, r3, #5
 8005e62:	f003 020f 	and.w	r2, r3, #15
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4422      	add	r2, r4
 8005e6e:	609a      	str	r2, [r3, #8]
}
 8005e70:	bf00      	nop
 8005e72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005e76:	46bd      	mov	sp, r7
 8005e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e7c:	51eb851f 	.word	0x51eb851f

08005e80 <std>:
 8005e80:	2300      	movs	r3, #0
 8005e82:	b510      	push	{r4, lr}
 8005e84:	4604      	mov	r4, r0
 8005e86:	e9c0 3300 	strd	r3, r3, [r0]
 8005e8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e8e:	6083      	str	r3, [r0, #8]
 8005e90:	8181      	strh	r1, [r0, #12]
 8005e92:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e94:	81c2      	strh	r2, [r0, #14]
 8005e96:	6183      	str	r3, [r0, #24]
 8005e98:	4619      	mov	r1, r3
 8005e9a:	2208      	movs	r2, #8
 8005e9c:	305c      	adds	r0, #92	@ 0x5c
 8005e9e:	f000 f921 	bl	80060e4 <memset>
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed8 <std+0x58>)
 8005ea4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8005edc <std+0x5c>)
 8005ea8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee0 <std+0x60>)
 8005eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <std+0x64>)
 8005eb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee8 <std+0x68>)
 8005eb4:	6224      	str	r4, [r4, #32]
 8005eb6:	429c      	cmp	r4, r3
 8005eb8:	d006      	beq.n	8005ec8 <std+0x48>
 8005eba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ebe:	4294      	cmp	r4, r2
 8005ec0:	d002      	beq.n	8005ec8 <std+0x48>
 8005ec2:	33d0      	adds	r3, #208	@ 0xd0
 8005ec4:	429c      	cmp	r4, r3
 8005ec6:	d105      	bne.n	8005ed4 <std+0x54>
 8005ec8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed0:	f000 b93a 	b.w	8006148 <__retarget_lock_init_recursive>
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	bf00      	nop
 8005ed8:	0800699d 	.word	0x0800699d
 8005edc:	080069bf 	.word	0x080069bf
 8005ee0:	080069f7 	.word	0x080069f7
 8005ee4:	08006a1b 	.word	0x08006a1b
 8005ee8:	20000380 	.word	0x20000380

08005eec <stdio_exit_handler>:
 8005eec:	4a02      	ldr	r2, [pc, #8]	@ (8005ef8 <stdio_exit_handler+0xc>)
 8005eee:	4903      	ldr	r1, [pc, #12]	@ (8005efc <stdio_exit_handler+0x10>)
 8005ef0:	4803      	ldr	r0, [pc, #12]	@ (8005f00 <stdio_exit_handler+0x14>)
 8005ef2:	f000 b869 	b.w	8005fc8 <_fwalk_sglue>
 8005ef6:	bf00      	nop
 8005ef8:	20000154 	.word	0x20000154
 8005efc:	08006935 	.word	0x08006935
 8005f00:	20000164 	.word	0x20000164

08005f04 <cleanup_stdio>:
 8005f04:	6841      	ldr	r1, [r0, #4]
 8005f06:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <cleanup_stdio+0x34>)
 8005f08:	4299      	cmp	r1, r3
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	d001      	beq.n	8005f14 <cleanup_stdio+0x10>
 8005f10:	f000 fd10 	bl	8006934 <_fflush_r>
 8005f14:	68a1      	ldr	r1, [r4, #8]
 8005f16:	4b09      	ldr	r3, [pc, #36]	@ (8005f3c <cleanup_stdio+0x38>)
 8005f18:	4299      	cmp	r1, r3
 8005f1a:	d002      	beq.n	8005f22 <cleanup_stdio+0x1e>
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fd09 	bl	8006934 <_fflush_r>
 8005f22:	68e1      	ldr	r1, [r4, #12]
 8005f24:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <cleanup_stdio+0x3c>)
 8005f26:	4299      	cmp	r1, r3
 8005f28:	d004      	beq.n	8005f34 <cleanup_stdio+0x30>
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f30:	f000 bd00 	b.w	8006934 <_fflush_r>
 8005f34:	bd10      	pop	{r4, pc}
 8005f36:	bf00      	nop
 8005f38:	20000380 	.word	0x20000380
 8005f3c:	200003e8 	.word	0x200003e8
 8005f40:	20000450 	.word	0x20000450

08005f44 <global_stdio_init.part.0>:
 8005f44:	b510      	push	{r4, lr}
 8005f46:	4b0b      	ldr	r3, [pc, #44]	@ (8005f74 <global_stdio_init.part.0+0x30>)
 8005f48:	4c0b      	ldr	r4, [pc, #44]	@ (8005f78 <global_stdio_init.part.0+0x34>)
 8005f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f7c <global_stdio_init.part.0+0x38>)
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	2200      	movs	r2, #0
 8005f52:	2104      	movs	r1, #4
 8005f54:	f7ff ff94 	bl	8005e80 <std>
 8005f58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	2109      	movs	r1, #9
 8005f60:	f7ff ff8e 	bl	8005e80 <std>
 8005f64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f68:	2202      	movs	r2, #2
 8005f6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f6e:	2112      	movs	r1, #18
 8005f70:	f7ff bf86 	b.w	8005e80 <std>
 8005f74:	200004b8 	.word	0x200004b8
 8005f78:	20000380 	.word	0x20000380
 8005f7c:	08005eed 	.word	0x08005eed

08005f80 <__sfp_lock_acquire>:
 8005f80:	4801      	ldr	r0, [pc, #4]	@ (8005f88 <__sfp_lock_acquire+0x8>)
 8005f82:	f000 b8e2 	b.w	800614a <__retarget_lock_acquire_recursive>
 8005f86:	bf00      	nop
 8005f88:	200004bd 	.word	0x200004bd

08005f8c <__sfp_lock_release>:
 8005f8c:	4801      	ldr	r0, [pc, #4]	@ (8005f94 <__sfp_lock_release+0x8>)
 8005f8e:	f000 b8dd 	b.w	800614c <__retarget_lock_release_recursive>
 8005f92:	bf00      	nop
 8005f94:	200004bd 	.word	0x200004bd

08005f98 <__sinit>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	f7ff fff0 	bl	8005f80 <__sfp_lock_acquire>
 8005fa0:	6a23      	ldr	r3, [r4, #32]
 8005fa2:	b11b      	cbz	r3, 8005fac <__sinit+0x14>
 8005fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fa8:	f7ff bff0 	b.w	8005f8c <__sfp_lock_release>
 8005fac:	4b04      	ldr	r3, [pc, #16]	@ (8005fc0 <__sinit+0x28>)
 8005fae:	6223      	str	r3, [r4, #32]
 8005fb0:	4b04      	ldr	r3, [pc, #16]	@ (8005fc4 <__sinit+0x2c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1f5      	bne.n	8005fa4 <__sinit+0xc>
 8005fb8:	f7ff ffc4 	bl	8005f44 <global_stdio_init.part.0>
 8005fbc:	e7f2      	b.n	8005fa4 <__sinit+0xc>
 8005fbe:	bf00      	nop
 8005fc0:	08005f05 	.word	0x08005f05
 8005fc4:	200004b8 	.word	0x200004b8

08005fc8 <_fwalk_sglue>:
 8005fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fcc:	4607      	mov	r7, r0
 8005fce:	4688      	mov	r8, r1
 8005fd0:	4614      	mov	r4, r2
 8005fd2:	2600      	movs	r6, #0
 8005fd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8005fdc:	d505      	bpl.n	8005fea <_fwalk_sglue+0x22>
 8005fde:	6824      	ldr	r4, [r4, #0]
 8005fe0:	2c00      	cmp	r4, #0
 8005fe2:	d1f7      	bne.n	8005fd4 <_fwalk_sglue+0xc>
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fea:	89ab      	ldrh	r3, [r5, #12]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d907      	bls.n	8006000 <_fwalk_sglue+0x38>
 8005ff0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	d003      	beq.n	8006000 <_fwalk_sglue+0x38>
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	47c0      	blx	r8
 8005ffe:	4306      	orrs	r6, r0
 8006000:	3568      	adds	r5, #104	@ 0x68
 8006002:	e7e9      	b.n	8005fd8 <_fwalk_sglue+0x10>

08006004 <iprintf>:
 8006004:	b40f      	push	{r0, r1, r2, r3}
 8006006:	b507      	push	{r0, r1, r2, lr}
 8006008:	4906      	ldr	r1, [pc, #24]	@ (8006024 <iprintf+0x20>)
 800600a:	ab04      	add	r3, sp, #16
 800600c:	6808      	ldr	r0, [r1, #0]
 800600e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006012:	6881      	ldr	r1, [r0, #8]
 8006014:	9301      	str	r3, [sp, #4]
 8006016:	f000 f8c3 	bl	80061a0 <_vfiprintf_r>
 800601a:	b003      	add	sp, #12
 800601c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006020:	b004      	add	sp, #16
 8006022:	4770      	bx	lr
 8006024:	20000160 	.word	0x20000160

08006028 <_puts_r>:
 8006028:	6a03      	ldr	r3, [r0, #32]
 800602a:	b570      	push	{r4, r5, r6, lr}
 800602c:	6884      	ldr	r4, [r0, #8]
 800602e:	4605      	mov	r5, r0
 8006030:	460e      	mov	r6, r1
 8006032:	b90b      	cbnz	r3, 8006038 <_puts_r+0x10>
 8006034:	f7ff ffb0 	bl	8005f98 <__sinit>
 8006038:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800603a:	07db      	lsls	r3, r3, #31
 800603c:	d405      	bmi.n	800604a <_puts_r+0x22>
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	0598      	lsls	r0, r3, #22
 8006042:	d402      	bmi.n	800604a <_puts_r+0x22>
 8006044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006046:	f000 f880 	bl	800614a <__retarget_lock_acquire_recursive>
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	0719      	lsls	r1, r3, #28
 800604e:	d502      	bpl.n	8006056 <_puts_r+0x2e>
 8006050:	6923      	ldr	r3, [r4, #16]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d135      	bne.n	80060c2 <_puts_r+0x9a>
 8006056:	4621      	mov	r1, r4
 8006058:	4628      	mov	r0, r5
 800605a:	f000 fd21 	bl	8006aa0 <__swsetup_r>
 800605e:	b380      	cbz	r0, 80060c2 <_puts_r+0x9a>
 8006060:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006064:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006066:	07da      	lsls	r2, r3, #31
 8006068:	d405      	bmi.n	8006076 <_puts_r+0x4e>
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	059b      	lsls	r3, r3, #22
 800606e:	d402      	bmi.n	8006076 <_puts_r+0x4e>
 8006070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006072:	f000 f86b 	bl	800614c <__retarget_lock_release_recursive>
 8006076:	4628      	mov	r0, r5
 8006078:	bd70      	pop	{r4, r5, r6, pc}
 800607a:	2b00      	cmp	r3, #0
 800607c:	da04      	bge.n	8006088 <_puts_r+0x60>
 800607e:	69a2      	ldr	r2, [r4, #24]
 8006080:	429a      	cmp	r2, r3
 8006082:	dc17      	bgt.n	80060b4 <_puts_r+0x8c>
 8006084:	290a      	cmp	r1, #10
 8006086:	d015      	beq.n	80060b4 <_puts_r+0x8c>
 8006088:	6823      	ldr	r3, [r4, #0]
 800608a:	1c5a      	adds	r2, r3, #1
 800608c:	6022      	str	r2, [r4, #0]
 800608e:	7019      	strb	r1, [r3, #0]
 8006090:	68a3      	ldr	r3, [r4, #8]
 8006092:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006096:	3b01      	subs	r3, #1
 8006098:	60a3      	str	r3, [r4, #8]
 800609a:	2900      	cmp	r1, #0
 800609c:	d1ed      	bne.n	800607a <_puts_r+0x52>
 800609e:	2b00      	cmp	r3, #0
 80060a0:	da11      	bge.n	80060c6 <_puts_r+0x9e>
 80060a2:	4622      	mov	r2, r4
 80060a4:	210a      	movs	r1, #10
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 fcbb 	bl	8006a22 <__swbuf_r>
 80060ac:	3001      	adds	r0, #1
 80060ae:	d0d7      	beq.n	8006060 <_puts_r+0x38>
 80060b0:	250a      	movs	r5, #10
 80060b2:	e7d7      	b.n	8006064 <_puts_r+0x3c>
 80060b4:	4622      	mov	r2, r4
 80060b6:	4628      	mov	r0, r5
 80060b8:	f000 fcb3 	bl	8006a22 <__swbuf_r>
 80060bc:	3001      	adds	r0, #1
 80060be:	d1e7      	bne.n	8006090 <_puts_r+0x68>
 80060c0:	e7ce      	b.n	8006060 <_puts_r+0x38>
 80060c2:	3e01      	subs	r6, #1
 80060c4:	e7e4      	b.n	8006090 <_puts_r+0x68>
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	6022      	str	r2, [r4, #0]
 80060cc:	220a      	movs	r2, #10
 80060ce:	701a      	strb	r2, [r3, #0]
 80060d0:	e7ee      	b.n	80060b0 <_puts_r+0x88>
	...

080060d4 <puts>:
 80060d4:	4b02      	ldr	r3, [pc, #8]	@ (80060e0 <puts+0xc>)
 80060d6:	4601      	mov	r1, r0
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	f7ff bfa5 	b.w	8006028 <_puts_r>
 80060de:	bf00      	nop
 80060e0:	20000160 	.word	0x20000160

080060e4 <memset>:
 80060e4:	4402      	add	r2, r0
 80060e6:	4603      	mov	r3, r0
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d100      	bne.n	80060ee <memset+0xa>
 80060ec:	4770      	bx	lr
 80060ee:	f803 1b01 	strb.w	r1, [r3], #1
 80060f2:	e7f9      	b.n	80060e8 <memset+0x4>

080060f4 <__errno>:
 80060f4:	4b01      	ldr	r3, [pc, #4]	@ (80060fc <__errno+0x8>)
 80060f6:	6818      	ldr	r0, [r3, #0]
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	20000160 	.word	0x20000160

08006100 <__libc_init_array>:
 8006100:	b570      	push	{r4, r5, r6, lr}
 8006102:	4d0d      	ldr	r5, [pc, #52]	@ (8006138 <__libc_init_array+0x38>)
 8006104:	4c0d      	ldr	r4, [pc, #52]	@ (800613c <__libc_init_array+0x3c>)
 8006106:	1b64      	subs	r4, r4, r5
 8006108:	10a4      	asrs	r4, r4, #2
 800610a:	2600      	movs	r6, #0
 800610c:	42a6      	cmp	r6, r4
 800610e:	d109      	bne.n	8006124 <__libc_init_array+0x24>
 8006110:	4d0b      	ldr	r5, [pc, #44]	@ (8006140 <__libc_init_array+0x40>)
 8006112:	4c0c      	ldr	r4, [pc, #48]	@ (8006144 <__libc_init_array+0x44>)
 8006114:	f000 fe3e 	bl	8006d94 <_init>
 8006118:	1b64      	subs	r4, r4, r5
 800611a:	10a4      	asrs	r4, r4, #2
 800611c:	2600      	movs	r6, #0
 800611e:	42a6      	cmp	r6, r4
 8006120:	d105      	bne.n	800612e <__libc_init_array+0x2e>
 8006122:	bd70      	pop	{r4, r5, r6, pc}
 8006124:	f855 3b04 	ldr.w	r3, [r5], #4
 8006128:	4798      	blx	r3
 800612a:	3601      	adds	r6, #1
 800612c:	e7ee      	b.n	800610c <__libc_init_array+0xc>
 800612e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006132:	4798      	blx	r3
 8006134:	3601      	adds	r6, #1
 8006136:	e7f2      	b.n	800611e <__libc_init_array+0x1e>
 8006138:	08006fb8 	.word	0x08006fb8
 800613c:	08006fb8 	.word	0x08006fb8
 8006140:	08006fb8 	.word	0x08006fb8
 8006144:	08006fbc 	.word	0x08006fbc

08006148 <__retarget_lock_init_recursive>:
 8006148:	4770      	bx	lr

0800614a <__retarget_lock_acquire_recursive>:
 800614a:	4770      	bx	lr

0800614c <__retarget_lock_release_recursive>:
 800614c:	4770      	bx	lr

0800614e <__sfputc_r>:
 800614e:	6893      	ldr	r3, [r2, #8]
 8006150:	3b01      	subs	r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	b410      	push	{r4}
 8006156:	6093      	str	r3, [r2, #8]
 8006158:	da08      	bge.n	800616c <__sfputc_r+0x1e>
 800615a:	6994      	ldr	r4, [r2, #24]
 800615c:	42a3      	cmp	r3, r4
 800615e:	db01      	blt.n	8006164 <__sfputc_r+0x16>
 8006160:	290a      	cmp	r1, #10
 8006162:	d103      	bne.n	800616c <__sfputc_r+0x1e>
 8006164:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006168:	f000 bc5b 	b.w	8006a22 <__swbuf_r>
 800616c:	6813      	ldr	r3, [r2, #0]
 800616e:	1c58      	adds	r0, r3, #1
 8006170:	6010      	str	r0, [r2, #0]
 8006172:	7019      	strb	r1, [r3, #0]
 8006174:	4608      	mov	r0, r1
 8006176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800617a:	4770      	bx	lr

0800617c <__sfputs_r>:
 800617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617e:	4606      	mov	r6, r0
 8006180:	460f      	mov	r7, r1
 8006182:	4614      	mov	r4, r2
 8006184:	18d5      	adds	r5, r2, r3
 8006186:	42ac      	cmp	r4, r5
 8006188:	d101      	bne.n	800618e <__sfputs_r+0x12>
 800618a:	2000      	movs	r0, #0
 800618c:	e007      	b.n	800619e <__sfputs_r+0x22>
 800618e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006192:	463a      	mov	r2, r7
 8006194:	4630      	mov	r0, r6
 8006196:	f7ff ffda 	bl	800614e <__sfputc_r>
 800619a:	1c43      	adds	r3, r0, #1
 800619c:	d1f3      	bne.n	8006186 <__sfputs_r+0xa>
 800619e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061a0 <_vfiprintf_r>:
 80061a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a4:	460d      	mov	r5, r1
 80061a6:	b09d      	sub	sp, #116	@ 0x74
 80061a8:	4614      	mov	r4, r2
 80061aa:	4698      	mov	r8, r3
 80061ac:	4606      	mov	r6, r0
 80061ae:	b118      	cbz	r0, 80061b8 <_vfiprintf_r+0x18>
 80061b0:	6a03      	ldr	r3, [r0, #32]
 80061b2:	b90b      	cbnz	r3, 80061b8 <_vfiprintf_r+0x18>
 80061b4:	f7ff fef0 	bl	8005f98 <__sinit>
 80061b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061ba:	07d9      	lsls	r1, r3, #31
 80061bc:	d405      	bmi.n	80061ca <_vfiprintf_r+0x2a>
 80061be:	89ab      	ldrh	r3, [r5, #12]
 80061c0:	059a      	lsls	r2, r3, #22
 80061c2:	d402      	bmi.n	80061ca <_vfiprintf_r+0x2a>
 80061c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061c6:	f7ff ffc0 	bl	800614a <__retarget_lock_acquire_recursive>
 80061ca:	89ab      	ldrh	r3, [r5, #12]
 80061cc:	071b      	lsls	r3, r3, #28
 80061ce:	d501      	bpl.n	80061d4 <_vfiprintf_r+0x34>
 80061d0:	692b      	ldr	r3, [r5, #16]
 80061d2:	b99b      	cbnz	r3, 80061fc <_vfiprintf_r+0x5c>
 80061d4:	4629      	mov	r1, r5
 80061d6:	4630      	mov	r0, r6
 80061d8:	f000 fc62 	bl	8006aa0 <__swsetup_r>
 80061dc:	b170      	cbz	r0, 80061fc <_vfiprintf_r+0x5c>
 80061de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061e0:	07dc      	lsls	r4, r3, #31
 80061e2:	d504      	bpl.n	80061ee <_vfiprintf_r+0x4e>
 80061e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061e8:	b01d      	add	sp, #116	@ 0x74
 80061ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ee:	89ab      	ldrh	r3, [r5, #12]
 80061f0:	0598      	lsls	r0, r3, #22
 80061f2:	d4f7      	bmi.n	80061e4 <_vfiprintf_r+0x44>
 80061f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061f6:	f7ff ffa9 	bl	800614c <__retarget_lock_release_recursive>
 80061fa:	e7f3      	b.n	80061e4 <_vfiprintf_r+0x44>
 80061fc:	2300      	movs	r3, #0
 80061fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006200:	2320      	movs	r3, #32
 8006202:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006206:	f8cd 800c 	str.w	r8, [sp, #12]
 800620a:	2330      	movs	r3, #48	@ 0x30
 800620c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80063bc <_vfiprintf_r+0x21c>
 8006210:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006214:	f04f 0901 	mov.w	r9, #1
 8006218:	4623      	mov	r3, r4
 800621a:	469a      	mov	sl, r3
 800621c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006220:	b10a      	cbz	r2, 8006226 <_vfiprintf_r+0x86>
 8006222:	2a25      	cmp	r2, #37	@ 0x25
 8006224:	d1f9      	bne.n	800621a <_vfiprintf_r+0x7a>
 8006226:	ebba 0b04 	subs.w	fp, sl, r4
 800622a:	d00b      	beq.n	8006244 <_vfiprintf_r+0xa4>
 800622c:	465b      	mov	r3, fp
 800622e:	4622      	mov	r2, r4
 8006230:	4629      	mov	r1, r5
 8006232:	4630      	mov	r0, r6
 8006234:	f7ff ffa2 	bl	800617c <__sfputs_r>
 8006238:	3001      	adds	r0, #1
 800623a:	f000 80a7 	beq.w	800638c <_vfiprintf_r+0x1ec>
 800623e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006240:	445a      	add	r2, fp
 8006242:	9209      	str	r2, [sp, #36]	@ 0x24
 8006244:	f89a 3000 	ldrb.w	r3, [sl]
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 809f 	beq.w	800638c <_vfiprintf_r+0x1ec>
 800624e:	2300      	movs	r3, #0
 8006250:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006254:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006258:	f10a 0a01 	add.w	sl, sl, #1
 800625c:	9304      	str	r3, [sp, #16]
 800625e:	9307      	str	r3, [sp, #28]
 8006260:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006264:	931a      	str	r3, [sp, #104]	@ 0x68
 8006266:	4654      	mov	r4, sl
 8006268:	2205      	movs	r2, #5
 800626a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800626e:	4853      	ldr	r0, [pc, #332]	@ (80063bc <_vfiprintf_r+0x21c>)
 8006270:	f7f9 ffb6 	bl	80001e0 <memchr>
 8006274:	9a04      	ldr	r2, [sp, #16]
 8006276:	b9d8      	cbnz	r0, 80062b0 <_vfiprintf_r+0x110>
 8006278:	06d1      	lsls	r1, r2, #27
 800627a:	bf44      	itt	mi
 800627c:	2320      	movmi	r3, #32
 800627e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006282:	0713      	lsls	r3, r2, #28
 8006284:	bf44      	itt	mi
 8006286:	232b      	movmi	r3, #43	@ 0x2b
 8006288:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800628c:	f89a 3000 	ldrb.w	r3, [sl]
 8006290:	2b2a      	cmp	r3, #42	@ 0x2a
 8006292:	d015      	beq.n	80062c0 <_vfiprintf_r+0x120>
 8006294:	9a07      	ldr	r2, [sp, #28]
 8006296:	4654      	mov	r4, sl
 8006298:	2000      	movs	r0, #0
 800629a:	f04f 0c0a 	mov.w	ip, #10
 800629e:	4621      	mov	r1, r4
 80062a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062a4:	3b30      	subs	r3, #48	@ 0x30
 80062a6:	2b09      	cmp	r3, #9
 80062a8:	d94b      	bls.n	8006342 <_vfiprintf_r+0x1a2>
 80062aa:	b1b0      	cbz	r0, 80062da <_vfiprintf_r+0x13a>
 80062ac:	9207      	str	r2, [sp, #28]
 80062ae:	e014      	b.n	80062da <_vfiprintf_r+0x13a>
 80062b0:	eba0 0308 	sub.w	r3, r0, r8
 80062b4:	fa09 f303 	lsl.w	r3, r9, r3
 80062b8:	4313      	orrs	r3, r2
 80062ba:	9304      	str	r3, [sp, #16]
 80062bc:	46a2      	mov	sl, r4
 80062be:	e7d2      	b.n	8006266 <_vfiprintf_r+0xc6>
 80062c0:	9b03      	ldr	r3, [sp, #12]
 80062c2:	1d19      	adds	r1, r3, #4
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	9103      	str	r1, [sp, #12]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	bfbb      	ittet	lt
 80062cc:	425b      	neglt	r3, r3
 80062ce:	f042 0202 	orrlt.w	r2, r2, #2
 80062d2:	9307      	strge	r3, [sp, #28]
 80062d4:	9307      	strlt	r3, [sp, #28]
 80062d6:	bfb8      	it	lt
 80062d8:	9204      	strlt	r2, [sp, #16]
 80062da:	7823      	ldrb	r3, [r4, #0]
 80062dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80062de:	d10a      	bne.n	80062f6 <_vfiprintf_r+0x156>
 80062e0:	7863      	ldrb	r3, [r4, #1]
 80062e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80062e4:	d132      	bne.n	800634c <_vfiprintf_r+0x1ac>
 80062e6:	9b03      	ldr	r3, [sp, #12]
 80062e8:	1d1a      	adds	r2, r3, #4
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	9203      	str	r2, [sp, #12]
 80062ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062f2:	3402      	adds	r4, #2
 80062f4:	9305      	str	r3, [sp, #20]
 80062f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80063cc <_vfiprintf_r+0x22c>
 80062fa:	7821      	ldrb	r1, [r4, #0]
 80062fc:	2203      	movs	r2, #3
 80062fe:	4650      	mov	r0, sl
 8006300:	f7f9 ff6e 	bl	80001e0 <memchr>
 8006304:	b138      	cbz	r0, 8006316 <_vfiprintf_r+0x176>
 8006306:	9b04      	ldr	r3, [sp, #16]
 8006308:	eba0 000a 	sub.w	r0, r0, sl
 800630c:	2240      	movs	r2, #64	@ 0x40
 800630e:	4082      	lsls	r2, r0
 8006310:	4313      	orrs	r3, r2
 8006312:	3401      	adds	r4, #1
 8006314:	9304      	str	r3, [sp, #16]
 8006316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800631a:	4829      	ldr	r0, [pc, #164]	@ (80063c0 <_vfiprintf_r+0x220>)
 800631c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006320:	2206      	movs	r2, #6
 8006322:	f7f9 ff5d 	bl	80001e0 <memchr>
 8006326:	2800      	cmp	r0, #0
 8006328:	d03f      	beq.n	80063aa <_vfiprintf_r+0x20a>
 800632a:	4b26      	ldr	r3, [pc, #152]	@ (80063c4 <_vfiprintf_r+0x224>)
 800632c:	bb1b      	cbnz	r3, 8006376 <_vfiprintf_r+0x1d6>
 800632e:	9b03      	ldr	r3, [sp, #12]
 8006330:	3307      	adds	r3, #7
 8006332:	f023 0307 	bic.w	r3, r3, #7
 8006336:	3308      	adds	r3, #8
 8006338:	9303      	str	r3, [sp, #12]
 800633a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800633c:	443b      	add	r3, r7
 800633e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006340:	e76a      	b.n	8006218 <_vfiprintf_r+0x78>
 8006342:	fb0c 3202 	mla	r2, ip, r2, r3
 8006346:	460c      	mov	r4, r1
 8006348:	2001      	movs	r0, #1
 800634a:	e7a8      	b.n	800629e <_vfiprintf_r+0xfe>
 800634c:	2300      	movs	r3, #0
 800634e:	3401      	adds	r4, #1
 8006350:	9305      	str	r3, [sp, #20]
 8006352:	4619      	mov	r1, r3
 8006354:	f04f 0c0a 	mov.w	ip, #10
 8006358:	4620      	mov	r0, r4
 800635a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800635e:	3a30      	subs	r2, #48	@ 0x30
 8006360:	2a09      	cmp	r2, #9
 8006362:	d903      	bls.n	800636c <_vfiprintf_r+0x1cc>
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0c6      	beq.n	80062f6 <_vfiprintf_r+0x156>
 8006368:	9105      	str	r1, [sp, #20]
 800636a:	e7c4      	b.n	80062f6 <_vfiprintf_r+0x156>
 800636c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006370:	4604      	mov	r4, r0
 8006372:	2301      	movs	r3, #1
 8006374:	e7f0      	b.n	8006358 <_vfiprintf_r+0x1b8>
 8006376:	ab03      	add	r3, sp, #12
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	462a      	mov	r2, r5
 800637c:	4b12      	ldr	r3, [pc, #72]	@ (80063c8 <_vfiprintf_r+0x228>)
 800637e:	a904      	add	r1, sp, #16
 8006380:	4630      	mov	r0, r6
 8006382:	f3af 8000 	nop.w
 8006386:	4607      	mov	r7, r0
 8006388:	1c78      	adds	r0, r7, #1
 800638a:	d1d6      	bne.n	800633a <_vfiprintf_r+0x19a>
 800638c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800638e:	07d9      	lsls	r1, r3, #31
 8006390:	d405      	bmi.n	800639e <_vfiprintf_r+0x1fe>
 8006392:	89ab      	ldrh	r3, [r5, #12]
 8006394:	059a      	lsls	r2, r3, #22
 8006396:	d402      	bmi.n	800639e <_vfiprintf_r+0x1fe>
 8006398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800639a:	f7ff fed7 	bl	800614c <__retarget_lock_release_recursive>
 800639e:	89ab      	ldrh	r3, [r5, #12]
 80063a0:	065b      	lsls	r3, r3, #25
 80063a2:	f53f af1f 	bmi.w	80061e4 <_vfiprintf_r+0x44>
 80063a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063a8:	e71e      	b.n	80061e8 <_vfiprintf_r+0x48>
 80063aa:	ab03      	add	r3, sp, #12
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	462a      	mov	r2, r5
 80063b0:	4b05      	ldr	r3, [pc, #20]	@ (80063c8 <_vfiprintf_r+0x228>)
 80063b2:	a904      	add	r1, sp, #16
 80063b4:	4630      	mov	r0, r6
 80063b6:	f000 f91b 	bl	80065f0 <_printf_i>
 80063ba:	e7e4      	b.n	8006386 <_vfiprintf_r+0x1e6>
 80063bc:	08006f7c 	.word	0x08006f7c
 80063c0:	08006f86 	.word	0x08006f86
 80063c4:	00000000 	.word	0x00000000
 80063c8:	0800617d 	.word	0x0800617d
 80063cc:	08006f82 	.word	0x08006f82

080063d0 <sbrk_aligned>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006410 <sbrk_aligned+0x40>)
 80063d4:	460c      	mov	r4, r1
 80063d6:	6831      	ldr	r1, [r6, #0]
 80063d8:	4605      	mov	r5, r0
 80063da:	b911      	cbnz	r1, 80063e2 <sbrk_aligned+0x12>
 80063dc:	f000 fc4c 	bl	8006c78 <_sbrk_r>
 80063e0:	6030      	str	r0, [r6, #0]
 80063e2:	4621      	mov	r1, r4
 80063e4:	4628      	mov	r0, r5
 80063e6:	f000 fc47 	bl	8006c78 <_sbrk_r>
 80063ea:	1c43      	adds	r3, r0, #1
 80063ec:	d103      	bne.n	80063f6 <sbrk_aligned+0x26>
 80063ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80063f2:	4620      	mov	r0, r4
 80063f4:	bd70      	pop	{r4, r5, r6, pc}
 80063f6:	1cc4      	adds	r4, r0, #3
 80063f8:	f024 0403 	bic.w	r4, r4, #3
 80063fc:	42a0      	cmp	r0, r4
 80063fe:	d0f8      	beq.n	80063f2 <sbrk_aligned+0x22>
 8006400:	1a21      	subs	r1, r4, r0
 8006402:	4628      	mov	r0, r5
 8006404:	f000 fc38 	bl	8006c78 <_sbrk_r>
 8006408:	3001      	adds	r0, #1
 800640a:	d1f2      	bne.n	80063f2 <sbrk_aligned+0x22>
 800640c:	e7ef      	b.n	80063ee <sbrk_aligned+0x1e>
 800640e:	bf00      	nop
 8006410:	200004c0 	.word	0x200004c0

08006414 <_malloc_r>:
 8006414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006418:	1ccd      	adds	r5, r1, #3
 800641a:	f025 0503 	bic.w	r5, r5, #3
 800641e:	3508      	adds	r5, #8
 8006420:	2d0c      	cmp	r5, #12
 8006422:	bf38      	it	cc
 8006424:	250c      	movcc	r5, #12
 8006426:	2d00      	cmp	r5, #0
 8006428:	4606      	mov	r6, r0
 800642a:	db01      	blt.n	8006430 <_malloc_r+0x1c>
 800642c:	42a9      	cmp	r1, r5
 800642e:	d904      	bls.n	800643a <_malloc_r+0x26>
 8006430:	230c      	movs	r3, #12
 8006432:	6033      	str	r3, [r6, #0]
 8006434:	2000      	movs	r0, #0
 8006436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800643a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006510 <_malloc_r+0xfc>
 800643e:	f000 faa1 	bl	8006984 <__malloc_lock>
 8006442:	f8d8 3000 	ldr.w	r3, [r8]
 8006446:	461c      	mov	r4, r3
 8006448:	bb44      	cbnz	r4, 800649c <_malloc_r+0x88>
 800644a:	4629      	mov	r1, r5
 800644c:	4630      	mov	r0, r6
 800644e:	f7ff ffbf 	bl	80063d0 <sbrk_aligned>
 8006452:	1c43      	adds	r3, r0, #1
 8006454:	4604      	mov	r4, r0
 8006456:	d158      	bne.n	800650a <_malloc_r+0xf6>
 8006458:	f8d8 4000 	ldr.w	r4, [r8]
 800645c:	4627      	mov	r7, r4
 800645e:	2f00      	cmp	r7, #0
 8006460:	d143      	bne.n	80064ea <_malloc_r+0xd6>
 8006462:	2c00      	cmp	r4, #0
 8006464:	d04b      	beq.n	80064fe <_malloc_r+0xea>
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	4639      	mov	r1, r7
 800646a:	4630      	mov	r0, r6
 800646c:	eb04 0903 	add.w	r9, r4, r3
 8006470:	f000 fc02 	bl	8006c78 <_sbrk_r>
 8006474:	4581      	cmp	r9, r0
 8006476:	d142      	bne.n	80064fe <_malloc_r+0xea>
 8006478:	6821      	ldr	r1, [r4, #0]
 800647a:	1a6d      	subs	r5, r5, r1
 800647c:	4629      	mov	r1, r5
 800647e:	4630      	mov	r0, r6
 8006480:	f7ff ffa6 	bl	80063d0 <sbrk_aligned>
 8006484:	3001      	adds	r0, #1
 8006486:	d03a      	beq.n	80064fe <_malloc_r+0xea>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	442b      	add	r3, r5
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	f8d8 3000 	ldr.w	r3, [r8]
 8006492:	685a      	ldr	r2, [r3, #4]
 8006494:	bb62      	cbnz	r2, 80064f0 <_malloc_r+0xdc>
 8006496:	f8c8 7000 	str.w	r7, [r8]
 800649a:	e00f      	b.n	80064bc <_malloc_r+0xa8>
 800649c:	6822      	ldr	r2, [r4, #0]
 800649e:	1b52      	subs	r2, r2, r5
 80064a0:	d420      	bmi.n	80064e4 <_malloc_r+0xd0>
 80064a2:	2a0b      	cmp	r2, #11
 80064a4:	d917      	bls.n	80064d6 <_malloc_r+0xc2>
 80064a6:	1961      	adds	r1, r4, r5
 80064a8:	42a3      	cmp	r3, r4
 80064aa:	6025      	str	r5, [r4, #0]
 80064ac:	bf18      	it	ne
 80064ae:	6059      	strne	r1, [r3, #4]
 80064b0:	6863      	ldr	r3, [r4, #4]
 80064b2:	bf08      	it	eq
 80064b4:	f8c8 1000 	streq.w	r1, [r8]
 80064b8:	5162      	str	r2, [r4, r5]
 80064ba:	604b      	str	r3, [r1, #4]
 80064bc:	4630      	mov	r0, r6
 80064be:	f000 fa67 	bl	8006990 <__malloc_unlock>
 80064c2:	f104 000b 	add.w	r0, r4, #11
 80064c6:	1d23      	adds	r3, r4, #4
 80064c8:	f020 0007 	bic.w	r0, r0, #7
 80064cc:	1ac2      	subs	r2, r0, r3
 80064ce:	bf1c      	itt	ne
 80064d0:	1a1b      	subne	r3, r3, r0
 80064d2:	50a3      	strne	r3, [r4, r2]
 80064d4:	e7af      	b.n	8006436 <_malloc_r+0x22>
 80064d6:	6862      	ldr	r2, [r4, #4]
 80064d8:	42a3      	cmp	r3, r4
 80064da:	bf0c      	ite	eq
 80064dc:	f8c8 2000 	streq.w	r2, [r8]
 80064e0:	605a      	strne	r2, [r3, #4]
 80064e2:	e7eb      	b.n	80064bc <_malloc_r+0xa8>
 80064e4:	4623      	mov	r3, r4
 80064e6:	6864      	ldr	r4, [r4, #4]
 80064e8:	e7ae      	b.n	8006448 <_malloc_r+0x34>
 80064ea:	463c      	mov	r4, r7
 80064ec:	687f      	ldr	r7, [r7, #4]
 80064ee:	e7b6      	b.n	800645e <_malloc_r+0x4a>
 80064f0:	461a      	mov	r2, r3
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	42a3      	cmp	r3, r4
 80064f6:	d1fb      	bne.n	80064f0 <_malloc_r+0xdc>
 80064f8:	2300      	movs	r3, #0
 80064fa:	6053      	str	r3, [r2, #4]
 80064fc:	e7de      	b.n	80064bc <_malloc_r+0xa8>
 80064fe:	230c      	movs	r3, #12
 8006500:	6033      	str	r3, [r6, #0]
 8006502:	4630      	mov	r0, r6
 8006504:	f000 fa44 	bl	8006990 <__malloc_unlock>
 8006508:	e794      	b.n	8006434 <_malloc_r+0x20>
 800650a:	6005      	str	r5, [r0, #0]
 800650c:	e7d6      	b.n	80064bc <_malloc_r+0xa8>
 800650e:	bf00      	nop
 8006510:	200004c4 	.word	0x200004c4

08006514 <_printf_common>:
 8006514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006518:	4616      	mov	r6, r2
 800651a:	4698      	mov	r8, r3
 800651c:	688a      	ldr	r2, [r1, #8]
 800651e:	690b      	ldr	r3, [r1, #16]
 8006520:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006524:	4293      	cmp	r3, r2
 8006526:	bfb8      	it	lt
 8006528:	4613      	movlt	r3, r2
 800652a:	6033      	str	r3, [r6, #0]
 800652c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006530:	4607      	mov	r7, r0
 8006532:	460c      	mov	r4, r1
 8006534:	b10a      	cbz	r2, 800653a <_printf_common+0x26>
 8006536:	3301      	adds	r3, #1
 8006538:	6033      	str	r3, [r6, #0]
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	0699      	lsls	r1, r3, #26
 800653e:	bf42      	ittt	mi
 8006540:	6833      	ldrmi	r3, [r6, #0]
 8006542:	3302      	addmi	r3, #2
 8006544:	6033      	strmi	r3, [r6, #0]
 8006546:	6825      	ldr	r5, [r4, #0]
 8006548:	f015 0506 	ands.w	r5, r5, #6
 800654c:	d106      	bne.n	800655c <_printf_common+0x48>
 800654e:	f104 0a19 	add.w	sl, r4, #25
 8006552:	68e3      	ldr	r3, [r4, #12]
 8006554:	6832      	ldr	r2, [r6, #0]
 8006556:	1a9b      	subs	r3, r3, r2
 8006558:	42ab      	cmp	r3, r5
 800655a:	dc26      	bgt.n	80065aa <_printf_common+0x96>
 800655c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006560:	6822      	ldr	r2, [r4, #0]
 8006562:	3b00      	subs	r3, #0
 8006564:	bf18      	it	ne
 8006566:	2301      	movne	r3, #1
 8006568:	0692      	lsls	r2, r2, #26
 800656a:	d42b      	bmi.n	80065c4 <_printf_common+0xb0>
 800656c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006570:	4641      	mov	r1, r8
 8006572:	4638      	mov	r0, r7
 8006574:	47c8      	blx	r9
 8006576:	3001      	adds	r0, #1
 8006578:	d01e      	beq.n	80065b8 <_printf_common+0xa4>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	6922      	ldr	r2, [r4, #16]
 800657e:	f003 0306 	and.w	r3, r3, #6
 8006582:	2b04      	cmp	r3, #4
 8006584:	bf02      	ittt	eq
 8006586:	68e5      	ldreq	r5, [r4, #12]
 8006588:	6833      	ldreq	r3, [r6, #0]
 800658a:	1aed      	subeq	r5, r5, r3
 800658c:	68a3      	ldr	r3, [r4, #8]
 800658e:	bf0c      	ite	eq
 8006590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006594:	2500      	movne	r5, #0
 8006596:	4293      	cmp	r3, r2
 8006598:	bfc4      	itt	gt
 800659a:	1a9b      	subgt	r3, r3, r2
 800659c:	18ed      	addgt	r5, r5, r3
 800659e:	2600      	movs	r6, #0
 80065a0:	341a      	adds	r4, #26
 80065a2:	42b5      	cmp	r5, r6
 80065a4:	d11a      	bne.n	80065dc <_printf_common+0xc8>
 80065a6:	2000      	movs	r0, #0
 80065a8:	e008      	b.n	80065bc <_printf_common+0xa8>
 80065aa:	2301      	movs	r3, #1
 80065ac:	4652      	mov	r2, sl
 80065ae:	4641      	mov	r1, r8
 80065b0:	4638      	mov	r0, r7
 80065b2:	47c8      	blx	r9
 80065b4:	3001      	adds	r0, #1
 80065b6:	d103      	bne.n	80065c0 <_printf_common+0xac>
 80065b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c0:	3501      	adds	r5, #1
 80065c2:	e7c6      	b.n	8006552 <_printf_common+0x3e>
 80065c4:	18e1      	adds	r1, r4, r3
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	2030      	movs	r0, #48	@ 0x30
 80065ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ce:	4422      	add	r2, r4
 80065d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065d8:	3302      	adds	r3, #2
 80065da:	e7c7      	b.n	800656c <_printf_common+0x58>
 80065dc:	2301      	movs	r3, #1
 80065de:	4622      	mov	r2, r4
 80065e0:	4641      	mov	r1, r8
 80065e2:	4638      	mov	r0, r7
 80065e4:	47c8      	blx	r9
 80065e6:	3001      	adds	r0, #1
 80065e8:	d0e6      	beq.n	80065b8 <_printf_common+0xa4>
 80065ea:	3601      	adds	r6, #1
 80065ec:	e7d9      	b.n	80065a2 <_printf_common+0x8e>
	...

080065f0 <_printf_i>:
 80065f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065f4:	7e0f      	ldrb	r7, [r1, #24]
 80065f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065f8:	2f78      	cmp	r7, #120	@ 0x78
 80065fa:	4691      	mov	r9, r2
 80065fc:	4680      	mov	r8, r0
 80065fe:	460c      	mov	r4, r1
 8006600:	469a      	mov	sl, r3
 8006602:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006606:	d807      	bhi.n	8006618 <_printf_i+0x28>
 8006608:	2f62      	cmp	r7, #98	@ 0x62
 800660a:	d80a      	bhi.n	8006622 <_printf_i+0x32>
 800660c:	2f00      	cmp	r7, #0
 800660e:	f000 80d1 	beq.w	80067b4 <_printf_i+0x1c4>
 8006612:	2f58      	cmp	r7, #88	@ 0x58
 8006614:	f000 80b8 	beq.w	8006788 <_printf_i+0x198>
 8006618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800661c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006620:	e03a      	b.n	8006698 <_printf_i+0xa8>
 8006622:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006626:	2b15      	cmp	r3, #21
 8006628:	d8f6      	bhi.n	8006618 <_printf_i+0x28>
 800662a:	a101      	add	r1, pc, #4	@ (adr r1, 8006630 <_printf_i+0x40>)
 800662c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006630:	08006689 	.word	0x08006689
 8006634:	0800669d 	.word	0x0800669d
 8006638:	08006619 	.word	0x08006619
 800663c:	08006619 	.word	0x08006619
 8006640:	08006619 	.word	0x08006619
 8006644:	08006619 	.word	0x08006619
 8006648:	0800669d 	.word	0x0800669d
 800664c:	08006619 	.word	0x08006619
 8006650:	08006619 	.word	0x08006619
 8006654:	08006619 	.word	0x08006619
 8006658:	08006619 	.word	0x08006619
 800665c:	0800679b 	.word	0x0800679b
 8006660:	080066c7 	.word	0x080066c7
 8006664:	08006755 	.word	0x08006755
 8006668:	08006619 	.word	0x08006619
 800666c:	08006619 	.word	0x08006619
 8006670:	080067bd 	.word	0x080067bd
 8006674:	08006619 	.word	0x08006619
 8006678:	080066c7 	.word	0x080066c7
 800667c:	08006619 	.word	0x08006619
 8006680:	08006619 	.word	0x08006619
 8006684:	0800675d 	.word	0x0800675d
 8006688:	6833      	ldr	r3, [r6, #0]
 800668a:	1d1a      	adds	r2, r3, #4
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6032      	str	r2, [r6, #0]
 8006690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006694:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006698:	2301      	movs	r3, #1
 800669a:	e09c      	b.n	80067d6 <_printf_i+0x1e6>
 800669c:	6833      	ldr	r3, [r6, #0]
 800669e:	6820      	ldr	r0, [r4, #0]
 80066a0:	1d19      	adds	r1, r3, #4
 80066a2:	6031      	str	r1, [r6, #0]
 80066a4:	0606      	lsls	r6, r0, #24
 80066a6:	d501      	bpl.n	80066ac <_printf_i+0xbc>
 80066a8:	681d      	ldr	r5, [r3, #0]
 80066aa:	e003      	b.n	80066b4 <_printf_i+0xc4>
 80066ac:	0645      	lsls	r5, r0, #25
 80066ae:	d5fb      	bpl.n	80066a8 <_printf_i+0xb8>
 80066b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80066b4:	2d00      	cmp	r5, #0
 80066b6:	da03      	bge.n	80066c0 <_printf_i+0xd0>
 80066b8:	232d      	movs	r3, #45	@ 0x2d
 80066ba:	426d      	negs	r5, r5
 80066bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066c0:	4858      	ldr	r0, [pc, #352]	@ (8006824 <_printf_i+0x234>)
 80066c2:	230a      	movs	r3, #10
 80066c4:	e011      	b.n	80066ea <_printf_i+0xfa>
 80066c6:	6821      	ldr	r1, [r4, #0]
 80066c8:	6833      	ldr	r3, [r6, #0]
 80066ca:	0608      	lsls	r0, r1, #24
 80066cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80066d0:	d402      	bmi.n	80066d8 <_printf_i+0xe8>
 80066d2:	0649      	lsls	r1, r1, #25
 80066d4:	bf48      	it	mi
 80066d6:	b2ad      	uxthmi	r5, r5
 80066d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80066da:	4852      	ldr	r0, [pc, #328]	@ (8006824 <_printf_i+0x234>)
 80066dc:	6033      	str	r3, [r6, #0]
 80066de:	bf14      	ite	ne
 80066e0:	230a      	movne	r3, #10
 80066e2:	2308      	moveq	r3, #8
 80066e4:	2100      	movs	r1, #0
 80066e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066ea:	6866      	ldr	r6, [r4, #4]
 80066ec:	60a6      	str	r6, [r4, #8]
 80066ee:	2e00      	cmp	r6, #0
 80066f0:	db05      	blt.n	80066fe <_printf_i+0x10e>
 80066f2:	6821      	ldr	r1, [r4, #0]
 80066f4:	432e      	orrs	r6, r5
 80066f6:	f021 0104 	bic.w	r1, r1, #4
 80066fa:	6021      	str	r1, [r4, #0]
 80066fc:	d04b      	beq.n	8006796 <_printf_i+0x1a6>
 80066fe:	4616      	mov	r6, r2
 8006700:	fbb5 f1f3 	udiv	r1, r5, r3
 8006704:	fb03 5711 	mls	r7, r3, r1, r5
 8006708:	5dc7      	ldrb	r7, [r0, r7]
 800670a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800670e:	462f      	mov	r7, r5
 8006710:	42bb      	cmp	r3, r7
 8006712:	460d      	mov	r5, r1
 8006714:	d9f4      	bls.n	8006700 <_printf_i+0x110>
 8006716:	2b08      	cmp	r3, #8
 8006718:	d10b      	bne.n	8006732 <_printf_i+0x142>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	07df      	lsls	r7, r3, #31
 800671e:	d508      	bpl.n	8006732 <_printf_i+0x142>
 8006720:	6923      	ldr	r3, [r4, #16]
 8006722:	6861      	ldr	r1, [r4, #4]
 8006724:	4299      	cmp	r1, r3
 8006726:	bfde      	ittt	le
 8006728:	2330      	movle	r3, #48	@ 0x30
 800672a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800672e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006732:	1b92      	subs	r2, r2, r6
 8006734:	6122      	str	r2, [r4, #16]
 8006736:	f8cd a000 	str.w	sl, [sp]
 800673a:	464b      	mov	r3, r9
 800673c:	aa03      	add	r2, sp, #12
 800673e:	4621      	mov	r1, r4
 8006740:	4640      	mov	r0, r8
 8006742:	f7ff fee7 	bl	8006514 <_printf_common>
 8006746:	3001      	adds	r0, #1
 8006748:	d14a      	bne.n	80067e0 <_printf_i+0x1f0>
 800674a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800674e:	b004      	add	sp, #16
 8006750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	f043 0320 	orr.w	r3, r3, #32
 800675a:	6023      	str	r3, [r4, #0]
 800675c:	4832      	ldr	r0, [pc, #200]	@ (8006828 <_printf_i+0x238>)
 800675e:	2778      	movs	r7, #120	@ 0x78
 8006760:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006764:	6823      	ldr	r3, [r4, #0]
 8006766:	6831      	ldr	r1, [r6, #0]
 8006768:	061f      	lsls	r7, r3, #24
 800676a:	f851 5b04 	ldr.w	r5, [r1], #4
 800676e:	d402      	bmi.n	8006776 <_printf_i+0x186>
 8006770:	065f      	lsls	r7, r3, #25
 8006772:	bf48      	it	mi
 8006774:	b2ad      	uxthmi	r5, r5
 8006776:	6031      	str	r1, [r6, #0]
 8006778:	07d9      	lsls	r1, r3, #31
 800677a:	bf44      	itt	mi
 800677c:	f043 0320 	orrmi.w	r3, r3, #32
 8006780:	6023      	strmi	r3, [r4, #0]
 8006782:	b11d      	cbz	r5, 800678c <_printf_i+0x19c>
 8006784:	2310      	movs	r3, #16
 8006786:	e7ad      	b.n	80066e4 <_printf_i+0xf4>
 8006788:	4826      	ldr	r0, [pc, #152]	@ (8006824 <_printf_i+0x234>)
 800678a:	e7e9      	b.n	8006760 <_printf_i+0x170>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	f023 0320 	bic.w	r3, r3, #32
 8006792:	6023      	str	r3, [r4, #0]
 8006794:	e7f6      	b.n	8006784 <_printf_i+0x194>
 8006796:	4616      	mov	r6, r2
 8006798:	e7bd      	b.n	8006716 <_printf_i+0x126>
 800679a:	6833      	ldr	r3, [r6, #0]
 800679c:	6825      	ldr	r5, [r4, #0]
 800679e:	6961      	ldr	r1, [r4, #20]
 80067a0:	1d18      	adds	r0, r3, #4
 80067a2:	6030      	str	r0, [r6, #0]
 80067a4:	062e      	lsls	r6, r5, #24
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	d501      	bpl.n	80067ae <_printf_i+0x1be>
 80067aa:	6019      	str	r1, [r3, #0]
 80067ac:	e002      	b.n	80067b4 <_printf_i+0x1c4>
 80067ae:	0668      	lsls	r0, r5, #25
 80067b0:	d5fb      	bpl.n	80067aa <_printf_i+0x1ba>
 80067b2:	8019      	strh	r1, [r3, #0]
 80067b4:	2300      	movs	r3, #0
 80067b6:	6123      	str	r3, [r4, #16]
 80067b8:	4616      	mov	r6, r2
 80067ba:	e7bc      	b.n	8006736 <_printf_i+0x146>
 80067bc:	6833      	ldr	r3, [r6, #0]
 80067be:	1d1a      	adds	r2, r3, #4
 80067c0:	6032      	str	r2, [r6, #0]
 80067c2:	681e      	ldr	r6, [r3, #0]
 80067c4:	6862      	ldr	r2, [r4, #4]
 80067c6:	2100      	movs	r1, #0
 80067c8:	4630      	mov	r0, r6
 80067ca:	f7f9 fd09 	bl	80001e0 <memchr>
 80067ce:	b108      	cbz	r0, 80067d4 <_printf_i+0x1e4>
 80067d0:	1b80      	subs	r0, r0, r6
 80067d2:	6060      	str	r0, [r4, #4]
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	6123      	str	r3, [r4, #16]
 80067d8:	2300      	movs	r3, #0
 80067da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067de:	e7aa      	b.n	8006736 <_printf_i+0x146>
 80067e0:	6923      	ldr	r3, [r4, #16]
 80067e2:	4632      	mov	r2, r6
 80067e4:	4649      	mov	r1, r9
 80067e6:	4640      	mov	r0, r8
 80067e8:	47d0      	blx	sl
 80067ea:	3001      	adds	r0, #1
 80067ec:	d0ad      	beq.n	800674a <_printf_i+0x15a>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	079b      	lsls	r3, r3, #30
 80067f2:	d413      	bmi.n	800681c <_printf_i+0x22c>
 80067f4:	68e0      	ldr	r0, [r4, #12]
 80067f6:	9b03      	ldr	r3, [sp, #12]
 80067f8:	4298      	cmp	r0, r3
 80067fa:	bfb8      	it	lt
 80067fc:	4618      	movlt	r0, r3
 80067fe:	e7a6      	b.n	800674e <_printf_i+0x15e>
 8006800:	2301      	movs	r3, #1
 8006802:	4632      	mov	r2, r6
 8006804:	4649      	mov	r1, r9
 8006806:	4640      	mov	r0, r8
 8006808:	47d0      	blx	sl
 800680a:	3001      	adds	r0, #1
 800680c:	d09d      	beq.n	800674a <_printf_i+0x15a>
 800680e:	3501      	adds	r5, #1
 8006810:	68e3      	ldr	r3, [r4, #12]
 8006812:	9903      	ldr	r1, [sp, #12]
 8006814:	1a5b      	subs	r3, r3, r1
 8006816:	42ab      	cmp	r3, r5
 8006818:	dcf2      	bgt.n	8006800 <_printf_i+0x210>
 800681a:	e7eb      	b.n	80067f4 <_printf_i+0x204>
 800681c:	2500      	movs	r5, #0
 800681e:	f104 0619 	add.w	r6, r4, #25
 8006822:	e7f5      	b.n	8006810 <_printf_i+0x220>
 8006824:	08006f8d 	.word	0x08006f8d
 8006828:	08006f9e 	.word	0x08006f9e

0800682c <__sflush_r>:
 800682c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006834:	0716      	lsls	r6, r2, #28
 8006836:	4605      	mov	r5, r0
 8006838:	460c      	mov	r4, r1
 800683a:	d454      	bmi.n	80068e6 <__sflush_r+0xba>
 800683c:	684b      	ldr	r3, [r1, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	dc02      	bgt.n	8006848 <__sflush_r+0x1c>
 8006842:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006844:	2b00      	cmp	r3, #0
 8006846:	dd48      	ble.n	80068da <__sflush_r+0xae>
 8006848:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800684a:	2e00      	cmp	r6, #0
 800684c:	d045      	beq.n	80068da <__sflush_r+0xae>
 800684e:	2300      	movs	r3, #0
 8006850:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006854:	682f      	ldr	r7, [r5, #0]
 8006856:	6a21      	ldr	r1, [r4, #32]
 8006858:	602b      	str	r3, [r5, #0]
 800685a:	d030      	beq.n	80068be <__sflush_r+0x92>
 800685c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	0759      	lsls	r1, r3, #29
 8006862:	d505      	bpl.n	8006870 <__sflush_r+0x44>
 8006864:	6863      	ldr	r3, [r4, #4]
 8006866:	1ad2      	subs	r2, r2, r3
 8006868:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800686a:	b10b      	cbz	r3, 8006870 <__sflush_r+0x44>
 800686c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800686e:	1ad2      	subs	r2, r2, r3
 8006870:	2300      	movs	r3, #0
 8006872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006874:	6a21      	ldr	r1, [r4, #32]
 8006876:	4628      	mov	r0, r5
 8006878:	47b0      	blx	r6
 800687a:	1c43      	adds	r3, r0, #1
 800687c:	89a3      	ldrh	r3, [r4, #12]
 800687e:	d106      	bne.n	800688e <__sflush_r+0x62>
 8006880:	6829      	ldr	r1, [r5, #0]
 8006882:	291d      	cmp	r1, #29
 8006884:	d82b      	bhi.n	80068de <__sflush_r+0xb2>
 8006886:	4a2a      	ldr	r2, [pc, #168]	@ (8006930 <__sflush_r+0x104>)
 8006888:	40ca      	lsrs	r2, r1
 800688a:	07d6      	lsls	r6, r2, #31
 800688c:	d527      	bpl.n	80068de <__sflush_r+0xb2>
 800688e:	2200      	movs	r2, #0
 8006890:	6062      	str	r2, [r4, #4]
 8006892:	04d9      	lsls	r1, r3, #19
 8006894:	6922      	ldr	r2, [r4, #16]
 8006896:	6022      	str	r2, [r4, #0]
 8006898:	d504      	bpl.n	80068a4 <__sflush_r+0x78>
 800689a:	1c42      	adds	r2, r0, #1
 800689c:	d101      	bne.n	80068a2 <__sflush_r+0x76>
 800689e:	682b      	ldr	r3, [r5, #0]
 80068a0:	b903      	cbnz	r3, 80068a4 <__sflush_r+0x78>
 80068a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80068a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068a6:	602f      	str	r7, [r5, #0]
 80068a8:	b1b9      	cbz	r1, 80068da <__sflush_r+0xae>
 80068aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068ae:	4299      	cmp	r1, r3
 80068b0:	d002      	beq.n	80068b8 <__sflush_r+0x8c>
 80068b2:	4628      	mov	r0, r5
 80068b4:	f000 fa24 	bl	8006d00 <_free_r>
 80068b8:	2300      	movs	r3, #0
 80068ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80068bc:	e00d      	b.n	80068da <__sflush_r+0xae>
 80068be:	2301      	movs	r3, #1
 80068c0:	4628      	mov	r0, r5
 80068c2:	47b0      	blx	r6
 80068c4:	4602      	mov	r2, r0
 80068c6:	1c50      	adds	r0, r2, #1
 80068c8:	d1c9      	bne.n	800685e <__sflush_r+0x32>
 80068ca:	682b      	ldr	r3, [r5, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0c6      	beq.n	800685e <__sflush_r+0x32>
 80068d0:	2b1d      	cmp	r3, #29
 80068d2:	d001      	beq.n	80068d8 <__sflush_r+0xac>
 80068d4:	2b16      	cmp	r3, #22
 80068d6:	d11e      	bne.n	8006916 <__sflush_r+0xea>
 80068d8:	602f      	str	r7, [r5, #0]
 80068da:	2000      	movs	r0, #0
 80068dc:	e022      	b.n	8006924 <__sflush_r+0xf8>
 80068de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068e2:	b21b      	sxth	r3, r3
 80068e4:	e01b      	b.n	800691e <__sflush_r+0xf2>
 80068e6:	690f      	ldr	r7, [r1, #16]
 80068e8:	2f00      	cmp	r7, #0
 80068ea:	d0f6      	beq.n	80068da <__sflush_r+0xae>
 80068ec:	0793      	lsls	r3, r2, #30
 80068ee:	680e      	ldr	r6, [r1, #0]
 80068f0:	bf08      	it	eq
 80068f2:	694b      	ldreq	r3, [r1, #20]
 80068f4:	600f      	str	r7, [r1, #0]
 80068f6:	bf18      	it	ne
 80068f8:	2300      	movne	r3, #0
 80068fa:	eba6 0807 	sub.w	r8, r6, r7
 80068fe:	608b      	str	r3, [r1, #8]
 8006900:	f1b8 0f00 	cmp.w	r8, #0
 8006904:	dde9      	ble.n	80068da <__sflush_r+0xae>
 8006906:	6a21      	ldr	r1, [r4, #32]
 8006908:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800690a:	4643      	mov	r3, r8
 800690c:	463a      	mov	r2, r7
 800690e:	4628      	mov	r0, r5
 8006910:	47b0      	blx	r6
 8006912:	2800      	cmp	r0, #0
 8006914:	dc08      	bgt.n	8006928 <__sflush_r+0xfc>
 8006916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800691a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800691e:	81a3      	strh	r3, [r4, #12]
 8006920:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006928:	4407      	add	r7, r0
 800692a:	eba8 0800 	sub.w	r8, r8, r0
 800692e:	e7e7      	b.n	8006900 <__sflush_r+0xd4>
 8006930:	20400001 	.word	0x20400001

08006934 <_fflush_r>:
 8006934:	b538      	push	{r3, r4, r5, lr}
 8006936:	690b      	ldr	r3, [r1, #16]
 8006938:	4605      	mov	r5, r0
 800693a:	460c      	mov	r4, r1
 800693c:	b913      	cbnz	r3, 8006944 <_fflush_r+0x10>
 800693e:	2500      	movs	r5, #0
 8006940:	4628      	mov	r0, r5
 8006942:	bd38      	pop	{r3, r4, r5, pc}
 8006944:	b118      	cbz	r0, 800694e <_fflush_r+0x1a>
 8006946:	6a03      	ldr	r3, [r0, #32]
 8006948:	b90b      	cbnz	r3, 800694e <_fflush_r+0x1a>
 800694a:	f7ff fb25 	bl	8005f98 <__sinit>
 800694e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d0f3      	beq.n	800693e <_fflush_r+0xa>
 8006956:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006958:	07d0      	lsls	r0, r2, #31
 800695a:	d404      	bmi.n	8006966 <_fflush_r+0x32>
 800695c:	0599      	lsls	r1, r3, #22
 800695e:	d402      	bmi.n	8006966 <_fflush_r+0x32>
 8006960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006962:	f7ff fbf2 	bl	800614a <__retarget_lock_acquire_recursive>
 8006966:	4628      	mov	r0, r5
 8006968:	4621      	mov	r1, r4
 800696a:	f7ff ff5f 	bl	800682c <__sflush_r>
 800696e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006970:	07da      	lsls	r2, r3, #31
 8006972:	4605      	mov	r5, r0
 8006974:	d4e4      	bmi.n	8006940 <_fflush_r+0xc>
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	059b      	lsls	r3, r3, #22
 800697a:	d4e1      	bmi.n	8006940 <_fflush_r+0xc>
 800697c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800697e:	f7ff fbe5 	bl	800614c <__retarget_lock_release_recursive>
 8006982:	e7dd      	b.n	8006940 <_fflush_r+0xc>

08006984 <__malloc_lock>:
 8006984:	4801      	ldr	r0, [pc, #4]	@ (800698c <__malloc_lock+0x8>)
 8006986:	f7ff bbe0 	b.w	800614a <__retarget_lock_acquire_recursive>
 800698a:	bf00      	nop
 800698c:	200004bc 	.word	0x200004bc

08006990 <__malloc_unlock>:
 8006990:	4801      	ldr	r0, [pc, #4]	@ (8006998 <__malloc_unlock+0x8>)
 8006992:	f7ff bbdb 	b.w	800614c <__retarget_lock_release_recursive>
 8006996:	bf00      	nop
 8006998:	200004bc 	.word	0x200004bc

0800699c <__sread>:
 800699c:	b510      	push	{r4, lr}
 800699e:	460c      	mov	r4, r1
 80069a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a4:	f000 f956 	bl	8006c54 <_read_r>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	bfab      	itete	ge
 80069ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069ae:	89a3      	ldrhlt	r3, [r4, #12]
 80069b0:	181b      	addge	r3, r3, r0
 80069b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069b6:	bfac      	ite	ge
 80069b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069ba:	81a3      	strhlt	r3, [r4, #12]
 80069bc:	bd10      	pop	{r4, pc}

080069be <__swrite>:
 80069be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c2:	461f      	mov	r7, r3
 80069c4:	898b      	ldrh	r3, [r1, #12]
 80069c6:	05db      	lsls	r3, r3, #23
 80069c8:	4605      	mov	r5, r0
 80069ca:	460c      	mov	r4, r1
 80069cc:	4616      	mov	r6, r2
 80069ce:	d505      	bpl.n	80069dc <__swrite+0x1e>
 80069d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d4:	2302      	movs	r3, #2
 80069d6:	2200      	movs	r2, #0
 80069d8:	f000 f92a 	bl	8006c30 <_lseek_r>
 80069dc:	89a3      	ldrh	r3, [r4, #12]
 80069de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069e6:	81a3      	strh	r3, [r4, #12]
 80069e8:	4632      	mov	r2, r6
 80069ea:	463b      	mov	r3, r7
 80069ec:	4628      	mov	r0, r5
 80069ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069f2:	f000 b951 	b.w	8006c98 <_write_r>

080069f6 <__sseek>:
 80069f6:	b510      	push	{r4, lr}
 80069f8:	460c      	mov	r4, r1
 80069fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069fe:	f000 f917 	bl	8006c30 <_lseek_r>
 8006a02:	1c43      	adds	r3, r0, #1
 8006a04:	89a3      	ldrh	r3, [r4, #12]
 8006a06:	bf15      	itete	ne
 8006a08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a12:	81a3      	strheq	r3, [r4, #12]
 8006a14:	bf18      	it	ne
 8006a16:	81a3      	strhne	r3, [r4, #12]
 8006a18:	bd10      	pop	{r4, pc}

08006a1a <__sclose>:
 8006a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a1e:	f000 b94d 	b.w	8006cbc <_close_r>

08006a22 <__swbuf_r>:
 8006a22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a24:	460e      	mov	r6, r1
 8006a26:	4614      	mov	r4, r2
 8006a28:	4605      	mov	r5, r0
 8006a2a:	b118      	cbz	r0, 8006a34 <__swbuf_r+0x12>
 8006a2c:	6a03      	ldr	r3, [r0, #32]
 8006a2e:	b90b      	cbnz	r3, 8006a34 <__swbuf_r+0x12>
 8006a30:	f7ff fab2 	bl	8005f98 <__sinit>
 8006a34:	69a3      	ldr	r3, [r4, #24]
 8006a36:	60a3      	str	r3, [r4, #8]
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	071a      	lsls	r2, r3, #28
 8006a3c:	d501      	bpl.n	8006a42 <__swbuf_r+0x20>
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	b943      	cbnz	r3, 8006a54 <__swbuf_r+0x32>
 8006a42:	4621      	mov	r1, r4
 8006a44:	4628      	mov	r0, r5
 8006a46:	f000 f82b 	bl	8006aa0 <__swsetup_r>
 8006a4a:	b118      	cbz	r0, 8006a54 <__swbuf_r+0x32>
 8006a4c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006a50:	4638      	mov	r0, r7
 8006a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	6922      	ldr	r2, [r4, #16]
 8006a58:	1a98      	subs	r0, r3, r2
 8006a5a:	6963      	ldr	r3, [r4, #20]
 8006a5c:	b2f6      	uxtb	r6, r6
 8006a5e:	4283      	cmp	r3, r0
 8006a60:	4637      	mov	r7, r6
 8006a62:	dc05      	bgt.n	8006a70 <__swbuf_r+0x4e>
 8006a64:	4621      	mov	r1, r4
 8006a66:	4628      	mov	r0, r5
 8006a68:	f7ff ff64 	bl	8006934 <_fflush_r>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	d1ed      	bne.n	8006a4c <__swbuf_r+0x2a>
 8006a70:	68a3      	ldr	r3, [r4, #8]
 8006a72:	3b01      	subs	r3, #1
 8006a74:	60a3      	str	r3, [r4, #8]
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	1c5a      	adds	r2, r3, #1
 8006a7a:	6022      	str	r2, [r4, #0]
 8006a7c:	701e      	strb	r6, [r3, #0]
 8006a7e:	6962      	ldr	r2, [r4, #20]
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d004      	beq.n	8006a90 <__swbuf_r+0x6e>
 8006a86:	89a3      	ldrh	r3, [r4, #12]
 8006a88:	07db      	lsls	r3, r3, #31
 8006a8a:	d5e1      	bpl.n	8006a50 <__swbuf_r+0x2e>
 8006a8c:	2e0a      	cmp	r6, #10
 8006a8e:	d1df      	bne.n	8006a50 <__swbuf_r+0x2e>
 8006a90:	4621      	mov	r1, r4
 8006a92:	4628      	mov	r0, r5
 8006a94:	f7ff ff4e 	bl	8006934 <_fflush_r>
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d0d9      	beq.n	8006a50 <__swbuf_r+0x2e>
 8006a9c:	e7d6      	b.n	8006a4c <__swbuf_r+0x2a>
	...

08006aa0 <__swsetup_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4b29      	ldr	r3, [pc, #164]	@ (8006b48 <__swsetup_r+0xa8>)
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	6818      	ldr	r0, [r3, #0]
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	b118      	cbz	r0, 8006ab4 <__swsetup_r+0x14>
 8006aac:	6a03      	ldr	r3, [r0, #32]
 8006aae:	b90b      	cbnz	r3, 8006ab4 <__swsetup_r+0x14>
 8006ab0:	f7ff fa72 	bl	8005f98 <__sinit>
 8006ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ab8:	0719      	lsls	r1, r3, #28
 8006aba:	d422      	bmi.n	8006b02 <__swsetup_r+0x62>
 8006abc:	06da      	lsls	r2, r3, #27
 8006abe:	d407      	bmi.n	8006ad0 <__swsetup_r+0x30>
 8006ac0:	2209      	movs	r2, #9
 8006ac2:	602a      	str	r2, [r5, #0]
 8006ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ac8:	81a3      	strh	r3, [r4, #12]
 8006aca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ace:	e033      	b.n	8006b38 <__swsetup_r+0x98>
 8006ad0:	0758      	lsls	r0, r3, #29
 8006ad2:	d512      	bpl.n	8006afa <__swsetup_r+0x5a>
 8006ad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ad6:	b141      	cbz	r1, 8006aea <__swsetup_r+0x4a>
 8006ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006adc:	4299      	cmp	r1, r3
 8006ade:	d002      	beq.n	8006ae6 <__swsetup_r+0x46>
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	f000 f90d 	bl	8006d00 <_free_r>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aea:	89a3      	ldrh	r3, [r4, #12]
 8006aec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006af0:	81a3      	strh	r3, [r4, #12]
 8006af2:	2300      	movs	r3, #0
 8006af4:	6063      	str	r3, [r4, #4]
 8006af6:	6923      	ldr	r3, [r4, #16]
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	f043 0308 	orr.w	r3, r3, #8
 8006b00:	81a3      	strh	r3, [r4, #12]
 8006b02:	6923      	ldr	r3, [r4, #16]
 8006b04:	b94b      	cbnz	r3, 8006b1a <__swsetup_r+0x7a>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b10:	d003      	beq.n	8006b1a <__swsetup_r+0x7a>
 8006b12:	4621      	mov	r1, r4
 8006b14:	4628      	mov	r0, r5
 8006b16:	f000 f83f 	bl	8006b98 <__smakebuf_r>
 8006b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b1e:	f013 0201 	ands.w	r2, r3, #1
 8006b22:	d00a      	beq.n	8006b3a <__swsetup_r+0x9a>
 8006b24:	2200      	movs	r2, #0
 8006b26:	60a2      	str	r2, [r4, #8]
 8006b28:	6962      	ldr	r2, [r4, #20]
 8006b2a:	4252      	negs	r2, r2
 8006b2c:	61a2      	str	r2, [r4, #24]
 8006b2e:	6922      	ldr	r2, [r4, #16]
 8006b30:	b942      	cbnz	r2, 8006b44 <__swsetup_r+0xa4>
 8006b32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b36:	d1c5      	bne.n	8006ac4 <__swsetup_r+0x24>
 8006b38:	bd38      	pop	{r3, r4, r5, pc}
 8006b3a:	0799      	lsls	r1, r3, #30
 8006b3c:	bf58      	it	pl
 8006b3e:	6962      	ldrpl	r2, [r4, #20]
 8006b40:	60a2      	str	r2, [r4, #8]
 8006b42:	e7f4      	b.n	8006b2e <__swsetup_r+0x8e>
 8006b44:	2000      	movs	r0, #0
 8006b46:	e7f7      	b.n	8006b38 <__swsetup_r+0x98>
 8006b48:	20000160 	.word	0x20000160

08006b4c <__swhatbuf_r>:
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	460c      	mov	r4, r1
 8006b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b54:	2900      	cmp	r1, #0
 8006b56:	b096      	sub	sp, #88	@ 0x58
 8006b58:	4615      	mov	r5, r2
 8006b5a:	461e      	mov	r6, r3
 8006b5c:	da0d      	bge.n	8006b7a <__swhatbuf_r+0x2e>
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b64:	f04f 0100 	mov.w	r1, #0
 8006b68:	bf14      	ite	ne
 8006b6a:	2340      	movne	r3, #64	@ 0x40
 8006b6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b70:	2000      	movs	r0, #0
 8006b72:	6031      	str	r1, [r6, #0]
 8006b74:	602b      	str	r3, [r5, #0]
 8006b76:	b016      	add	sp, #88	@ 0x58
 8006b78:	bd70      	pop	{r4, r5, r6, pc}
 8006b7a:	466a      	mov	r2, sp
 8006b7c:	f000 f8ae 	bl	8006cdc <_fstat_r>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	dbec      	blt.n	8006b5e <__swhatbuf_r+0x12>
 8006b84:	9901      	ldr	r1, [sp, #4]
 8006b86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006b8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006b8e:	4259      	negs	r1, r3
 8006b90:	4159      	adcs	r1, r3
 8006b92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b96:	e7eb      	b.n	8006b70 <__swhatbuf_r+0x24>

08006b98 <__smakebuf_r>:
 8006b98:	898b      	ldrh	r3, [r1, #12]
 8006b9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b9c:	079d      	lsls	r5, r3, #30
 8006b9e:	4606      	mov	r6, r0
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	d507      	bpl.n	8006bb4 <__smakebuf_r+0x1c>
 8006ba4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	2301      	movs	r3, #1
 8006bae:	6163      	str	r3, [r4, #20]
 8006bb0:	b003      	add	sp, #12
 8006bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb4:	ab01      	add	r3, sp, #4
 8006bb6:	466a      	mov	r2, sp
 8006bb8:	f7ff ffc8 	bl	8006b4c <__swhatbuf_r>
 8006bbc:	9f00      	ldr	r7, [sp, #0]
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	4639      	mov	r1, r7
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7ff fc26 	bl	8006414 <_malloc_r>
 8006bc8:	b948      	cbnz	r0, 8006bde <__smakebuf_r+0x46>
 8006bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bce:	059a      	lsls	r2, r3, #22
 8006bd0:	d4ee      	bmi.n	8006bb0 <__smakebuf_r+0x18>
 8006bd2:	f023 0303 	bic.w	r3, r3, #3
 8006bd6:	f043 0302 	orr.w	r3, r3, #2
 8006bda:	81a3      	strh	r3, [r4, #12]
 8006bdc:	e7e2      	b.n	8006ba4 <__smakebuf_r+0xc>
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	6020      	str	r0, [r4, #0]
 8006be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006be6:	81a3      	strh	r3, [r4, #12]
 8006be8:	9b01      	ldr	r3, [sp, #4]
 8006bea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006bee:	b15b      	cbz	r3, 8006c08 <__smakebuf_r+0x70>
 8006bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f000 f80b 	bl	8006c10 <_isatty_r>
 8006bfa:	b128      	cbz	r0, 8006c08 <__smakebuf_r+0x70>
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	f043 0301 	orr.w	r3, r3, #1
 8006c06:	81a3      	strh	r3, [r4, #12]
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	431d      	orrs	r5, r3
 8006c0c:	81a5      	strh	r5, [r4, #12]
 8006c0e:	e7cf      	b.n	8006bb0 <__smakebuf_r+0x18>

08006c10 <_isatty_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	4d06      	ldr	r5, [pc, #24]	@ (8006c2c <_isatty_r+0x1c>)
 8006c14:	2300      	movs	r3, #0
 8006c16:	4604      	mov	r4, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	602b      	str	r3, [r5, #0]
 8006c1c:	f7fb f9eb 	bl	8001ff6 <_isatty>
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d102      	bne.n	8006c2a <_isatty_r+0x1a>
 8006c24:	682b      	ldr	r3, [r5, #0]
 8006c26:	b103      	cbz	r3, 8006c2a <_isatty_r+0x1a>
 8006c28:	6023      	str	r3, [r4, #0]
 8006c2a:	bd38      	pop	{r3, r4, r5, pc}
 8006c2c:	200004c8 	.word	0x200004c8

08006c30 <_lseek_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4d07      	ldr	r5, [pc, #28]	@ (8006c50 <_lseek_r+0x20>)
 8006c34:	4604      	mov	r4, r0
 8006c36:	4608      	mov	r0, r1
 8006c38:	4611      	mov	r1, r2
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	602a      	str	r2, [r5, #0]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	f7fb f9e4 	bl	800200c <_lseek>
 8006c44:	1c43      	adds	r3, r0, #1
 8006c46:	d102      	bne.n	8006c4e <_lseek_r+0x1e>
 8006c48:	682b      	ldr	r3, [r5, #0]
 8006c4a:	b103      	cbz	r3, 8006c4e <_lseek_r+0x1e>
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	bd38      	pop	{r3, r4, r5, pc}
 8006c50:	200004c8 	.word	0x200004c8

08006c54 <_read_r>:
 8006c54:	b538      	push	{r3, r4, r5, lr}
 8006c56:	4d07      	ldr	r5, [pc, #28]	@ (8006c74 <_read_r+0x20>)
 8006c58:	4604      	mov	r4, r0
 8006c5a:	4608      	mov	r0, r1
 8006c5c:	4611      	mov	r1, r2
 8006c5e:	2200      	movs	r2, #0
 8006c60:	602a      	str	r2, [r5, #0]
 8006c62:	461a      	mov	r2, r3
 8006c64:	f7fb f98e 	bl	8001f84 <_read>
 8006c68:	1c43      	adds	r3, r0, #1
 8006c6a:	d102      	bne.n	8006c72 <_read_r+0x1e>
 8006c6c:	682b      	ldr	r3, [r5, #0]
 8006c6e:	b103      	cbz	r3, 8006c72 <_read_r+0x1e>
 8006c70:	6023      	str	r3, [r4, #0]
 8006c72:	bd38      	pop	{r3, r4, r5, pc}
 8006c74:	200004c8 	.word	0x200004c8

08006c78 <_sbrk_r>:
 8006c78:	b538      	push	{r3, r4, r5, lr}
 8006c7a:	4d06      	ldr	r5, [pc, #24]	@ (8006c94 <_sbrk_r+0x1c>)
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	4604      	mov	r4, r0
 8006c80:	4608      	mov	r0, r1
 8006c82:	602b      	str	r3, [r5, #0]
 8006c84:	f7fb f9d0 	bl	8002028 <_sbrk>
 8006c88:	1c43      	adds	r3, r0, #1
 8006c8a:	d102      	bne.n	8006c92 <_sbrk_r+0x1a>
 8006c8c:	682b      	ldr	r3, [r5, #0]
 8006c8e:	b103      	cbz	r3, 8006c92 <_sbrk_r+0x1a>
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	200004c8 	.word	0x200004c8

08006c98 <_write_r>:
 8006c98:	b538      	push	{r3, r4, r5, lr}
 8006c9a:	4d07      	ldr	r5, [pc, #28]	@ (8006cb8 <_write_r+0x20>)
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	4608      	mov	r0, r1
 8006ca0:	4611      	mov	r1, r2
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	602a      	str	r2, [r5, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	f7fa fd08 	bl	80016bc <_write>
 8006cac:	1c43      	adds	r3, r0, #1
 8006cae:	d102      	bne.n	8006cb6 <_write_r+0x1e>
 8006cb0:	682b      	ldr	r3, [r5, #0]
 8006cb2:	b103      	cbz	r3, 8006cb6 <_write_r+0x1e>
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	bd38      	pop	{r3, r4, r5, pc}
 8006cb8:	200004c8 	.word	0x200004c8

08006cbc <_close_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d06      	ldr	r5, [pc, #24]	@ (8006cd8 <_close_r+0x1c>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	602b      	str	r3, [r5, #0]
 8006cc8:	f7fb f979 	bl	8001fbe <_close>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_close_r+0x1a>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_close_r+0x1a>
 8006cd4:	6023      	str	r3, [r4, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	200004c8 	.word	0x200004c8

08006cdc <_fstat_r>:
 8006cdc:	b538      	push	{r3, r4, r5, lr}
 8006cde:	4d07      	ldr	r5, [pc, #28]	@ (8006cfc <_fstat_r+0x20>)
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	4608      	mov	r0, r1
 8006ce6:	4611      	mov	r1, r2
 8006ce8:	602b      	str	r3, [r5, #0]
 8006cea:	f7fb f974 	bl	8001fd6 <_fstat>
 8006cee:	1c43      	adds	r3, r0, #1
 8006cf0:	d102      	bne.n	8006cf8 <_fstat_r+0x1c>
 8006cf2:	682b      	ldr	r3, [r5, #0]
 8006cf4:	b103      	cbz	r3, 8006cf8 <_fstat_r+0x1c>
 8006cf6:	6023      	str	r3, [r4, #0]
 8006cf8:	bd38      	pop	{r3, r4, r5, pc}
 8006cfa:	bf00      	nop
 8006cfc:	200004c8 	.word	0x200004c8

08006d00 <_free_r>:
 8006d00:	b538      	push	{r3, r4, r5, lr}
 8006d02:	4605      	mov	r5, r0
 8006d04:	2900      	cmp	r1, #0
 8006d06:	d041      	beq.n	8006d8c <_free_r+0x8c>
 8006d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d0c:	1f0c      	subs	r4, r1, #4
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	bfb8      	it	lt
 8006d12:	18e4      	addlt	r4, r4, r3
 8006d14:	f7ff fe36 	bl	8006984 <__malloc_lock>
 8006d18:	4a1d      	ldr	r2, [pc, #116]	@ (8006d90 <_free_r+0x90>)
 8006d1a:	6813      	ldr	r3, [r2, #0]
 8006d1c:	b933      	cbnz	r3, 8006d2c <_free_r+0x2c>
 8006d1e:	6063      	str	r3, [r4, #4]
 8006d20:	6014      	str	r4, [r2, #0]
 8006d22:	4628      	mov	r0, r5
 8006d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d28:	f7ff be32 	b.w	8006990 <__malloc_unlock>
 8006d2c:	42a3      	cmp	r3, r4
 8006d2e:	d908      	bls.n	8006d42 <_free_r+0x42>
 8006d30:	6820      	ldr	r0, [r4, #0]
 8006d32:	1821      	adds	r1, r4, r0
 8006d34:	428b      	cmp	r3, r1
 8006d36:	bf01      	itttt	eq
 8006d38:	6819      	ldreq	r1, [r3, #0]
 8006d3a:	685b      	ldreq	r3, [r3, #4]
 8006d3c:	1809      	addeq	r1, r1, r0
 8006d3e:	6021      	streq	r1, [r4, #0]
 8006d40:	e7ed      	b.n	8006d1e <_free_r+0x1e>
 8006d42:	461a      	mov	r2, r3
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	b10b      	cbz	r3, 8006d4c <_free_r+0x4c>
 8006d48:	42a3      	cmp	r3, r4
 8006d4a:	d9fa      	bls.n	8006d42 <_free_r+0x42>
 8006d4c:	6811      	ldr	r1, [r2, #0]
 8006d4e:	1850      	adds	r0, r2, r1
 8006d50:	42a0      	cmp	r0, r4
 8006d52:	d10b      	bne.n	8006d6c <_free_r+0x6c>
 8006d54:	6820      	ldr	r0, [r4, #0]
 8006d56:	4401      	add	r1, r0
 8006d58:	1850      	adds	r0, r2, r1
 8006d5a:	4283      	cmp	r3, r0
 8006d5c:	6011      	str	r1, [r2, #0]
 8006d5e:	d1e0      	bne.n	8006d22 <_free_r+0x22>
 8006d60:	6818      	ldr	r0, [r3, #0]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	6053      	str	r3, [r2, #4]
 8006d66:	4408      	add	r0, r1
 8006d68:	6010      	str	r0, [r2, #0]
 8006d6a:	e7da      	b.n	8006d22 <_free_r+0x22>
 8006d6c:	d902      	bls.n	8006d74 <_free_r+0x74>
 8006d6e:	230c      	movs	r3, #12
 8006d70:	602b      	str	r3, [r5, #0]
 8006d72:	e7d6      	b.n	8006d22 <_free_r+0x22>
 8006d74:	6820      	ldr	r0, [r4, #0]
 8006d76:	1821      	adds	r1, r4, r0
 8006d78:	428b      	cmp	r3, r1
 8006d7a:	bf04      	itt	eq
 8006d7c:	6819      	ldreq	r1, [r3, #0]
 8006d7e:	685b      	ldreq	r3, [r3, #4]
 8006d80:	6063      	str	r3, [r4, #4]
 8006d82:	bf04      	itt	eq
 8006d84:	1809      	addeq	r1, r1, r0
 8006d86:	6021      	streq	r1, [r4, #0]
 8006d88:	6054      	str	r4, [r2, #4]
 8006d8a:	e7ca      	b.n	8006d22 <_free_r+0x22>
 8006d8c:	bd38      	pop	{r3, r4, r5, pc}
 8006d8e:	bf00      	nop
 8006d90:	200004c4 	.word	0x200004c4

08006d94 <_init>:
 8006d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d96:	bf00      	nop
 8006d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d9a:	bc08      	pop	{r3}
 8006d9c:	469e      	mov	lr, r3
 8006d9e:	4770      	bx	lr

08006da0 <_fini>:
 8006da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da2:	bf00      	nop
 8006da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006da6:	bc08      	pop	{r3}
 8006da8:	469e      	mov	lr, r3
 8006daa:	4770      	bx	lr
