#ifndef RISCV_CONFIG_H
#define RISCV_CONFIG_H

#define DEBUG

#define RV64
#define CSR_SUPPORT

#define RAM_BASE_ADDR 0x80000000
#define RAM_SIZE_BYTES 0x10000

#define CLINT_BASE_ADDR 0x2000000
#define CLINT_BASE_ADDR_END 0x0200FFFF

#define UART_TX_REG_ADDR 0x300000

#endif /* RISCV_CONFIG_H */
