

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_160_1'
================================================================
* Date:           Sun Oct 12 09:48:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32794|    32794|  0.328 ms|  0.328 ms|  32794|  32794|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_160_1  |    32792|    32792|        26|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i108"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i" [activation_accelerator.cpp:161]   --->   Operation 32 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln160 = icmp_eq  i16 %i_15, i16 32768" [activation_accelerator.cpp:160]   --->   Operation 34 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln160 = add i16 %i_15, i16 1" [activation_accelerator.cpp:160]   --->   Operation 36 'add' 'add_ln160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc.i108.split, void %if.end70.loopexit.exitStub" [activation_accelerator.cpp:160]   --->   Operation 37 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_15, i32 2, i32 14" [activation_accelerator.cpp:161]   --->   Operation 38 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i13 %lshr_ln6" [activation_accelerator.cpp:161]   --->   Operation 39 'zext' 'zext_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 40 'getelementptr' 'x_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 41 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 42 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 43 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i16 %i_15" [activation_accelerator.cpp:161]   --->   Operation 44 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:161]   --->   Operation 45 'load' 'x_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:161]   --->   Operation 46 'load' 'x_2_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:161]   --->   Operation 47 'load' 'x_4_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:161]   --->   Operation 48 'load' 'x_6_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 49 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 50 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 51 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 52 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.44ns)   --->   "%switch_ln164 = switch i2 %trunc_ln161, void %arrayidx41.i105.case.3, i2 0, void %arrayidx41.i105.case.0, i2 1, void %arrayidx41.i105.case.1, i2 2, void %arrayidx41.i105.case.2" [activation_accelerator.cpp:164]   --->   Operation 53 'switch' 'switch_ln164' <Predicate = (!icmp_ln160)> <Delay = 0.44>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln160 = store i16 %add_ln160, i16 %i" [activation_accelerator.cpp:160]   --->   Operation 54 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc.i108" [activation_accelerator.cpp:160]   --->   Operation 55 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:161]   --->   Operation 56 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:161]   --->   Operation 57 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:161]   --->   Operation 58 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:161]   --->   Operation 59 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln161" [activation_accelerator.cpp:161]   --->   Operation 60 'mux' 'tmp_6' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln161 = bitcast i32 %tmp_6" [activation_accelerator.cpp:161]   --->   Operation 61 'bitcast' 'bitcast_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.35ns)   --->   "%xor_ln161 = xor i32 %bitcast_ln161, i32 2147483648" [activation_accelerator.cpp:161]   --->   Operation 62 'xor' 'xor_ln161' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln161_1 = bitcast i32 %xor_ln161" [activation_accelerator.cpp:161]   --->   Operation 63 'bitcast' 'bitcast_ln161_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [8/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 64 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 65 [7/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 66 [6/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 66 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 67 [5/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 67 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 68 [4/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 68 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 69 [3/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 69 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 70 [2/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 70 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 71 [1/8] (4.91ns)   --->   "%tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 71 'fexp' 'tmp_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 72 [4/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_7, i32 1" [activation_accelerator.cpp:161]   --->   Operation 72 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 73 [3/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_7, i32 1" [activation_accelerator.cpp:161]   --->   Operation 73 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 74 [2/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_7, i32 1" [activation_accelerator.cpp:161]   --->   Operation 74 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 75 [1/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_7, i32 1" [activation_accelerator.cpp:161]   --->   Operation 75 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 76 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 76 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 77 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 77 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 78 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 78 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 79 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 79 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 80 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 80 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 81 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 81 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 82 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 82 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 83 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 83 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 84 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 84 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 85 [3/3] (7.01ns)   --->   "%val = fmul i32 %tmp_6, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 85 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 86 [2/3] (7.01ns)   --->   "%val = fmul i32 %tmp_6, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 86 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [activation_accelerator.cpp:160]   --->   Operation 87 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 88 [1/3] (7.01ns)   --->   "%val = fmul i32 %tmp_6, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 88 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln164 = bitcast i32 %val" [activation_accelerator.cpp:164]   --->   Operation 89 'bitcast' 'bitcast_ln164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln164, i32 16, i32 31" [activation_accelerator.cpp:164]   --->   Operation 90 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" [activation_accelerator.cpp:164]   --->   Operation 91 'store' 'store_ln164' <Predicate = (trunc_ln161 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 92 'br' 'br_ln164' <Predicate = (trunc_ln161 == 2)> <Delay = 0.00>
ST_26 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" [activation_accelerator.cpp:164]   --->   Operation 93 'store' 'store_ln164' <Predicate = (trunc_ln161 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 94 'br' 'br_ln164' <Predicate = (trunc_ln161 == 1)> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" [activation_accelerator.cpp:164]   --->   Operation 95 'store' 'store_ln164' <Predicate = (trunc_ln161 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 96 'br' 'br_ln164' <Predicate = (trunc_ln161 == 0)> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" [activation_accelerator.cpp:164]   --->   Operation 97 'store' 'store_ln164' <Predicate = (trunc_ln161 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_26 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 98 'br' 'br_ln164' <Predicate = (trunc_ln161 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:161) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln160', activation_accelerator.cpp:160) [17]  (0.853 ns)
	'store' operation ('store_ln160', activation_accelerator.cpp:160) of variable 'add_ln160', activation_accelerator.cpp:160 on local variable 'i' [60]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 7.03ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:161) on array 'x' [28]  (1.24 ns)
	'mux' operation ('tmp_6', activation_accelerator.cpp:161) [32]  (0.525 ns)
	'xor' operation ('xor_ln161', activation_accelerator.cpp:161) [34]  (0.351 ns)
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [36]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [37]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [37]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [37]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [37]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [38]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [39]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [39]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [39]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln164', activation_accelerator.cpp:164) of variable 'trunc_ln', activation_accelerator.cpp:164 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1' [48]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
