Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  5 15:44:58 2023
| Host         : HALALSUCCESOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.053    -6975.985                    627                 2792        0.054        0.000                      0                 2792        4.020        0.000                       0                  1687  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -17.053    -6975.985                    627                 2792        0.054        0.000                      0                 2792        4.020        0.000                       0                  1687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          627  Failing Endpoints,  Worst Slack      -17.053ns,  Total Violation    -6975.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.053ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.543ns  (logic 19.688ns (74.175%)  route 6.855ns (25.825%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.716     3.010    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X82Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=3, routed)           1.612     5.140    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.991 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.993    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.706 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.421 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.423    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.941 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.503    15.444    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    15.568 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.568    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.148 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=5, routed)           1.333    17.481    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.029    21.510 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.512    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.225 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.227    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.940 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.460 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           2.051    28.511    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.896 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.896    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.209 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.343    29.553    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[15]
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.459    12.638    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                         clock pessimism              0.229    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.213    12.500    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -29.553    
  -------------------------------------------------------------------
                         slack                                -17.053    

Slack (VIOLATED) :        -17.043ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.117ns  (logic 21.363ns (78.782%)  route 5.754ns (21.219%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.819 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.819    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.042 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    30.042    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[32]
    SLICE_X95Y102        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y102        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y102        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -30.042    
  -------------------------------------------------------------------
                         slack                                -17.043    

Slack (VIOLATED) :        -17.040ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.114ns  (logic 21.360ns (78.779%)  route 5.754ns (21.221%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.039 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    30.039    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[29]
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y101        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -30.039    
  -------------------------------------------------------------------
                         slack                                -17.040    

Slack (VIOLATED) :        -17.019ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 21.339ns (78.763%)  route 5.754ns (21.237%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    30.018    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[31]
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y101        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -30.018    
  -------------------------------------------------------------------
                         slack                                -17.019    

Slack (VIOLATED) :        -17.002ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.461ns  (logic 19.614ns (74.124%)  route 6.847ns (25.876%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.716     3.010    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X82Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=3, routed)           1.612     5.140    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.991 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.993    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.706 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.421 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.423    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.941 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.503    15.444    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    15.568 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.568    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.148 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=5, routed)           1.333    17.481    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.029    21.510 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.512    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.225 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.227    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.940 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.460 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           2.051    28.511    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.896 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.896    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.135 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.336    29.471    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[14]
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.460    12.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)       -0.245    12.469    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -29.471    
  -------------------------------------------------------------------
                         slack                                -17.002    

Slack (VIOLATED) :        -16.977ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.445ns  (logic 19.597ns (74.104%)  route 6.848ns (25.896%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.716     3.010    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X82Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=3, routed)           1.612     5.140    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.991 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.993    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.706 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.421 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.423    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.941 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.503    15.444    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    15.568 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.568    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.148 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=5, routed)           1.333    17.481    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.029    21.510 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.512    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.225 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.227    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.940 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.460 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           2.051    28.511    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.896 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.896    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.337    29.455    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[12]
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.460    12.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)       -0.236    12.478    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -29.455    
  -------------------------------------------------------------------
                         slack                                -16.977    

Slack (VIOLATED) :        -16.949ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.415ns  (logic 19.711ns (74.619%)  route 6.704ns (25.381%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.716     3.010    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X82Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=3, routed)           1.612     5.140    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.991 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.993    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.706 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.421 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.423    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.941 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.503    15.444    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    15.568 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.568    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.148 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=5, routed)           1.333    17.481    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.029    21.510 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.512    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.225 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.227    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.940 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.460 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp7.core_instance7/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           2.051    28.511    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.896 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.896    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.010 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.010    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.193    29.425    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[16]
    SLICE_X53Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.459    12.638    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                         clock pessimism              0.229    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)       -0.236    12.477    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                -16.949    

Slack (VIOLATED) :        -16.945ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.019ns  (logic 21.265ns (78.705%)  route 5.754ns (21.295%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.944 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    29.944    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[30]
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y101        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                -16.945    

Slack (VIOLATED) :        -16.929ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.003ns  (logic 21.249ns (78.692%)  route 5.754ns (21.308%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.928 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    29.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[28]
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y101        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -29.928    
  -------------------------------------------------------------------
                         slack                                -16.929    

Slack (VIOLATED) :        -16.926ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.000ns  (logic 21.246ns (78.690%)  route 5.754ns (21.310%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=8 LUT2=2)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.631     2.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=3, routed)           0.956     4.399    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     8.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.252    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult13/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.362    14.562    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.686 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.686    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=4, routed)           1.699    17.077    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.034    21.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.826 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.828    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.541 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.543    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.061 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/mult1/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           0.986    27.046    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X94Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.442 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.442    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.559 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.559    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.882 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.738    28.620    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X95Y98         LUT2 (Prop_lut2_I1_O)        0.306    28.926 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.926    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_i_1_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.476    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    29.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.925 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives4/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    29.925    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[25]
    SLICE_X95Y100        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        1.783    12.962    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y100        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X95Y100        FDRE (Setup_fdre_C_D)        0.062    12.999    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -29.925    
  -------------------------------------------------------------------
                         slack                                -16.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X35Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.074     1.192    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[3]
    SLICE_X34Y102        LUT4 (Prop_lut4_I1_O)        0.045     1.237 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/rst_ps7_0_100M/U0/SEQ/p_3_out[0]
    SLICE_X34Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X34Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.121     1.111    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.470%)  route 0.189ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.189     1.345    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.470%)  route 0.189ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.345    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X33Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.078     1.054    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.080     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][3]
    SLICE_X30Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.176 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[3]
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1687, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



