#ifndef DYNINST_AMDGPU_SYS_REGS_H
#define DYNINST_AMDGPU_SYS_REGS_H
DEF_REGISTER(status,          Arch_amdgpu |        HWR |  D_REG |        0,"amdgpu");
DEF_REGISTER(scc,             Arch_amdgpu | 0x00000000 |    BIT |        0,"amdgpu");
DEF_REGISTER(priv,            Arch_amdgpu | 0x00050000 |    BIT |        0,"amdgpu");
DEF_REGISTER(trap_en,         Arch_amdgpu | 0x00060000 |    BIT |        0,"amdgpu");
DEF_REGISTER(ttrace_en,       Arch_amdgpu | 0x00070000 |    BIT |        0,"amdgpu");
DEF_REGISTER(export_rdy,      Arch_amdgpu | 0x00080000 |    BIT |        0,"amdgpu");
DEF_REGISTER(execz,           Arch_amdgpu | 0x00090000 |    BIT |        0,"amdgpu");
DEF_REGISTER(vccz,            Arch_amdgpu | 0x000a0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(in_tg,           Arch_amdgpu | 0x000b0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(in_barrier,      Arch_amdgpu | 0x000c0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(halt,            Arch_amdgpu | 0x000d0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(trap,            Arch_amdgpu | 0x000e0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(ttrace_cu_en,    Arch_amdgpu | 0x000f0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(valid,           Arch_amdgpu | 0x00100000 |    BIT |        0,"amdgpu");
DEF_REGISTER(ecc_err,         Arch_amdgpu | 0x00110000 |    BIT |        0,"amdgpu");
DEF_REGISTER(skin_export,     Arch_amdgpu | 0x00120000 |    BIT |        0,"amdgpu");
DEF_REGISTER(perf_en,         Arch_amdgpu | 0x00130000 |    BIT |        0,"amdgpu");
DEF_REGISTER(cond_dbg_user,   Arch_amdgpu | 0x00140000 |    BIT |        0,"amdgpu");
DEF_REGISTER(cond_dbg_sys,    Arch_amdgpu | 0x00150000 |    BIT |        0,"amdgpu");
DEF_REGISTER(allow_replay,    Arch_amdgpu | 0x00160000 |    BIT |        0,"amdgpu");
DEF_REGISTER(must_export,     Arch_amdgpu | 0x001b0000 |    BIT |        0,"amdgpu");
DEF_REGISTER(spi_prio,        Arch_amdgpu | 0x00010000 |  D_BIT |        0,"amdgpu");
DEF_REGISTER(wave_prio,       Arch_amdgpu | 0x00030000 |  D_BIT |        0,"amdgpu");
DEF_REGISTER(mode,            Arch_amdgpu |        HWR |  D_REG |        1,"amdgpu");
DEF_REGISTER(dx10_clamp,      Arch_amdgpu | 0x00080000 |    BIT |        1,"amdgpu");
DEF_REGISTER(ieee,            Arch_amdgpu | 0x00090000 |    BIT |        1,"amdgpu");
DEF_REGISTER(lod_clamped,     Arch_amdgpu | 0x000a0000 |    BIT |        1,"amdgpu");
DEF_REGISTER(debug,           Arch_amdgpu | 0x000b0000 |    BIT |        1,"amdgpu");
DEF_REGISTER(fp16_ovfl,       Arch_amdgpu | 0x00170000 |    BIT |        1,"amdgpu");
DEF_REGISTER(pops_packer0,    Arch_amdgpu | 0x00180000 |    BIT |        1,"amdgpu");
DEF_REGISTER(pops_packer1,    Arch_amdgpu | 0x00190000 |    BIT |        1,"amdgpu");
DEF_REGISTER(disable_perf,    Arch_amdgpu | 0x001a0000 |    BIT |        1,"amdgpu");
DEF_REGISTER(gpr_idx_en,      Arch_amdgpu | 0x001b0000 |    BIT |        1,"amdgpu");
DEF_REGISTER(vskip,           Arch_amdgpu | 0x001c0000 |    BIT |        1,"amdgpu");
DEF_REGISTER(csp,             Arch_amdgpu | 0x001d0000 |  T_BIT |        1,"amdgpu");
DEF_REGISTER(fp_round,        Arch_amdgpu | 0x00000000 |  Q_BIT |        1,"amdgpu");
DEF_REGISTER(fp_denorm,       Arch_amdgpu | 0x00040000 |  Q_BIT |        1,"amdgpu");
DEF_REGISTER(excp_en,         Arch_amdgpu | 0x000c0000 |  S_BIT |        1,"amdgpu");
DEF_REGISTER(pc,              Arch_amdgpu |        HWR | FE_REG |        2,"amdgpu");
DEF_REGISTER(ib_sts,          Arch_amdgpu |        HWR |  D_REG |        3,"amdgpu");
DEF_REGISTER(exp_cnt,         Arch_amdgpu | 0x00040000 |  T_BIT |        3,"amdgpu");
DEF_REGISTER(valu_cnt,        Arch_amdgpu | 0x000c0000 |  T_BIT |        3,"amdgpu");
DEF_REGISTER(lgkm_cnt,        Arch_amdgpu | 0x00080000 |  Q_BIT |        3,"amdgpu");
DEF_REGISTER(vm_cnt,          Arch_amdgpu | 0x000f0000 |  H_BIT |        3,"amdgpu");
DEF_REGISTER(gpr_alloc,       Arch_amdgpu |        HWR |  D_REG |        4,"amdgpu");
DEF_REGISTER(vgpr_base,       Arch_amdgpu | 0x00000000 |  H_BIT |        4,"amdgpu");
DEF_REGISTER(vgpt_size,       Arch_amdgpu | 0x00080000 |  H_BIT |        4,"amdgpu");
DEF_REGISTER(sgpr_base,       Arch_amdgpu | 0x00100000 |  H_BIT |        4,"amdgpu");
DEF_REGISTER(sgpr_size,       Arch_amdgpu | 0x00180000 |  Q_BIT |        4,"amdgpu");
DEF_REGISTER(lds_alloc,       Arch_amdgpu |        HWR |  D_REG |        5,"amdgpu");
DEF_REGISTER(lds_base,        Arch_amdgpu | 0x00000000 |  O_BIT |        5,"amdgpu");
DEF_REGISTER(lds_size,        Arch_amdgpu | 0x000c0000 |  N_BIT |        5,"amdgpu");
DEF_REGISTER(m0,              Arch_amdgpu |        HWR |  D_REG |        6,"amdgpu");
DEF_REGISTER(lds_direct_data_type,  Arch_amdgpu | 0x00100000 |  T_BIT |        6,"amdgpu");
DEF_REGISTER(lds_interpolation_new_prim_mask,  Arch_amdgpu | 0x00100000 |     15 |        6,"amdgpu");
DEF_REGISTER(lds_interpolation_parameter_offset,  Arch_amdgpu | 0x00000000 |     16 |        6,"amdgpu");
DEF_REGISTER(lds_direct_address,  Arch_amdgpu | 0x00000000 |     16 |        6,"amdgpu");
DEF_REGISTER(lds_memory_vfetch_offset,  Arch_amdgpu | 0x00000000 |     16 |        6,"amdgpu");
DEF_REGISTER(gds_base,        Arch_amdgpu | 0x00100000 |     16 |        6,"amdgpu");
DEF_REGISTER(gds_size,        Arch_amdgpu | 0x00000000 |     16 |        6,"amdgpu");
DEF_REGISTER(exec,            Arch_amdgpu |        HWR |   FULL |        7,"amdgpu");
DEF_REGISTER(exec_lo,         Arch_amdgpu | 0x00000000 | D_REG_BIT |        7,"amdgpu");
DEF_REGISTER(exec_hi,         Arch_amdgpu | 0x00200000 | D_REG_BIT |        7,"amdgpu");
DEF_REGISTER(vcc,             Arch_amdgpu |        HWR |   FULL |        8,"amdgpu");
DEF_REGISTER(vcc_lo,          Arch_amdgpu | 0x00000000 | D_REG_BIT |        8,"amdgpu");
DEF_REGISTER(vcc_hi,          Arch_amdgpu | 0x00200000 | D_REG_BIT |        8,"amdgpu");
DEF_REGISTER(tid,             Arch_amdgpu |        HWR |  D_REG |        9,"amdgpu");
DEF_REGISTER(address_mode_32,  Arch_amdgpu |        HWR |  D_REG |       10,"amdgpu");
DEF_REGISTER(shared_base,     Arch_amdgpu |        HWR |   FULL |       11,"amdgpu");
DEF_REGISTER(shared_limit,    Arch_amdgpu |        HWR |   FULL |       12,"amdgpu");
DEF_REGISTER(private_base,    Arch_amdgpu |        HWR |   FULL |       13,"amdgpu");
DEF_REGISTER(private_limit,   Arch_amdgpu |        HWR |   FULL |       14,"amdgpu");
DEF_REGISTER(flat_scratch,    Arch_amdgpu |        HWR |   FULL |       15,"amdgpu");
DEF_REGISTER(flat_scratch_lo,  Arch_amdgpu | 0x00000000 | D_REG_BIT |       15,"amdgpu");
DEF_REGISTER(flat_scratch_hi,  Arch_amdgpu | 0x00200000 | D_REG_BIT |       15,"amdgpu");
DEF_REGISTER(xnack_mask,      Arch_amdgpu |        HWR |   FULL |       16,"amdgpu");
DEF_REGISTER(xnack_mask_lo,   Arch_amdgpu | 0x00000000 | D_REG_BIT |       16,"amdgpu");
DEF_REGISTER(xnack_mask_hi,   Arch_amdgpu | 0x00200000 | D_REG_BIT |       16,"amdgpu");
DEF_REGISTER(trap_base_address,  Arch_amdgpu |        HWR |   FULL |       17,"amdgpu");
DEF_REGISTER(trap_memory_address,  Arch_amdgpu |        HWR |   FULL |       18,"amdgpu");
DEF_REGISTER(vectory_memory_icount,  Arch_amdgpu |        HWR |  B_REG |       19,"amdgpu");
DEF_REGISTER(lds_gds_constant_message_count,  Arch_amdgpu |        HWR |  B_REG |       20,"amdgpu");
DEF_REGISTER(export_icount,   Arch_amdgpu |        HWR |  B_REG |       21,"amdgpu");
DEF_REGISTER(pops_exiting_wave_id,  Arch_amdgpu |        HWR |   FULL |       22,"amdgpu");
DEF_REGISTER(ttmp0,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        0,"amdgpu");
DEF_REGISTER(ttmp1,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        1,"amdgpu");
DEF_REGISTER(ttmp2,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        2,"amdgpu");
DEF_REGISTER(ttmp3,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        3,"amdgpu");
DEF_REGISTER(ttmp4,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        4,"amdgpu");
DEF_REGISTER(ttmp5,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        5,"amdgpu");
DEF_REGISTER(ttmp6,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        6,"amdgpu");
DEF_REGISTER(ttmp7,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        7,"amdgpu");
DEF_REGISTER(ttmp8,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        8,"amdgpu");
DEF_REGISTER(ttmp9,           Arch_amdgpu |  TTMP_SGPR |  D_REG |        9,"amdgpu");
DEF_REGISTER(ttmp10,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       10,"amdgpu");
DEF_REGISTER(ttmp11,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       11,"amdgpu");
DEF_REGISTER(ttmp12,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       12,"amdgpu");
DEF_REGISTER(ttmp13,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       13,"amdgpu");
DEF_REGISTER(ttmp14,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       14,"amdgpu");
DEF_REGISTER(ttmp15,          Arch_amdgpu |  TTMP_SGPR |  D_REG |       15,"amdgpu");
DEF_REGISTER(sgpr0,           Arch_amdgpu |       SGPR |  D_REG |        0,"amdgpu");
DEF_REGISTER(sgpr_vec2_0,     Arch_amdgpu |  SGPR_VEC2 |   FULL |        0,"amdgpu");
DEF_REGISTER(sgpr_vec4_0,     Arch_amdgpu |  SGPR_VEC4 |  Q_REG |        0,"amdgpu");
DEF_REGISTER(sgpr_vec8_0,     Arch_amdgpu |  SGPR_VEC8 |   YMMS |        0,"amdgpu");
DEF_REGISTER(sgpr_vec16_0,    Arch_amdgpu | SGPR_VEC16 |   ZMMS |        0,"amdgpu");
DEF_REGISTER(sgpr1,           Arch_amdgpu |       SGPR |  D_REG |        1,"amdgpu");
DEF_REGISTER(sgpr2,           Arch_amdgpu |       SGPR |  D_REG |        2,"amdgpu");
DEF_REGISTER(sgpr_vec2_2,     Arch_amdgpu |  SGPR_VEC2 |   FULL |        2,"amdgpu");
DEF_REGISTER(sgpr3,           Arch_amdgpu |       SGPR |  D_REG |        3,"amdgpu");
DEF_REGISTER(sgpr4,           Arch_amdgpu |       SGPR |  D_REG |        4,"amdgpu");
DEF_REGISTER(sgpr_vec2_4,     Arch_amdgpu |  SGPR_VEC2 |   FULL |        4,"amdgpu");
DEF_REGISTER(sgpr_vec4_4,     Arch_amdgpu |  SGPR_VEC4 |  Q_REG |        4,"amdgpu");
DEF_REGISTER(sgpr5,           Arch_amdgpu |       SGPR |  D_REG |        5,"amdgpu");
DEF_REGISTER(sgpr6,           Arch_amdgpu |       SGPR |  D_REG |        6,"amdgpu");
DEF_REGISTER(sgpr_vec2_6,     Arch_amdgpu |  SGPR_VEC2 |   FULL |        6,"amdgpu");
DEF_REGISTER(sgpr7,           Arch_amdgpu |       SGPR |  D_REG |        7,"amdgpu");
DEF_REGISTER(sgpr8,           Arch_amdgpu |       SGPR |  D_REG |        8,"amdgpu");
DEF_REGISTER(sgpr_vec2_8,     Arch_amdgpu |  SGPR_VEC2 |   FULL |        8,"amdgpu");
DEF_REGISTER(sgpr_vec4_8,     Arch_amdgpu |  SGPR_VEC4 |  Q_REG |        8,"amdgpu");
DEF_REGISTER(sgpr_vec8_8,     Arch_amdgpu |  SGPR_VEC8 |   YMMS |        8,"amdgpu");
DEF_REGISTER(sgpr9,           Arch_amdgpu |       SGPR |  D_REG |        9,"amdgpu");
DEF_REGISTER(sgpr10,          Arch_amdgpu |       SGPR |  D_REG |       10,"amdgpu");
DEF_REGISTER(sgpr_vec2_10,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       10,"amdgpu");
DEF_REGISTER(sgpr11,          Arch_amdgpu |       SGPR |  D_REG |       11,"amdgpu");
DEF_REGISTER(sgpr12,          Arch_amdgpu |       SGPR |  D_REG |       12,"amdgpu");
DEF_REGISTER(sgpr_vec2_12,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       12,"amdgpu");
DEF_REGISTER(sgpr_vec4_12,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       12,"amdgpu");
DEF_REGISTER(sgpr13,          Arch_amdgpu |       SGPR |  D_REG |       13,"amdgpu");
DEF_REGISTER(sgpr14,          Arch_amdgpu |       SGPR |  D_REG |       14,"amdgpu");
DEF_REGISTER(sgpr_vec2_14,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       14,"amdgpu");
DEF_REGISTER(sgpr15,          Arch_amdgpu |       SGPR |  D_REG |       15,"amdgpu");
DEF_REGISTER(sgpr16,          Arch_amdgpu |       SGPR |  D_REG |       16,"amdgpu");
DEF_REGISTER(sgpr_vec2_16,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       16,"amdgpu");
DEF_REGISTER(sgpr_vec4_16,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       16,"amdgpu");
DEF_REGISTER(sgpr_vec8_16,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       16,"amdgpu");
DEF_REGISTER(sgpr_vec16_16,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       16,"amdgpu");
DEF_REGISTER(sgpr17,          Arch_amdgpu |       SGPR |  D_REG |       17,"amdgpu");
DEF_REGISTER(sgpr18,          Arch_amdgpu |       SGPR |  D_REG |       18,"amdgpu");
DEF_REGISTER(sgpr_vec2_18,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       18,"amdgpu");
DEF_REGISTER(sgpr19,          Arch_amdgpu |       SGPR |  D_REG |       19,"amdgpu");
DEF_REGISTER(sgpr20,          Arch_amdgpu |       SGPR |  D_REG |       20,"amdgpu");
DEF_REGISTER(sgpr_vec2_20,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       20,"amdgpu");
DEF_REGISTER(sgpr_vec4_20,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       20,"amdgpu");
DEF_REGISTER(sgpr21,          Arch_amdgpu |       SGPR |  D_REG |       21,"amdgpu");
DEF_REGISTER(sgpr22,          Arch_amdgpu |       SGPR |  D_REG |       22,"amdgpu");
DEF_REGISTER(sgpr_vec2_22,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       22,"amdgpu");
DEF_REGISTER(sgpr23,          Arch_amdgpu |       SGPR |  D_REG |       23,"amdgpu");
DEF_REGISTER(sgpr24,          Arch_amdgpu |       SGPR |  D_REG |       24,"amdgpu");
DEF_REGISTER(sgpr_vec2_24,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       24,"amdgpu");
DEF_REGISTER(sgpr_vec4_24,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       24,"amdgpu");
DEF_REGISTER(sgpr_vec8_24,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       24,"amdgpu");
DEF_REGISTER(sgpr25,          Arch_amdgpu |       SGPR |  D_REG |       25,"amdgpu");
DEF_REGISTER(sgpr26,          Arch_amdgpu |       SGPR |  D_REG |       26,"amdgpu");
DEF_REGISTER(sgpr_vec2_26,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       26,"amdgpu");
DEF_REGISTER(sgpr27,          Arch_amdgpu |       SGPR |  D_REG |       27,"amdgpu");
DEF_REGISTER(sgpr28,          Arch_amdgpu |       SGPR |  D_REG |       28,"amdgpu");
DEF_REGISTER(sgpr_vec2_28,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       28,"amdgpu");
DEF_REGISTER(sgpr_vec4_28,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       28,"amdgpu");
DEF_REGISTER(sgpr29,          Arch_amdgpu |       SGPR |  D_REG |       29,"amdgpu");
DEF_REGISTER(sgpr30,          Arch_amdgpu |       SGPR |  D_REG |       30,"amdgpu");
DEF_REGISTER(sgpr_vec2_30,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       30,"amdgpu");
DEF_REGISTER(sgpr31,          Arch_amdgpu |       SGPR |  D_REG |       31,"amdgpu");
DEF_REGISTER(sgpr32,          Arch_amdgpu |       SGPR |  D_REG |       32,"amdgpu");
DEF_REGISTER(sgpr_vec2_32,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       32,"amdgpu");
DEF_REGISTER(sgpr_vec4_32,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       32,"amdgpu");
DEF_REGISTER(sgpr_vec8_32,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       32,"amdgpu");
DEF_REGISTER(sgpr_vec16_32,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       32,"amdgpu");
DEF_REGISTER(sgpr33,          Arch_amdgpu |       SGPR |  D_REG |       33,"amdgpu");
DEF_REGISTER(sgpr34,          Arch_amdgpu |       SGPR |  D_REG |       34,"amdgpu");
DEF_REGISTER(sgpr_vec2_34,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       34,"amdgpu");
DEF_REGISTER(sgpr35,          Arch_amdgpu |       SGPR |  D_REG |       35,"amdgpu");
DEF_REGISTER(sgpr36,          Arch_amdgpu |       SGPR |  D_REG |       36,"amdgpu");
DEF_REGISTER(sgpr_vec2_36,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       36,"amdgpu");
DEF_REGISTER(sgpr_vec4_36,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       36,"amdgpu");
DEF_REGISTER(sgpr37,          Arch_amdgpu |       SGPR |  D_REG |       37,"amdgpu");
DEF_REGISTER(sgpr38,          Arch_amdgpu |       SGPR |  D_REG |       38,"amdgpu");
DEF_REGISTER(sgpr_vec2_38,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       38,"amdgpu");
DEF_REGISTER(sgpr39,          Arch_amdgpu |       SGPR |  D_REG |       39,"amdgpu");
DEF_REGISTER(sgpr40,          Arch_amdgpu |       SGPR |  D_REG |       40,"amdgpu");
DEF_REGISTER(sgpr_vec2_40,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       40,"amdgpu");
DEF_REGISTER(sgpr_vec4_40,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       40,"amdgpu");
DEF_REGISTER(sgpr_vec8_40,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       40,"amdgpu");
DEF_REGISTER(sgpr41,          Arch_amdgpu |       SGPR |  D_REG |       41,"amdgpu");
DEF_REGISTER(sgpr42,          Arch_amdgpu |       SGPR |  D_REG |       42,"amdgpu");
DEF_REGISTER(sgpr_vec2_42,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       42,"amdgpu");
DEF_REGISTER(sgpr43,          Arch_amdgpu |       SGPR |  D_REG |       43,"amdgpu");
DEF_REGISTER(sgpr44,          Arch_amdgpu |       SGPR |  D_REG |       44,"amdgpu");
DEF_REGISTER(sgpr_vec2_44,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       44,"amdgpu");
DEF_REGISTER(sgpr_vec4_44,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       44,"amdgpu");
DEF_REGISTER(sgpr45,          Arch_amdgpu |       SGPR |  D_REG |       45,"amdgpu");
DEF_REGISTER(sgpr46,          Arch_amdgpu |       SGPR |  D_REG |       46,"amdgpu");
DEF_REGISTER(sgpr_vec2_46,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       46,"amdgpu");
DEF_REGISTER(sgpr47,          Arch_amdgpu |       SGPR |  D_REG |       47,"amdgpu");
DEF_REGISTER(sgpr48,          Arch_amdgpu |       SGPR |  D_REG |       48,"amdgpu");
DEF_REGISTER(sgpr_vec2_48,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       48,"amdgpu");
DEF_REGISTER(sgpr_vec4_48,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       48,"amdgpu");
DEF_REGISTER(sgpr_vec8_48,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       48,"amdgpu");
DEF_REGISTER(sgpr_vec16_48,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       48,"amdgpu");
DEF_REGISTER(sgpr49,          Arch_amdgpu |       SGPR |  D_REG |       49,"amdgpu");
DEF_REGISTER(sgpr50,          Arch_amdgpu |       SGPR |  D_REG |       50,"amdgpu");
DEF_REGISTER(sgpr_vec2_50,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       50,"amdgpu");
DEF_REGISTER(sgpr51,          Arch_amdgpu |       SGPR |  D_REG |       51,"amdgpu");
DEF_REGISTER(sgpr52,          Arch_amdgpu |       SGPR |  D_REG |       52,"amdgpu");
DEF_REGISTER(sgpr_vec2_52,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       52,"amdgpu");
DEF_REGISTER(sgpr_vec4_52,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       52,"amdgpu");
DEF_REGISTER(sgpr53,          Arch_amdgpu |       SGPR |  D_REG |       53,"amdgpu");
DEF_REGISTER(sgpr54,          Arch_amdgpu |       SGPR |  D_REG |       54,"amdgpu");
DEF_REGISTER(sgpr_vec2_54,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       54,"amdgpu");
DEF_REGISTER(sgpr55,          Arch_amdgpu |       SGPR |  D_REG |       55,"amdgpu");
DEF_REGISTER(sgpr56,          Arch_amdgpu |       SGPR |  D_REG |       56,"amdgpu");
DEF_REGISTER(sgpr_vec2_56,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       56,"amdgpu");
DEF_REGISTER(sgpr_vec4_56,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       56,"amdgpu");
DEF_REGISTER(sgpr_vec8_56,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       56,"amdgpu");
DEF_REGISTER(sgpr57,          Arch_amdgpu |       SGPR |  D_REG |       57,"amdgpu");
DEF_REGISTER(sgpr58,          Arch_amdgpu |       SGPR |  D_REG |       58,"amdgpu");
DEF_REGISTER(sgpr_vec2_58,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       58,"amdgpu");
DEF_REGISTER(sgpr59,          Arch_amdgpu |       SGPR |  D_REG |       59,"amdgpu");
DEF_REGISTER(sgpr60,          Arch_amdgpu |       SGPR |  D_REG |       60,"amdgpu");
DEF_REGISTER(sgpr_vec2_60,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       60,"amdgpu");
DEF_REGISTER(sgpr_vec4_60,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       60,"amdgpu");
DEF_REGISTER(sgpr61,          Arch_amdgpu |       SGPR |  D_REG |       61,"amdgpu");
DEF_REGISTER(sgpr62,          Arch_amdgpu |       SGPR |  D_REG |       62,"amdgpu");
DEF_REGISTER(sgpr_vec2_62,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       62,"amdgpu");
DEF_REGISTER(sgpr63,          Arch_amdgpu |       SGPR |  D_REG |       63,"amdgpu");
DEF_REGISTER(sgpr64,          Arch_amdgpu |       SGPR |  D_REG |       64,"amdgpu");
DEF_REGISTER(sgpr_vec2_64,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       64,"amdgpu");
DEF_REGISTER(sgpr_vec4_64,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       64,"amdgpu");
DEF_REGISTER(sgpr_vec8_64,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       64,"amdgpu");
DEF_REGISTER(sgpr_vec16_64,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       64,"amdgpu");
DEF_REGISTER(sgpr65,          Arch_amdgpu |       SGPR |  D_REG |       65,"amdgpu");
DEF_REGISTER(sgpr66,          Arch_amdgpu |       SGPR |  D_REG |       66,"amdgpu");
DEF_REGISTER(sgpr_vec2_66,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       66,"amdgpu");
DEF_REGISTER(sgpr67,          Arch_amdgpu |       SGPR |  D_REG |       67,"amdgpu");
DEF_REGISTER(sgpr68,          Arch_amdgpu |       SGPR |  D_REG |       68,"amdgpu");
DEF_REGISTER(sgpr_vec2_68,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       68,"amdgpu");
DEF_REGISTER(sgpr_vec4_68,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       68,"amdgpu");
DEF_REGISTER(sgpr69,          Arch_amdgpu |       SGPR |  D_REG |       69,"amdgpu");
DEF_REGISTER(sgpr70,          Arch_amdgpu |       SGPR |  D_REG |       70,"amdgpu");
DEF_REGISTER(sgpr_vec2_70,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       70,"amdgpu");
DEF_REGISTER(sgpr71,          Arch_amdgpu |       SGPR |  D_REG |       71,"amdgpu");
DEF_REGISTER(sgpr72,          Arch_amdgpu |       SGPR |  D_REG |       72,"amdgpu");
DEF_REGISTER(sgpr_vec2_72,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       72,"amdgpu");
DEF_REGISTER(sgpr_vec4_72,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       72,"amdgpu");
DEF_REGISTER(sgpr_vec8_72,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       72,"amdgpu");
DEF_REGISTER(sgpr73,          Arch_amdgpu |       SGPR |  D_REG |       73,"amdgpu");
DEF_REGISTER(sgpr74,          Arch_amdgpu |       SGPR |  D_REG |       74,"amdgpu");
DEF_REGISTER(sgpr_vec2_74,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       74,"amdgpu");
DEF_REGISTER(sgpr75,          Arch_amdgpu |       SGPR |  D_REG |       75,"amdgpu");
DEF_REGISTER(sgpr76,          Arch_amdgpu |       SGPR |  D_REG |       76,"amdgpu");
DEF_REGISTER(sgpr_vec2_76,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       76,"amdgpu");
DEF_REGISTER(sgpr_vec4_76,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       76,"amdgpu");
DEF_REGISTER(sgpr77,          Arch_amdgpu |       SGPR |  D_REG |       77,"amdgpu");
DEF_REGISTER(sgpr78,          Arch_amdgpu |       SGPR |  D_REG |       78,"amdgpu");
DEF_REGISTER(sgpr_vec2_78,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       78,"amdgpu");
DEF_REGISTER(sgpr79,          Arch_amdgpu |       SGPR |  D_REG |       79,"amdgpu");
DEF_REGISTER(sgpr80,          Arch_amdgpu |       SGPR |  D_REG |       80,"amdgpu");
DEF_REGISTER(sgpr_vec2_80,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       80,"amdgpu");
DEF_REGISTER(sgpr_vec4_80,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       80,"amdgpu");
DEF_REGISTER(sgpr_vec8_80,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       80,"amdgpu");
DEF_REGISTER(sgpr_vec16_80,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       80,"amdgpu");
DEF_REGISTER(sgpr81,          Arch_amdgpu |       SGPR |  D_REG |       81,"amdgpu");
DEF_REGISTER(sgpr82,          Arch_amdgpu |       SGPR |  D_REG |       82,"amdgpu");
DEF_REGISTER(sgpr_vec2_82,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       82,"amdgpu");
DEF_REGISTER(sgpr83,          Arch_amdgpu |       SGPR |  D_REG |       83,"amdgpu");
DEF_REGISTER(sgpr84,          Arch_amdgpu |       SGPR |  D_REG |       84,"amdgpu");
DEF_REGISTER(sgpr_vec2_84,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       84,"amdgpu");
DEF_REGISTER(sgpr_vec4_84,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       84,"amdgpu");
DEF_REGISTER(sgpr85,          Arch_amdgpu |       SGPR |  D_REG |       85,"amdgpu");
DEF_REGISTER(sgpr86,          Arch_amdgpu |       SGPR |  D_REG |       86,"amdgpu");
DEF_REGISTER(sgpr_vec2_86,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       86,"amdgpu");
DEF_REGISTER(sgpr87,          Arch_amdgpu |       SGPR |  D_REG |       87,"amdgpu");
DEF_REGISTER(sgpr88,          Arch_amdgpu |       SGPR |  D_REG |       88,"amdgpu");
DEF_REGISTER(sgpr_vec2_88,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       88,"amdgpu");
DEF_REGISTER(sgpr_vec4_88,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       88,"amdgpu");
DEF_REGISTER(sgpr_vec8_88,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       88,"amdgpu");
DEF_REGISTER(sgpr89,          Arch_amdgpu |       SGPR |  D_REG |       89,"amdgpu");
DEF_REGISTER(sgpr90,          Arch_amdgpu |       SGPR |  D_REG |       90,"amdgpu");
DEF_REGISTER(sgpr_vec2_90,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       90,"amdgpu");
DEF_REGISTER(sgpr91,          Arch_amdgpu |       SGPR |  D_REG |       91,"amdgpu");
DEF_REGISTER(sgpr92,          Arch_amdgpu |       SGPR |  D_REG |       92,"amdgpu");
DEF_REGISTER(sgpr_vec2_92,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       92,"amdgpu");
DEF_REGISTER(sgpr_vec4_92,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       92,"amdgpu");
DEF_REGISTER(sgpr93,          Arch_amdgpu |       SGPR |  D_REG |       93,"amdgpu");
DEF_REGISTER(sgpr94,          Arch_amdgpu |       SGPR |  D_REG |       94,"amdgpu");
DEF_REGISTER(sgpr_vec2_94,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       94,"amdgpu");
DEF_REGISTER(sgpr95,          Arch_amdgpu |       SGPR |  D_REG |       95,"amdgpu");
DEF_REGISTER(sgpr96,          Arch_amdgpu |       SGPR |  D_REG |       96,"amdgpu");
DEF_REGISTER(sgpr_vec2_96,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       96,"amdgpu");
DEF_REGISTER(sgpr_vec4_96,    Arch_amdgpu |  SGPR_VEC4 |  Q_REG |       96,"amdgpu");
DEF_REGISTER(sgpr_vec8_96,    Arch_amdgpu |  SGPR_VEC8 |   YMMS |       96,"amdgpu");
DEF_REGISTER(sgpr_vec16_96,   Arch_amdgpu | SGPR_VEC16 |   ZMMS |       96,"amdgpu");
DEF_REGISTER(sgpr97,          Arch_amdgpu |       SGPR |  D_REG |       97,"amdgpu");
DEF_REGISTER(sgpr98,          Arch_amdgpu |       SGPR |  D_REG |       98,"amdgpu");
DEF_REGISTER(sgpr_vec2_98,    Arch_amdgpu |  SGPR_VEC2 |   FULL |       98,"amdgpu");
DEF_REGISTER(sgpr99,          Arch_amdgpu |       SGPR |  D_REG |       99,"amdgpu");
DEF_REGISTER(sgpr100,         Arch_amdgpu |       SGPR |  D_REG |      100,"amdgpu");
DEF_REGISTER(sgpr_vec2_100,   Arch_amdgpu |  SGPR_VEC2 |   FULL |      100,"amdgpu");
DEF_REGISTER(sgpr_vec4_100,   Arch_amdgpu |  SGPR_VEC4 |  Q_REG |      100,"amdgpu");
DEF_REGISTER(sgpr101,         Arch_amdgpu |       SGPR |  D_REG |      101,"amdgpu");
DEF_REGISTER(sgpr102,         Arch_amdgpu |       SGPR |  D_REG |      102,"amdgpu");
DEF_REGISTER(sgpr_vec2_102,   Arch_amdgpu |  SGPR_VEC2 |   FULL |      102,"amdgpu");
DEF_REGISTER(sgpr103,         Arch_amdgpu |       SGPR |  D_REG |      103,"amdgpu");
DEF_REGISTER(vgpr0,           Arch_amdgpu |       VGPR |  D_REG |        0,"amdgpu");
DEF_REGISTER(vgpr_vec2_0,     Arch_amdgpu |  VGPR_VEC2 |   FULL |        0,"amdgpu");
DEF_REGISTER(vgpr_vec4_0,     Arch_amdgpu |  VGPR_VEC4 |  Q_REG |        0,"amdgpu");
DEF_REGISTER(vgpr_vec8_0,     Arch_amdgpu |  VGPR_VEC8 |   YMMS |        0,"amdgpu");
DEF_REGISTER(vgpr_vec16_0,    Arch_amdgpu | VGPR_VEC16 |   ZMMS |        0,"amdgpu");
DEF_REGISTER(vgpr1,           Arch_amdgpu |       VGPR |  D_REG |        1,"amdgpu");
DEF_REGISTER(vgpr2,           Arch_amdgpu |       VGPR |  D_REG |        2,"amdgpu");
DEF_REGISTER(vgpr_vec2_2,     Arch_amdgpu |  VGPR_VEC2 |   FULL |        2,"amdgpu");
DEF_REGISTER(vgpr3,           Arch_amdgpu |       VGPR |  D_REG |        3,"amdgpu");
DEF_REGISTER(vgpr4,           Arch_amdgpu |       VGPR |  D_REG |        4,"amdgpu");
DEF_REGISTER(vgpr_vec2_4,     Arch_amdgpu |  VGPR_VEC2 |   FULL |        4,"amdgpu");
DEF_REGISTER(vgpr_vec4_4,     Arch_amdgpu |  VGPR_VEC4 |  Q_REG |        4,"amdgpu");
DEF_REGISTER(vgpr5,           Arch_amdgpu |       VGPR |  D_REG |        5,"amdgpu");
DEF_REGISTER(vgpr6,           Arch_amdgpu |       VGPR |  D_REG |        6,"amdgpu");
DEF_REGISTER(vgpr_vec2_6,     Arch_amdgpu |  VGPR_VEC2 |   FULL |        6,"amdgpu");
DEF_REGISTER(vgpr7,           Arch_amdgpu |       VGPR |  D_REG |        7,"amdgpu");
DEF_REGISTER(vgpr8,           Arch_amdgpu |       VGPR |  D_REG |        8,"amdgpu");
DEF_REGISTER(vgpr_vec2_8,     Arch_amdgpu |  VGPR_VEC2 |   FULL |        8,"amdgpu");
DEF_REGISTER(vgpr_vec4_8,     Arch_amdgpu |  VGPR_VEC4 |  Q_REG |        8,"amdgpu");
DEF_REGISTER(vgpr_vec8_8,     Arch_amdgpu |  VGPR_VEC8 |   YMMS |        8,"amdgpu");
DEF_REGISTER(vgpr9,           Arch_amdgpu |       VGPR |  D_REG |        9,"amdgpu");
DEF_REGISTER(vgpr10,          Arch_amdgpu |       VGPR |  D_REG |       10,"amdgpu");
DEF_REGISTER(vgpr_vec2_10,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       10,"amdgpu");
DEF_REGISTER(vgpr11,          Arch_amdgpu |       VGPR |  D_REG |       11,"amdgpu");
DEF_REGISTER(vgpr12,          Arch_amdgpu |       VGPR |  D_REG |       12,"amdgpu");
DEF_REGISTER(vgpr_vec2_12,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       12,"amdgpu");
DEF_REGISTER(vgpr_vec4_12,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       12,"amdgpu");
DEF_REGISTER(vgpr13,          Arch_amdgpu |       VGPR |  D_REG |       13,"amdgpu");
DEF_REGISTER(vgpr14,          Arch_amdgpu |       VGPR |  D_REG |       14,"amdgpu");
DEF_REGISTER(vgpr_vec2_14,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       14,"amdgpu");
DEF_REGISTER(vgpr15,          Arch_amdgpu |       VGPR |  D_REG |       15,"amdgpu");
DEF_REGISTER(vgpr16,          Arch_amdgpu |       VGPR |  D_REG |       16,"amdgpu");
DEF_REGISTER(vgpr_vec2_16,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       16,"amdgpu");
DEF_REGISTER(vgpr_vec4_16,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       16,"amdgpu");
DEF_REGISTER(vgpr_vec8_16,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       16,"amdgpu");
DEF_REGISTER(vgpr_vec16_16,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       16,"amdgpu");
DEF_REGISTER(vgpr17,          Arch_amdgpu |       VGPR |  D_REG |       17,"amdgpu");
DEF_REGISTER(vgpr18,          Arch_amdgpu |       VGPR |  D_REG |       18,"amdgpu");
DEF_REGISTER(vgpr_vec2_18,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       18,"amdgpu");
DEF_REGISTER(vgpr19,          Arch_amdgpu |       VGPR |  D_REG |       19,"amdgpu");
DEF_REGISTER(vgpr20,          Arch_amdgpu |       VGPR |  D_REG |       20,"amdgpu");
DEF_REGISTER(vgpr_vec2_20,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       20,"amdgpu");
DEF_REGISTER(vgpr_vec4_20,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       20,"amdgpu");
DEF_REGISTER(vgpr21,          Arch_amdgpu |       VGPR |  D_REG |       21,"amdgpu");
DEF_REGISTER(vgpr22,          Arch_amdgpu |       VGPR |  D_REG |       22,"amdgpu");
DEF_REGISTER(vgpr_vec2_22,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       22,"amdgpu");
DEF_REGISTER(vgpr23,          Arch_amdgpu |       VGPR |  D_REG |       23,"amdgpu");
DEF_REGISTER(vgpr24,          Arch_amdgpu |       VGPR |  D_REG |       24,"amdgpu");
DEF_REGISTER(vgpr_vec2_24,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       24,"amdgpu");
DEF_REGISTER(vgpr_vec4_24,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       24,"amdgpu");
DEF_REGISTER(vgpr_vec8_24,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       24,"amdgpu");
DEF_REGISTER(vgpr25,          Arch_amdgpu |       VGPR |  D_REG |       25,"amdgpu");
DEF_REGISTER(vgpr26,          Arch_amdgpu |       VGPR |  D_REG |       26,"amdgpu");
DEF_REGISTER(vgpr_vec2_26,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       26,"amdgpu");
DEF_REGISTER(vgpr27,          Arch_amdgpu |       VGPR |  D_REG |       27,"amdgpu");
DEF_REGISTER(vgpr28,          Arch_amdgpu |       VGPR |  D_REG |       28,"amdgpu");
DEF_REGISTER(vgpr_vec2_28,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       28,"amdgpu");
DEF_REGISTER(vgpr_vec4_28,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       28,"amdgpu");
DEF_REGISTER(vgpr29,          Arch_amdgpu |       VGPR |  D_REG |       29,"amdgpu");
DEF_REGISTER(vgpr30,          Arch_amdgpu |       VGPR |  D_REG |       30,"amdgpu");
DEF_REGISTER(vgpr_vec2_30,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       30,"amdgpu");
DEF_REGISTER(vgpr31,          Arch_amdgpu |       VGPR |  D_REG |       31,"amdgpu");
DEF_REGISTER(vgpr32,          Arch_amdgpu |       VGPR |  D_REG |       32,"amdgpu");
DEF_REGISTER(vgpr_vec2_32,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       32,"amdgpu");
DEF_REGISTER(vgpr_vec4_32,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       32,"amdgpu");
DEF_REGISTER(vgpr_vec8_32,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       32,"amdgpu");
DEF_REGISTER(vgpr_vec16_32,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       32,"amdgpu");
DEF_REGISTER(vgpr33,          Arch_amdgpu |       VGPR |  D_REG |       33,"amdgpu");
DEF_REGISTER(vgpr34,          Arch_amdgpu |       VGPR |  D_REG |       34,"amdgpu");
DEF_REGISTER(vgpr_vec2_34,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       34,"amdgpu");
DEF_REGISTER(vgpr35,          Arch_amdgpu |       VGPR |  D_REG |       35,"amdgpu");
DEF_REGISTER(vgpr36,          Arch_amdgpu |       VGPR |  D_REG |       36,"amdgpu");
DEF_REGISTER(vgpr_vec2_36,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       36,"amdgpu");
DEF_REGISTER(vgpr_vec4_36,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       36,"amdgpu");
DEF_REGISTER(vgpr37,          Arch_amdgpu |       VGPR |  D_REG |       37,"amdgpu");
DEF_REGISTER(vgpr38,          Arch_amdgpu |       VGPR |  D_REG |       38,"amdgpu");
DEF_REGISTER(vgpr_vec2_38,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       38,"amdgpu");
DEF_REGISTER(vgpr39,          Arch_amdgpu |       VGPR |  D_REG |       39,"amdgpu");
DEF_REGISTER(vgpr40,          Arch_amdgpu |       VGPR |  D_REG |       40,"amdgpu");
DEF_REGISTER(vgpr_vec2_40,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       40,"amdgpu");
DEF_REGISTER(vgpr_vec4_40,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       40,"amdgpu");
DEF_REGISTER(vgpr_vec8_40,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       40,"amdgpu");
DEF_REGISTER(vgpr41,          Arch_amdgpu |       VGPR |  D_REG |       41,"amdgpu");
DEF_REGISTER(vgpr42,          Arch_amdgpu |       VGPR |  D_REG |       42,"amdgpu");
DEF_REGISTER(vgpr_vec2_42,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       42,"amdgpu");
DEF_REGISTER(vgpr43,          Arch_amdgpu |       VGPR |  D_REG |       43,"amdgpu");
DEF_REGISTER(vgpr44,          Arch_amdgpu |       VGPR |  D_REG |       44,"amdgpu");
DEF_REGISTER(vgpr_vec2_44,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       44,"amdgpu");
DEF_REGISTER(vgpr_vec4_44,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       44,"amdgpu");
DEF_REGISTER(vgpr45,          Arch_amdgpu |       VGPR |  D_REG |       45,"amdgpu");
DEF_REGISTER(vgpr46,          Arch_amdgpu |       VGPR |  D_REG |       46,"amdgpu");
DEF_REGISTER(vgpr_vec2_46,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       46,"amdgpu");
DEF_REGISTER(vgpr47,          Arch_amdgpu |       VGPR |  D_REG |       47,"amdgpu");
DEF_REGISTER(vgpr48,          Arch_amdgpu |       VGPR |  D_REG |       48,"amdgpu");
DEF_REGISTER(vgpr_vec2_48,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       48,"amdgpu");
DEF_REGISTER(vgpr_vec4_48,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       48,"amdgpu");
DEF_REGISTER(vgpr_vec8_48,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       48,"amdgpu");
DEF_REGISTER(vgpr_vec16_48,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       48,"amdgpu");
DEF_REGISTER(vgpr49,          Arch_amdgpu |       VGPR |  D_REG |       49,"amdgpu");
DEF_REGISTER(vgpr50,          Arch_amdgpu |       VGPR |  D_REG |       50,"amdgpu");
DEF_REGISTER(vgpr_vec2_50,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       50,"amdgpu");
DEF_REGISTER(vgpr51,          Arch_amdgpu |       VGPR |  D_REG |       51,"amdgpu");
DEF_REGISTER(vgpr52,          Arch_amdgpu |       VGPR |  D_REG |       52,"amdgpu");
DEF_REGISTER(vgpr_vec2_52,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       52,"amdgpu");
DEF_REGISTER(vgpr_vec4_52,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       52,"amdgpu");
DEF_REGISTER(vgpr53,          Arch_amdgpu |       VGPR |  D_REG |       53,"amdgpu");
DEF_REGISTER(vgpr54,          Arch_amdgpu |       VGPR |  D_REG |       54,"amdgpu");
DEF_REGISTER(vgpr_vec2_54,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       54,"amdgpu");
DEF_REGISTER(vgpr55,          Arch_amdgpu |       VGPR |  D_REG |       55,"amdgpu");
DEF_REGISTER(vgpr56,          Arch_amdgpu |       VGPR |  D_REG |       56,"amdgpu");
DEF_REGISTER(vgpr_vec2_56,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       56,"amdgpu");
DEF_REGISTER(vgpr_vec4_56,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       56,"amdgpu");
DEF_REGISTER(vgpr_vec8_56,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       56,"amdgpu");
DEF_REGISTER(vgpr57,          Arch_amdgpu |       VGPR |  D_REG |       57,"amdgpu");
DEF_REGISTER(vgpr58,          Arch_amdgpu |       VGPR |  D_REG |       58,"amdgpu");
DEF_REGISTER(vgpr_vec2_58,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       58,"amdgpu");
DEF_REGISTER(vgpr59,          Arch_amdgpu |       VGPR |  D_REG |       59,"amdgpu");
DEF_REGISTER(vgpr60,          Arch_amdgpu |       VGPR |  D_REG |       60,"amdgpu");
DEF_REGISTER(vgpr_vec2_60,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       60,"amdgpu");
DEF_REGISTER(vgpr_vec4_60,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       60,"amdgpu");
DEF_REGISTER(vgpr61,          Arch_amdgpu |       VGPR |  D_REG |       61,"amdgpu");
DEF_REGISTER(vgpr62,          Arch_amdgpu |       VGPR |  D_REG |       62,"amdgpu");
DEF_REGISTER(vgpr_vec2_62,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       62,"amdgpu");
DEF_REGISTER(vgpr63,          Arch_amdgpu |       VGPR |  D_REG |       63,"amdgpu");
DEF_REGISTER(vgpr64,          Arch_amdgpu |       VGPR |  D_REG |       64,"amdgpu");
DEF_REGISTER(vgpr_vec2_64,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       64,"amdgpu");
DEF_REGISTER(vgpr_vec4_64,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       64,"amdgpu");
DEF_REGISTER(vgpr_vec8_64,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       64,"amdgpu");
DEF_REGISTER(vgpr_vec16_64,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       64,"amdgpu");
DEF_REGISTER(vgpr65,          Arch_amdgpu |       VGPR |  D_REG |       65,"amdgpu");
DEF_REGISTER(vgpr66,          Arch_amdgpu |       VGPR |  D_REG |       66,"amdgpu");
DEF_REGISTER(vgpr_vec2_66,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       66,"amdgpu");
DEF_REGISTER(vgpr67,          Arch_amdgpu |       VGPR |  D_REG |       67,"amdgpu");
DEF_REGISTER(vgpr68,          Arch_amdgpu |       VGPR |  D_REG |       68,"amdgpu");
DEF_REGISTER(vgpr_vec2_68,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       68,"amdgpu");
DEF_REGISTER(vgpr_vec4_68,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       68,"amdgpu");
DEF_REGISTER(vgpr69,          Arch_amdgpu |       VGPR |  D_REG |       69,"amdgpu");
DEF_REGISTER(vgpr70,          Arch_amdgpu |       VGPR |  D_REG |       70,"amdgpu");
DEF_REGISTER(vgpr_vec2_70,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       70,"amdgpu");
DEF_REGISTER(vgpr71,          Arch_amdgpu |       VGPR |  D_REG |       71,"amdgpu");
DEF_REGISTER(vgpr72,          Arch_amdgpu |       VGPR |  D_REG |       72,"amdgpu");
DEF_REGISTER(vgpr_vec2_72,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       72,"amdgpu");
DEF_REGISTER(vgpr_vec4_72,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       72,"amdgpu");
DEF_REGISTER(vgpr_vec8_72,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       72,"amdgpu");
DEF_REGISTER(vgpr73,          Arch_amdgpu |       VGPR |  D_REG |       73,"amdgpu");
DEF_REGISTER(vgpr74,          Arch_amdgpu |       VGPR |  D_REG |       74,"amdgpu");
DEF_REGISTER(vgpr_vec2_74,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       74,"amdgpu");
DEF_REGISTER(vgpr75,          Arch_amdgpu |       VGPR |  D_REG |       75,"amdgpu");
DEF_REGISTER(vgpr76,          Arch_amdgpu |       VGPR |  D_REG |       76,"amdgpu");
DEF_REGISTER(vgpr_vec2_76,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       76,"amdgpu");
DEF_REGISTER(vgpr_vec4_76,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       76,"amdgpu");
DEF_REGISTER(vgpr77,          Arch_amdgpu |       VGPR |  D_REG |       77,"amdgpu");
DEF_REGISTER(vgpr78,          Arch_amdgpu |       VGPR |  D_REG |       78,"amdgpu");
DEF_REGISTER(vgpr_vec2_78,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       78,"amdgpu");
DEF_REGISTER(vgpr79,          Arch_amdgpu |       VGPR |  D_REG |       79,"amdgpu");
DEF_REGISTER(vgpr80,          Arch_amdgpu |       VGPR |  D_REG |       80,"amdgpu");
DEF_REGISTER(vgpr_vec2_80,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       80,"amdgpu");
DEF_REGISTER(vgpr_vec4_80,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       80,"amdgpu");
DEF_REGISTER(vgpr_vec8_80,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       80,"amdgpu");
DEF_REGISTER(vgpr_vec16_80,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       80,"amdgpu");
DEF_REGISTER(vgpr81,          Arch_amdgpu |       VGPR |  D_REG |       81,"amdgpu");
DEF_REGISTER(vgpr82,          Arch_amdgpu |       VGPR |  D_REG |       82,"amdgpu");
DEF_REGISTER(vgpr_vec2_82,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       82,"amdgpu");
DEF_REGISTER(vgpr83,          Arch_amdgpu |       VGPR |  D_REG |       83,"amdgpu");
DEF_REGISTER(vgpr84,          Arch_amdgpu |       VGPR |  D_REG |       84,"amdgpu");
DEF_REGISTER(vgpr_vec2_84,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       84,"amdgpu");
DEF_REGISTER(vgpr_vec4_84,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       84,"amdgpu");
DEF_REGISTER(vgpr85,          Arch_amdgpu |       VGPR |  D_REG |       85,"amdgpu");
DEF_REGISTER(vgpr86,          Arch_amdgpu |       VGPR |  D_REG |       86,"amdgpu");
DEF_REGISTER(vgpr_vec2_86,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       86,"amdgpu");
DEF_REGISTER(vgpr87,          Arch_amdgpu |       VGPR |  D_REG |       87,"amdgpu");
DEF_REGISTER(vgpr88,          Arch_amdgpu |       VGPR |  D_REG |       88,"amdgpu");
DEF_REGISTER(vgpr_vec2_88,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       88,"amdgpu");
DEF_REGISTER(vgpr_vec4_88,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       88,"amdgpu");
DEF_REGISTER(vgpr_vec8_88,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       88,"amdgpu");
DEF_REGISTER(vgpr89,          Arch_amdgpu |       VGPR |  D_REG |       89,"amdgpu");
DEF_REGISTER(vgpr90,          Arch_amdgpu |       VGPR |  D_REG |       90,"amdgpu");
DEF_REGISTER(vgpr_vec2_90,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       90,"amdgpu");
DEF_REGISTER(vgpr91,          Arch_amdgpu |       VGPR |  D_REG |       91,"amdgpu");
DEF_REGISTER(vgpr92,          Arch_amdgpu |       VGPR |  D_REG |       92,"amdgpu");
DEF_REGISTER(vgpr_vec2_92,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       92,"amdgpu");
DEF_REGISTER(vgpr_vec4_92,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       92,"amdgpu");
DEF_REGISTER(vgpr93,          Arch_amdgpu |       VGPR |  D_REG |       93,"amdgpu");
DEF_REGISTER(vgpr94,          Arch_amdgpu |       VGPR |  D_REG |       94,"amdgpu");
DEF_REGISTER(vgpr_vec2_94,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       94,"amdgpu");
DEF_REGISTER(vgpr95,          Arch_amdgpu |       VGPR |  D_REG |       95,"amdgpu");
DEF_REGISTER(vgpr96,          Arch_amdgpu |       VGPR |  D_REG |       96,"amdgpu");
DEF_REGISTER(vgpr_vec2_96,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       96,"amdgpu");
DEF_REGISTER(vgpr_vec4_96,    Arch_amdgpu |  VGPR_VEC4 |  Q_REG |       96,"amdgpu");
DEF_REGISTER(vgpr_vec8_96,    Arch_amdgpu |  VGPR_VEC8 |   YMMS |       96,"amdgpu");
DEF_REGISTER(vgpr_vec16_96,   Arch_amdgpu | VGPR_VEC16 |   ZMMS |       96,"amdgpu");
DEF_REGISTER(vgpr97,          Arch_amdgpu |       VGPR |  D_REG |       97,"amdgpu");
DEF_REGISTER(vgpr98,          Arch_amdgpu |       VGPR |  D_REG |       98,"amdgpu");
DEF_REGISTER(vgpr_vec2_98,    Arch_amdgpu |  VGPR_VEC2 |   FULL |       98,"amdgpu");
DEF_REGISTER(vgpr99,          Arch_amdgpu |       VGPR |  D_REG |       99,"amdgpu");
DEF_REGISTER(vgpr100,         Arch_amdgpu |       VGPR |  D_REG |      100,"amdgpu");
DEF_REGISTER(vgpr_vec2_100,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      100,"amdgpu");
DEF_REGISTER(vgpr_vec4_100,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      100,"amdgpu");
DEF_REGISTER(vgpr101,         Arch_amdgpu |       VGPR |  D_REG |      101,"amdgpu");
DEF_REGISTER(vgpr102,         Arch_amdgpu |       VGPR |  D_REG |      102,"amdgpu");
DEF_REGISTER(vgpr_vec2_102,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      102,"amdgpu");
DEF_REGISTER(vgpr103,         Arch_amdgpu |       VGPR |  D_REG |      103,"amdgpu");
DEF_REGISTER(vgpr104,         Arch_amdgpu |       VGPR |  D_REG |      104,"amdgpu");
DEF_REGISTER(vgpr_vec2_104,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      104,"amdgpu");
DEF_REGISTER(vgpr_vec4_104,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      104,"amdgpu");
DEF_REGISTER(vgpr_vec8_104,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      104,"amdgpu");
DEF_REGISTER(vgpr105,         Arch_amdgpu |       VGPR |  D_REG |      105,"amdgpu");
DEF_REGISTER(vgpr106,         Arch_amdgpu |       VGPR |  D_REG |      106,"amdgpu");
DEF_REGISTER(vgpr_vec2_106,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      106,"amdgpu");
DEF_REGISTER(vgpr107,         Arch_amdgpu |       VGPR |  D_REG |      107,"amdgpu");
DEF_REGISTER(vgpr108,         Arch_amdgpu |       VGPR |  D_REG |      108,"amdgpu");
DEF_REGISTER(vgpr_vec2_108,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      108,"amdgpu");
DEF_REGISTER(vgpr_vec4_108,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      108,"amdgpu");
DEF_REGISTER(vgpr109,         Arch_amdgpu |       VGPR |  D_REG |      109,"amdgpu");
DEF_REGISTER(vgpr110,         Arch_amdgpu |       VGPR |  D_REG |      110,"amdgpu");
DEF_REGISTER(vgpr_vec2_110,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      110,"amdgpu");
DEF_REGISTER(vgpr111,         Arch_amdgpu |       VGPR |  D_REG |      111,"amdgpu");
DEF_REGISTER(vgpr112,         Arch_amdgpu |       VGPR |  D_REG |      112,"amdgpu");
DEF_REGISTER(vgpr_vec2_112,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      112,"amdgpu");
DEF_REGISTER(vgpr_vec4_112,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      112,"amdgpu");
DEF_REGISTER(vgpr_vec8_112,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      112,"amdgpu");
DEF_REGISTER(vgpr_vec16_112,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      112,"amdgpu");
DEF_REGISTER(vgpr113,         Arch_amdgpu |       VGPR |  D_REG |      113,"amdgpu");
DEF_REGISTER(vgpr114,         Arch_amdgpu |       VGPR |  D_REG |      114,"amdgpu");
DEF_REGISTER(vgpr_vec2_114,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      114,"amdgpu");
DEF_REGISTER(vgpr115,         Arch_amdgpu |       VGPR |  D_REG |      115,"amdgpu");
DEF_REGISTER(vgpr116,         Arch_amdgpu |       VGPR |  D_REG |      116,"amdgpu");
DEF_REGISTER(vgpr_vec2_116,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      116,"amdgpu");
DEF_REGISTER(vgpr_vec4_116,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      116,"amdgpu");
DEF_REGISTER(vgpr117,         Arch_amdgpu |       VGPR |  D_REG |      117,"amdgpu");
DEF_REGISTER(vgpr118,         Arch_amdgpu |       VGPR |  D_REG |      118,"amdgpu");
DEF_REGISTER(vgpr_vec2_118,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      118,"amdgpu");
DEF_REGISTER(vgpr119,         Arch_amdgpu |       VGPR |  D_REG |      119,"amdgpu");
DEF_REGISTER(vgpr120,         Arch_amdgpu |       VGPR |  D_REG |      120,"amdgpu");
DEF_REGISTER(vgpr_vec2_120,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      120,"amdgpu");
DEF_REGISTER(vgpr_vec4_120,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      120,"amdgpu");
DEF_REGISTER(vgpr_vec8_120,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      120,"amdgpu");
DEF_REGISTER(vgpr121,         Arch_amdgpu |       VGPR |  D_REG |      121,"amdgpu");
DEF_REGISTER(vgpr122,         Arch_amdgpu |       VGPR |  D_REG |      122,"amdgpu");
DEF_REGISTER(vgpr_vec2_122,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      122,"amdgpu");
DEF_REGISTER(vgpr123,         Arch_amdgpu |       VGPR |  D_REG |      123,"amdgpu");
DEF_REGISTER(vgpr124,         Arch_amdgpu |       VGPR |  D_REG |      124,"amdgpu");
DEF_REGISTER(vgpr_vec2_124,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      124,"amdgpu");
DEF_REGISTER(vgpr_vec4_124,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      124,"amdgpu");
DEF_REGISTER(vgpr125,         Arch_amdgpu |       VGPR |  D_REG |      125,"amdgpu");
DEF_REGISTER(vgpr126,         Arch_amdgpu |       VGPR |  D_REG |      126,"amdgpu");
DEF_REGISTER(vgpr_vec2_126,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      126,"amdgpu");
DEF_REGISTER(vgpr127,         Arch_amdgpu |       VGPR |  D_REG |      127,"amdgpu");
DEF_REGISTER(vgpr128,         Arch_amdgpu |       VGPR |  D_REG |      128,"amdgpu");
DEF_REGISTER(vgpr_vec2_128,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      128,"amdgpu");
DEF_REGISTER(vgpr_vec4_128,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      128,"amdgpu");
DEF_REGISTER(vgpr_vec8_128,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      128,"amdgpu");
DEF_REGISTER(vgpr_vec16_128,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      128,"amdgpu");
DEF_REGISTER(vgpr129,         Arch_amdgpu |       VGPR |  D_REG |      129,"amdgpu");
DEF_REGISTER(vgpr130,         Arch_amdgpu |       VGPR |  D_REG |      130,"amdgpu");
DEF_REGISTER(vgpr_vec2_130,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      130,"amdgpu");
DEF_REGISTER(vgpr131,         Arch_amdgpu |       VGPR |  D_REG |      131,"amdgpu");
DEF_REGISTER(vgpr132,         Arch_amdgpu |       VGPR |  D_REG |      132,"amdgpu");
DEF_REGISTER(vgpr_vec2_132,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      132,"amdgpu");
DEF_REGISTER(vgpr_vec4_132,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      132,"amdgpu");
DEF_REGISTER(vgpr133,         Arch_amdgpu |       VGPR |  D_REG |      133,"amdgpu");
DEF_REGISTER(vgpr134,         Arch_amdgpu |       VGPR |  D_REG |      134,"amdgpu");
DEF_REGISTER(vgpr_vec2_134,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      134,"amdgpu");
DEF_REGISTER(vgpr135,         Arch_amdgpu |       VGPR |  D_REG |      135,"amdgpu");
DEF_REGISTER(vgpr136,         Arch_amdgpu |       VGPR |  D_REG |      136,"amdgpu");
DEF_REGISTER(vgpr_vec2_136,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      136,"amdgpu");
DEF_REGISTER(vgpr_vec4_136,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      136,"amdgpu");
DEF_REGISTER(vgpr_vec8_136,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      136,"amdgpu");
DEF_REGISTER(vgpr137,         Arch_amdgpu |       VGPR |  D_REG |      137,"amdgpu");
DEF_REGISTER(vgpr138,         Arch_amdgpu |       VGPR |  D_REG |      138,"amdgpu");
DEF_REGISTER(vgpr_vec2_138,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      138,"amdgpu");
DEF_REGISTER(vgpr139,         Arch_amdgpu |       VGPR |  D_REG |      139,"amdgpu");
DEF_REGISTER(vgpr140,         Arch_amdgpu |       VGPR |  D_REG |      140,"amdgpu");
DEF_REGISTER(vgpr_vec2_140,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      140,"amdgpu");
DEF_REGISTER(vgpr_vec4_140,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      140,"amdgpu");
DEF_REGISTER(vgpr141,         Arch_amdgpu |       VGPR |  D_REG |      141,"amdgpu");
DEF_REGISTER(vgpr142,         Arch_amdgpu |       VGPR |  D_REG |      142,"amdgpu");
DEF_REGISTER(vgpr_vec2_142,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      142,"amdgpu");
DEF_REGISTER(vgpr143,         Arch_amdgpu |       VGPR |  D_REG |      143,"amdgpu");
DEF_REGISTER(vgpr144,         Arch_amdgpu |       VGPR |  D_REG |      144,"amdgpu");
DEF_REGISTER(vgpr_vec2_144,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      144,"amdgpu");
DEF_REGISTER(vgpr_vec4_144,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      144,"amdgpu");
DEF_REGISTER(vgpr_vec8_144,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      144,"amdgpu");
DEF_REGISTER(vgpr_vec16_144,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      144,"amdgpu");
DEF_REGISTER(vgpr145,         Arch_amdgpu |       VGPR |  D_REG |      145,"amdgpu");
DEF_REGISTER(vgpr146,         Arch_amdgpu |       VGPR |  D_REG |      146,"amdgpu");
DEF_REGISTER(vgpr_vec2_146,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      146,"amdgpu");
DEF_REGISTER(vgpr147,         Arch_amdgpu |       VGPR |  D_REG |      147,"amdgpu");
DEF_REGISTER(vgpr148,         Arch_amdgpu |       VGPR |  D_REG |      148,"amdgpu");
DEF_REGISTER(vgpr_vec2_148,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      148,"amdgpu");
DEF_REGISTER(vgpr_vec4_148,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      148,"amdgpu");
DEF_REGISTER(vgpr149,         Arch_amdgpu |       VGPR |  D_REG |      149,"amdgpu");
DEF_REGISTER(vgpr150,         Arch_amdgpu |       VGPR |  D_REG |      150,"amdgpu");
DEF_REGISTER(vgpr_vec2_150,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      150,"amdgpu");
DEF_REGISTER(vgpr151,         Arch_amdgpu |       VGPR |  D_REG |      151,"amdgpu");
DEF_REGISTER(vgpr152,         Arch_amdgpu |       VGPR |  D_REG |      152,"amdgpu");
DEF_REGISTER(vgpr_vec2_152,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      152,"amdgpu");
DEF_REGISTER(vgpr_vec4_152,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      152,"amdgpu");
DEF_REGISTER(vgpr_vec8_152,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      152,"amdgpu");
DEF_REGISTER(vgpr153,         Arch_amdgpu |       VGPR |  D_REG |      153,"amdgpu");
DEF_REGISTER(vgpr154,         Arch_amdgpu |       VGPR |  D_REG |      154,"amdgpu");
DEF_REGISTER(vgpr_vec2_154,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      154,"amdgpu");
DEF_REGISTER(vgpr155,         Arch_amdgpu |       VGPR |  D_REG |      155,"amdgpu");
DEF_REGISTER(vgpr156,         Arch_amdgpu |       VGPR |  D_REG |      156,"amdgpu");
DEF_REGISTER(vgpr_vec2_156,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      156,"amdgpu");
DEF_REGISTER(vgpr_vec4_156,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      156,"amdgpu");
DEF_REGISTER(vgpr157,         Arch_amdgpu |       VGPR |  D_REG |      157,"amdgpu");
DEF_REGISTER(vgpr158,         Arch_amdgpu |       VGPR |  D_REG |      158,"amdgpu");
DEF_REGISTER(vgpr_vec2_158,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      158,"amdgpu");
DEF_REGISTER(vgpr159,         Arch_amdgpu |       VGPR |  D_REG |      159,"amdgpu");
DEF_REGISTER(vgpr160,         Arch_amdgpu |       VGPR |  D_REG |      160,"amdgpu");
DEF_REGISTER(vgpr_vec2_160,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      160,"amdgpu");
DEF_REGISTER(vgpr_vec4_160,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      160,"amdgpu");
DEF_REGISTER(vgpr_vec8_160,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      160,"amdgpu");
DEF_REGISTER(vgpr_vec16_160,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      160,"amdgpu");
DEF_REGISTER(vgpr161,         Arch_amdgpu |       VGPR |  D_REG |      161,"amdgpu");
DEF_REGISTER(vgpr162,         Arch_amdgpu |       VGPR |  D_REG |      162,"amdgpu");
DEF_REGISTER(vgpr_vec2_162,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      162,"amdgpu");
DEF_REGISTER(vgpr163,         Arch_amdgpu |       VGPR |  D_REG |      163,"amdgpu");
DEF_REGISTER(vgpr164,         Arch_amdgpu |       VGPR |  D_REG |      164,"amdgpu");
DEF_REGISTER(vgpr_vec2_164,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      164,"amdgpu");
DEF_REGISTER(vgpr_vec4_164,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      164,"amdgpu");
DEF_REGISTER(vgpr165,         Arch_amdgpu |       VGPR |  D_REG |      165,"amdgpu");
DEF_REGISTER(vgpr166,         Arch_amdgpu |       VGPR |  D_REG |      166,"amdgpu");
DEF_REGISTER(vgpr_vec2_166,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      166,"amdgpu");
DEF_REGISTER(vgpr167,         Arch_amdgpu |       VGPR |  D_REG |      167,"amdgpu");
DEF_REGISTER(vgpr168,         Arch_amdgpu |       VGPR |  D_REG |      168,"amdgpu");
DEF_REGISTER(vgpr_vec2_168,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      168,"amdgpu");
DEF_REGISTER(vgpr_vec4_168,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      168,"amdgpu");
DEF_REGISTER(vgpr_vec8_168,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      168,"amdgpu");
DEF_REGISTER(vgpr169,         Arch_amdgpu |       VGPR |  D_REG |      169,"amdgpu");
DEF_REGISTER(vgpr170,         Arch_amdgpu |       VGPR |  D_REG |      170,"amdgpu");
DEF_REGISTER(vgpr_vec2_170,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      170,"amdgpu");
DEF_REGISTER(vgpr171,         Arch_amdgpu |       VGPR |  D_REG |      171,"amdgpu");
DEF_REGISTER(vgpr172,         Arch_amdgpu |       VGPR |  D_REG |      172,"amdgpu");
DEF_REGISTER(vgpr_vec2_172,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      172,"amdgpu");
DEF_REGISTER(vgpr_vec4_172,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      172,"amdgpu");
DEF_REGISTER(vgpr173,         Arch_amdgpu |       VGPR |  D_REG |      173,"amdgpu");
DEF_REGISTER(vgpr174,         Arch_amdgpu |       VGPR |  D_REG |      174,"amdgpu");
DEF_REGISTER(vgpr_vec2_174,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      174,"amdgpu");
DEF_REGISTER(vgpr175,         Arch_amdgpu |       VGPR |  D_REG |      175,"amdgpu");
DEF_REGISTER(vgpr176,         Arch_amdgpu |       VGPR |  D_REG |      176,"amdgpu");
DEF_REGISTER(vgpr_vec2_176,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      176,"amdgpu");
DEF_REGISTER(vgpr_vec4_176,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      176,"amdgpu");
DEF_REGISTER(vgpr_vec8_176,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      176,"amdgpu");
DEF_REGISTER(vgpr_vec16_176,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      176,"amdgpu");
DEF_REGISTER(vgpr177,         Arch_amdgpu |       VGPR |  D_REG |      177,"amdgpu");
DEF_REGISTER(vgpr178,         Arch_amdgpu |       VGPR |  D_REG |      178,"amdgpu");
DEF_REGISTER(vgpr_vec2_178,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      178,"amdgpu");
DEF_REGISTER(vgpr179,         Arch_amdgpu |       VGPR |  D_REG |      179,"amdgpu");
DEF_REGISTER(vgpr180,         Arch_amdgpu |       VGPR |  D_REG |      180,"amdgpu");
DEF_REGISTER(vgpr_vec2_180,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      180,"amdgpu");
DEF_REGISTER(vgpr_vec4_180,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      180,"amdgpu");
DEF_REGISTER(vgpr181,         Arch_amdgpu |       VGPR |  D_REG |      181,"amdgpu");
DEF_REGISTER(vgpr182,         Arch_amdgpu |       VGPR |  D_REG |      182,"amdgpu");
DEF_REGISTER(vgpr_vec2_182,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      182,"amdgpu");
DEF_REGISTER(vgpr183,         Arch_amdgpu |       VGPR |  D_REG |      183,"amdgpu");
DEF_REGISTER(vgpr184,         Arch_amdgpu |       VGPR |  D_REG |      184,"amdgpu");
DEF_REGISTER(vgpr_vec2_184,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      184,"amdgpu");
DEF_REGISTER(vgpr_vec4_184,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      184,"amdgpu");
DEF_REGISTER(vgpr_vec8_184,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      184,"amdgpu");
DEF_REGISTER(vgpr185,         Arch_amdgpu |       VGPR |  D_REG |      185,"amdgpu");
DEF_REGISTER(vgpr186,         Arch_amdgpu |       VGPR |  D_REG |      186,"amdgpu");
DEF_REGISTER(vgpr_vec2_186,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      186,"amdgpu");
DEF_REGISTER(vgpr187,         Arch_amdgpu |       VGPR |  D_REG |      187,"amdgpu");
DEF_REGISTER(vgpr188,         Arch_amdgpu |       VGPR |  D_REG |      188,"amdgpu");
DEF_REGISTER(vgpr_vec2_188,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      188,"amdgpu");
DEF_REGISTER(vgpr_vec4_188,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      188,"amdgpu");
DEF_REGISTER(vgpr189,         Arch_amdgpu |       VGPR |  D_REG |      189,"amdgpu");
DEF_REGISTER(vgpr190,         Arch_amdgpu |       VGPR |  D_REG |      190,"amdgpu");
DEF_REGISTER(vgpr_vec2_190,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      190,"amdgpu");
DEF_REGISTER(vgpr191,         Arch_amdgpu |       VGPR |  D_REG |      191,"amdgpu");
DEF_REGISTER(vgpr192,         Arch_amdgpu |       VGPR |  D_REG |      192,"amdgpu");
DEF_REGISTER(vgpr_vec2_192,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      192,"amdgpu");
DEF_REGISTER(vgpr_vec4_192,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      192,"amdgpu");
DEF_REGISTER(vgpr_vec8_192,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      192,"amdgpu");
DEF_REGISTER(vgpr_vec16_192,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      192,"amdgpu");
DEF_REGISTER(vgpr193,         Arch_amdgpu |       VGPR |  D_REG |      193,"amdgpu");
DEF_REGISTER(vgpr194,         Arch_amdgpu |       VGPR |  D_REG |      194,"amdgpu");
DEF_REGISTER(vgpr_vec2_194,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      194,"amdgpu");
DEF_REGISTER(vgpr195,         Arch_amdgpu |       VGPR |  D_REG |      195,"amdgpu");
DEF_REGISTER(vgpr196,         Arch_amdgpu |       VGPR |  D_REG |      196,"amdgpu");
DEF_REGISTER(vgpr_vec2_196,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      196,"amdgpu");
DEF_REGISTER(vgpr_vec4_196,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      196,"amdgpu");
DEF_REGISTER(vgpr197,         Arch_amdgpu |       VGPR |  D_REG |      197,"amdgpu");
DEF_REGISTER(vgpr198,         Arch_amdgpu |       VGPR |  D_REG |      198,"amdgpu");
DEF_REGISTER(vgpr_vec2_198,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      198,"amdgpu");
DEF_REGISTER(vgpr199,         Arch_amdgpu |       VGPR |  D_REG |      199,"amdgpu");
DEF_REGISTER(vgpr200,         Arch_amdgpu |       VGPR |  D_REG |      200,"amdgpu");
DEF_REGISTER(vgpr_vec2_200,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      200,"amdgpu");
DEF_REGISTER(vgpr_vec4_200,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      200,"amdgpu");
DEF_REGISTER(vgpr_vec8_200,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      200,"amdgpu");
DEF_REGISTER(vgpr201,         Arch_amdgpu |       VGPR |  D_REG |      201,"amdgpu");
DEF_REGISTER(vgpr202,         Arch_amdgpu |       VGPR |  D_REG |      202,"amdgpu");
DEF_REGISTER(vgpr_vec2_202,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      202,"amdgpu");
DEF_REGISTER(vgpr203,         Arch_amdgpu |       VGPR |  D_REG |      203,"amdgpu");
DEF_REGISTER(vgpr204,         Arch_amdgpu |       VGPR |  D_REG |      204,"amdgpu");
DEF_REGISTER(vgpr_vec2_204,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      204,"amdgpu");
DEF_REGISTER(vgpr_vec4_204,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      204,"amdgpu");
DEF_REGISTER(vgpr205,         Arch_amdgpu |       VGPR |  D_REG |      205,"amdgpu");
DEF_REGISTER(vgpr206,         Arch_amdgpu |       VGPR |  D_REG |      206,"amdgpu");
DEF_REGISTER(vgpr_vec2_206,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      206,"amdgpu");
DEF_REGISTER(vgpr207,         Arch_amdgpu |       VGPR |  D_REG |      207,"amdgpu");
DEF_REGISTER(vgpr208,         Arch_amdgpu |       VGPR |  D_REG |      208,"amdgpu");
DEF_REGISTER(vgpr_vec2_208,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      208,"amdgpu");
DEF_REGISTER(vgpr_vec4_208,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      208,"amdgpu");
DEF_REGISTER(vgpr_vec8_208,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      208,"amdgpu");
DEF_REGISTER(vgpr_vec16_208,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      208,"amdgpu");
DEF_REGISTER(vgpr209,         Arch_amdgpu |       VGPR |  D_REG |      209,"amdgpu");
DEF_REGISTER(vgpr210,         Arch_amdgpu |       VGPR |  D_REG |      210,"amdgpu");
DEF_REGISTER(vgpr_vec2_210,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      210,"amdgpu");
DEF_REGISTER(vgpr211,         Arch_amdgpu |       VGPR |  D_REG |      211,"amdgpu");
DEF_REGISTER(vgpr212,         Arch_amdgpu |       VGPR |  D_REG |      212,"amdgpu");
DEF_REGISTER(vgpr_vec2_212,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      212,"amdgpu");
DEF_REGISTER(vgpr_vec4_212,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      212,"amdgpu");
DEF_REGISTER(vgpr213,         Arch_amdgpu |       VGPR |  D_REG |      213,"amdgpu");
DEF_REGISTER(vgpr214,         Arch_amdgpu |       VGPR |  D_REG |      214,"amdgpu");
DEF_REGISTER(vgpr_vec2_214,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      214,"amdgpu");
DEF_REGISTER(vgpr215,         Arch_amdgpu |       VGPR |  D_REG |      215,"amdgpu");
DEF_REGISTER(vgpr216,         Arch_amdgpu |       VGPR |  D_REG |      216,"amdgpu");
DEF_REGISTER(vgpr_vec2_216,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      216,"amdgpu");
DEF_REGISTER(vgpr_vec4_216,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      216,"amdgpu");
DEF_REGISTER(vgpr_vec8_216,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      216,"amdgpu");
DEF_REGISTER(vgpr217,         Arch_amdgpu |       VGPR |  D_REG |      217,"amdgpu");
DEF_REGISTER(vgpr218,         Arch_amdgpu |       VGPR |  D_REG |      218,"amdgpu");
DEF_REGISTER(vgpr_vec2_218,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      218,"amdgpu");
DEF_REGISTER(vgpr219,         Arch_amdgpu |       VGPR |  D_REG |      219,"amdgpu");
DEF_REGISTER(vgpr220,         Arch_amdgpu |       VGPR |  D_REG |      220,"amdgpu");
DEF_REGISTER(vgpr_vec2_220,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      220,"amdgpu");
DEF_REGISTER(vgpr_vec4_220,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      220,"amdgpu");
DEF_REGISTER(vgpr221,         Arch_amdgpu |       VGPR |  D_REG |      221,"amdgpu");
DEF_REGISTER(vgpr222,         Arch_amdgpu |       VGPR |  D_REG |      222,"amdgpu");
DEF_REGISTER(vgpr_vec2_222,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      222,"amdgpu");
DEF_REGISTER(vgpr223,         Arch_amdgpu |       VGPR |  D_REG |      223,"amdgpu");
DEF_REGISTER(vgpr224,         Arch_amdgpu |       VGPR |  D_REG |      224,"amdgpu");
DEF_REGISTER(vgpr_vec2_224,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      224,"amdgpu");
DEF_REGISTER(vgpr_vec4_224,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      224,"amdgpu");
DEF_REGISTER(vgpr_vec8_224,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      224,"amdgpu");
DEF_REGISTER(vgpr_vec16_224,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      224,"amdgpu");
DEF_REGISTER(vgpr225,         Arch_amdgpu |       VGPR |  D_REG |      225,"amdgpu");
DEF_REGISTER(vgpr226,         Arch_amdgpu |       VGPR |  D_REG |      226,"amdgpu");
DEF_REGISTER(vgpr_vec2_226,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      226,"amdgpu");
DEF_REGISTER(vgpr227,         Arch_amdgpu |       VGPR |  D_REG |      227,"amdgpu");
DEF_REGISTER(vgpr228,         Arch_amdgpu |       VGPR |  D_REG |      228,"amdgpu");
DEF_REGISTER(vgpr_vec2_228,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      228,"amdgpu");
DEF_REGISTER(vgpr_vec4_228,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      228,"amdgpu");
DEF_REGISTER(vgpr229,         Arch_amdgpu |       VGPR |  D_REG |      229,"amdgpu");
DEF_REGISTER(vgpr230,         Arch_amdgpu |       VGPR |  D_REG |      230,"amdgpu");
DEF_REGISTER(vgpr_vec2_230,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      230,"amdgpu");
DEF_REGISTER(vgpr231,         Arch_amdgpu |       VGPR |  D_REG |      231,"amdgpu");
DEF_REGISTER(vgpr232,         Arch_amdgpu |       VGPR |  D_REG |      232,"amdgpu");
DEF_REGISTER(vgpr_vec2_232,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      232,"amdgpu");
DEF_REGISTER(vgpr_vec4_232,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      232,"amdgpu");
DEF_REGISTER(vgpr_vec8_232,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      232,"amdgpu");
DEF_REGISTER(vgpr233,         Arch_amdgpu |       VGPR |  D_REG |      233,"amdgpu");
DEF_REGISTER(vgpr234,         Arch_amdgpu |       VGPR |  D_REG |      234,"amdgpu");
DEF_REGISTER(vgpr_vec2_234,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      234,"amdgpu");
DEF_REGISTER(vgpr235,         Arch_amdgpu |       VGPR |  D_REG |      235,"amdgpu");
DEF_REGISTER(vgpr236,         Arch_amdgpu |       VGPR |  D_REG |      236,"amdgpu");
DEF_REGISTER(vgpr_vec2_236,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      236,"amdgpu");
DEF_REGISTER(vgpr_vec4_236,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      236,"amdgpu");
DEF_REGISTER(vgpr237,         Arch_amdgpu |       VGPR |  D_REG |      237,"amdgpu");
DEF_REGISTER(vgpr238,         Arch_amdgpu |       VGPR |  D_REG |      238,"amdgpu");
DEF_REGISTER(vgpr_vec2_238,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      238,"amdgpu");
DEF_REGISTER(vgpr239,         Arch_amdgpu |       VGPR |  D_REG |      239,"amdgpu");
DEF_REGISTER(vgpr240,         Arch_amdgpu |       VGPR |  D_REG |      240,"amdgpu");
DEF_REGISTER(vgpr_vec2_240,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      240,"amdgpu");
DEF_REGISTER(vgpr_vec4_240,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      240,"amdgpu");
DEF_REGISTER(vgpr_vec8_240,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      240,"amdgpu");
DEF_REGISTER(vgpr_vec16_240,  Arch_amdgpu | VGPR_VEC16 |   ZMMS |      240,"amdgpu");
DEF_REGISTER(vgpr241,         Arch_amdgpu |       VGPR |  D_REG |      241,"amdgpu");
DEF_REGISTER(vgpr242,         Arch_amdgpu |       VGPR |  D_REG |      242,"amdgpu");
DEF_REGISTER(vgpr_vec2_242,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      242,"amdgpu");
DEF_REGISTER(vgpr243,         Arch_amdgpu |       VGPR |  D_REG |      243,"amdgpu");
DEF_REGISTER(vgpr244,         Arch_amdgpu |       VGPR |  D_REG |      244,"amdgpu");
DEF_REGISTER(vgpr_vec2_244,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      244,"amdgpu");
DEF_REGISTER(vgpr_vec4_244,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      244,"amdgpu");
DEF_REGISTER(vgpr245,         Arch_amdgpu |       VGPR |  D_REG |      245,"amdgpu");
DEF_REGISTER(vgpr246,         Arch_amdgpu |       VGPR |  D_REG |      246,"amdgpu");
DEF_REGISTER(vgpr_vec2_246,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      246,"amdgpu");
DEF_REGISTER(vgpr247,         Arch_amdgpu |       VGPR |  D_REG |      247,"amdgpu");
DEF_REGISTER(vgpr248,         Arch_amdgpu |       VGPR |  D_REG |      248,"amdgpu");
DEF_REGISTER(vgpr_vec2_248,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      248,"amdgpu");
DEF_REGISTER(vgpr_vec4_248,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      248,"amdgpu");
DEF_REGISTER(vgpr_vec8_248,   Arch_amdgpu |  VGPR_VEC8 |   YMMS |      248,"amdgpu");
DEF_REGISTER(vgpr249,         Arch_amdgpu |       VGPR |  D_REG |      249,"amdgpu");
DEF_REGISTER(vgpr250,         Arch_amdgpu |       VGPR |  D_REG |      250,"amdgpu");
DEF_REGISTER(vgpr_vec2_250,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      250,"amdgpu");
DEF_REGISTER(vgpr251,         Arch_amdgpu |       VGPR |  D_REG |      251,"amdgpu");
DEF_REGISTER(vgpr252,         Arch_amdgpu |       VGPR |  D_REG |      252,"amdgpu");
DEF_REGISTER(vgpr_vec2_252,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      252,"amdgpu");
DEF_REGISTER(vgpr_vec4_252,   Arch_amdgpu |  VGPR_VEC4 |  Q_REG |      252,"amdgpu");
DEF_REGISTER(vgpr253,         Arch_amdgpu |       VGPR |  D_REG |      253,"amdgpu");
DEF_REGISTER(vgpr254,         Arch_amdgpu |       VGPR |  D_REG |      254,"amdgpu");
DEF_REGISTER(vgpr_vec2_254,   Arch_amdgpu |  VGPR_VEC2 |   FULL |      254,"amdgpu");
DEF_REGISTER(vgpr255,         Arch_amdgpu |       VGPR |  D_REG |      255,"amdgpu");
#endif //DYNINST_AMDGPU_SYS_REGS_H
