%%%%%%%% acronyms %%%%%%%%
\newacronym{ctq}{CTq}{computed torque}
\newacronym{dc}{DC}{direct current}
\newacronym{ear}{EAR}{Equação Algébrica de Riccati}
\newacronym{graus_liberdade}{GDL}{graus de liberdade}
\newacronym{isr}{ISR}{interrupção de serviço e rotina}
\newacronym{lasi}{LASI}{Laboratório	de sistemas inteligentes}

%% Tese Zanone

\newacronym{riscv}{RISC-V}{Reduced Instruction Set Computer fiVe}
\newacronym{dpr}{DPR}{Dynamic Partial Reconfiguration}
\newacronym{nmr}{NMR}{N-Modular Redundancy}
\newacronym{sram}{SRAM}{Static Random Access Memory}
\newacronym[longplural=Field Programmable Gate Array]{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{tmr}{TMR}{Triple Modular Redundancy}
\newacronym{dmr}{DMR}{Dual Modular Redundancy}
\newacronym{sem}{SEM}{Soft Error Mitigation}
\newacronym{cram}{CRAM}{Configuration Random Access Memory}
\newacronym{ram}{RAM}{RAndom Access Memory}
\newacronym{cots}{COTS}{Custom of the Shelf}
\newacronym{soc}{SoC}{System on Chip}
\newacronym{icap}{ICAP}{Internal Configuration Access Port}
\newacronym{pcap}{PCAP}{Processor Configuration Access Port}
\newacronym{asic}{ASIC}{Application-specific Integrated Circuit}
\newacronym{axi}{AXI}{Advanced eXtensible Interface}
\newacronym{dcp}{DCP}{Design Checkpoint}
\newacronym{jtag}{JTAG}{Joint Test Action Group}
\newacronym{pmod}{PMOD}{Peripheral Module Interface}
\newacronym{prc}{PRC}{Partial Reconfiguration Controller}
\newacronym{see}{SEE}{Single Event Effect}
\newacronym{sefi}{SEFI}{Single Event Functinal Interrupt}
\newacronym{sel}{SEL}{Single Event Latch-up}
\newacronym{set}{SET}{Single Event Transient}
\newacronym{seu}{SEU}{Single Event Upset}
\newacronym{sbu}{SBU}{Single-Bit Upset}
\newacronym{mbu}{MBU}{Multiple-Bit Upset}
\newacronym{tcl}{TCL}{Tool Command Language}
\newacronym{tid}{TID}{Total Ionizing Dose}
\newacronym{vhdl}{VHDL}{VHSIC Hardware Description Language}
\newacronym{vhsic}{VHSIC}{Very High Speed Integrated Circuit}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{xdc}{XDC}{Xillinx Design Constraints}
\newacronym{spi}{SPI}{Serial Peripheral Interface}
\newacronym{esa}{ESA}{European Space Agency}
\newacronym{ic}{IC}{Integrated Circuit}
\newacronym{clb}{CLB}{Configurable Logic Block}
\newacronym{io}{I/O}{Input/Output}
\newacronym{ff}{FF}{Flip Flops}
\newacronym{lut}{LUT}{Look-Up Table}
\newacronym{sb}{SB}{Switch Block}
\newacronym{cb}{CB}{Connection Blocks}
\newacronym{pip}{PIP}{Programmable Interconnect Point}
\newacronym{dsp}{DSP}{Digital Signal Processing}
\newacronym{bram}{BRAM}{Block RAM}
\newacronym{ip}{IP}{Intelectual Property}
\newacronym{fi}{FI}{Fault Injection}
\newacronym{apsoc}{APSoC}{All Programmable System-on-Chip}
\newacronym{cgtmr}{CGTMR}{Coarse Grain Triple Modular Redundancy}
\newacronym{fdtmr}{FDTMR}{Fine Grain Distributed Triple Modular Redundancy}
\newacronym{ps}{PS}{Processing System}
\newacronym{pl}{PL}{Programmable Logic}
\newacronym{ila}{ILA}{Integrated Logic Analyzer}
\newacronym{asmbl}{ASMBL}{Advanced Silicon Modular Block}
\newacronym{fsbl}{FSBL}{First Stage Bootloader}
\newacronym{ecc}{ECC}{Error Correction Code}
\newacronym{ddr}{DDR}{Double Data Rate}
\newacronym{dma}{DMA}{Direct Memory Access}
\newacronym{far}{FAR}{Frame Address Register}
\newacronym{semip}{SEM-IP}{Soft Error Mitigation Intellectual Property}
\newacronym{lutram}{LUTRAM}{Look-Up Table Random-Access Memory}