$date
	Wed Apr 12 17:02:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SDFFE $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " D [1:0] $end
$var reg 1 # EN $end
$var reg 1 $ SRST $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
x#
bx "
bx !
$end
#5000
1%
#10000
0%
#15000
1%
#20000
1#
0%
#25000
1%
#30000
0%
#35000
1%
#40000
0$
b0 "
0%
#45000
1%
#50000
0%
#55000
1%
#60000
1$
0%
#65000
b10 !
1%
#70000
0%
#75000
1%
#80000
0$
b1 "
0%
#85000
1%
#90000
0%
#95000
1%
#100000
1$
0%
#105000
1%
#110000
0%
#115000
1%
#120000
0$
b10 "
0%
#125000
1%
#130000
0%
#135000
1%
#140000
1$
0%
#145000
1%
#150000
0%
#155000
1%
#160000
0$
b11 "
0%
#165000
1%
#170000
0%
#175000
1%
#180000
1$
0%
#185000
1%
#190000
0%
#195000
1%
#200000
0#
0%
#205000
1%
#210000
0%
#215000
1%
#220000
0$
b0 "
0%
#225000
b0 !
1%
#230000
0%
#235000
1%
#240000
1$
0%
#245000
b10 !
1%
#250000
0%
#255000
1%
#260000
0$
b1 "
0%
#265000
b1 !
1%
#270000
0%
#275000
1%
#280000
1$
0%
#285000
b10 !
1%
#290000
0%
#295000
1%
#300000
0$
b10 "
0%
#305000
1%
#310000
0%
#315000
1%
#320000
1$
0%
#325000
1%
#330000
0%
#335000
1%
#340000
0$
b11 "
0%
#345000
b11 !
1%
#350000
0%
#355000
1%
#360000
1$
0%
#365000
b10 !
1%
#370000
0%
#375000
1%
#380000
0%
