<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
<HEAD>
<META http-equiv="Content-Type" content="text/html; charset=SHIFT_JIS">
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 9.0.0.0 for Windows">
<META http-equiv="Content-Style-Type" content="text/css">
<TITLE></TITLE>
</HEAD>
<BODY>
<H3>Screenshot</H3>
<BLOCKQUOTE><A href="images/screenshot.jpg"><IMG src="images/screenshot.gif" width="218" height="184" border="0"></A><BR>
<BR>
This Verilog source code is from <A href="http://www.opencores.org/projects.cgi/web/usb/">The USB 2.0 Function Project</A> in <A href="http://www.opencores.org/">OPENCORES.ORG</A>.</BLOCKQUOTE>
<P>
&quot;Module Hierarchy&quot; view in upper left shows a hierarchical list
of module instantiation.<BR>
The top module is &quot;usbf_top&quot;. It has four instance of modules,
which are usbf_utmi_if, usbf_pl, usbf_mem_arb, usbf_rf and usbf_wb. The
instance names are u0, u1, u2, u4 and u5. usbf_utmi_if has a instance of
usbf_utmi_ls. You can &quot;expand&quot; usbf_rt, when you click left &quot;+&quot;
of usbf_rt.</P>
<P>&quot;Outline&quot; view in lower left shows content outline of usbf_top.v.
It includes module definition, module instantiation, task, function and
comment with valid sentence in a Verilog source code.</P>
<P>The editor view shows Verilog source code of usbf_top.v. The Verilog reserved
word are high lighted, such as  &quot;wire&quot;, &quot;reg&quot;, &quot;assign&quot;
and &quot;always&quot;.</P>
<BLOCKQUOTE><A href="images/assist.jpg"><IMG src="images/assist.gif" width="218" height="184" border="0"></A></BLOCKQUOTE>
<P>This is content assist popup. It is shown, when you type &quot;assign r&quot;
and Ctrl+space. The popup shows word list which has ''r' as first character'.
The content assist is &quot;context depended&quot;. So you can see instantiatable
module list, when you type only &quot;r&quot;.</P>
<BLOCKQUOTE><A href="images/problem.jpg"><IMG src="images/problem.gif" width="218" height="184" border="0"></A></BLOCKQUOTE>
<P>This is the problems view, which show errors and warnings. Eclipse Verilog
Editor spawns Verilog/VHDL compiler by child process and parses error messages.</P>
<BLOCKQUOTE><A href="images/preference.jpg"><IMG src="images/preference.gif" width="158" height="132" border="0"></A></BLOCKQUOTE>
<P>This is the preference page. You can modify colors and font styles in editor
and external Verilog complier.</P>
<BLOCKQUOTE><A href="images/vhdl.jpg"><IMG src="images/vhdl.gif" width="218" height="184" border="0"></A><BR>
<BR>
This VHDL source code is from <A href="http://www.opencores.org/projects.cgi/web/t80">T80 cpu Project</A> in <A href="http://www.opencores.org/">OPENCORES.ORG</A>.</BLOCKQUOTE>
<P>This is screenshot on VHDL.</P>
<BLOCKQUOTE><A href="images/simulator.jpg"><IMG src="images/simulator.gif" width="218" height="184" border="0"></A></BLOCKQUOTE>
<P>This is Simuletor builder dialog.</P>
<P><A href="index.html">Return to top page</A></P>
</BODY>
</HTML>