$date
	Wed Sep 03 12:23:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! f $end
$var reg 1 " x $end
$scope module uut $end
$var wire 1 ! f $end
$var wire 1 " x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#200
0!
1"
#400
