>1
>2
13
0:25:zi_dff_o8_i8_5*i1_i8_3*i1
1:6:zi_dff
2:1:Q
3:1:D
4:3:CLK
5:2:EN
6:3:SET
7:3:RST
8:2:AL
9:2:AD
10:3:AOE
11:2:OE
12:4:SRST
<2
>3
2
0:5:1 7 0
1:2:0 
<3
>4
e1;
<4
>5
b0<5
>6
b11@2d1t0;
@3t0;
@4t1;
@5t1;
@6t1;
@7t1;
@8t1;
@9t0;
@10t1;
@11t1;
@12t1;
<6
>7
c0
<7
<1
>1
>2
6
0:17:zi_mux_o8_i1_2*i8
1:6:zi_mux
2:1:O
3:1:S
4:2:D1
5:2:D0
<2
>3
2
0:5:1 7 0
1:2:0 
<3
>4
#1e1;
<4
>5
b0<5
>6
b4@2d1t0;
@3t1;
@4t0;
@5t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_1'b1_o1
1:13:zi_const_1'b1
2:1:O
<2
>3
1
0:2:0 
<3
>4
#2e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_16_o1_2*i1
1:10:zi_oper_16
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#3e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_8'b0_o8
1:13:zi_const_8'b0
2:1:O
<2
>3
1
0:5:1 7 0
<3
>4
#4e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
29
0:15:IF_ID_676035615
1:5:IF_ID
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:5:clear
5:3:clk
6:6:enable
7:6:InstrD
8:6:InstrF
9:5:reset
10:9:zi_rtld_2
11:9:zi_rtld_8
12:10:zi_rtld_12
13:10:zi_rtld_n6
14:10:zi_rtld_n7
15:10:zi_rtld_n8
16:10:zi_rtld_n9
17:11:zi_rtld_n10
18:11:zi_rtld_n11
19:11:zi_rtld_n12
20:10:zi_rtld_i6
21:10:zi_rtld_i7
22:12:zi_rtld_i8_1
23:12:zi_rtld_i8_5
24:12:zi_rtld_i9_3
25:13:zi_rtld_i10_1
26:13:zi_rtld_i10_5
27:13:zi_rtld_i12_1
28:13:zi_rtld_i12_5
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:121:10 "logic[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:2:0 
4:5:1 7 0
<3
>4
#5e1b2f3l301.322t0;
<4
>5
b16@4l301knmir1X312T1sit0;
@5l301knmir1X306T1s@t0;
@6l301knmir1X311T1sit0;
@7l303krmod3X308X5X4S3sNsNsNt1;
@8l302knmir1X317T1sNt2;
@9l301knmir2X306X1T2s@sit0;
@10t3;
@11t3;
@12t3;
@13t3;
@14t4;
@15t4;
@16t3;
@17t4;
@18t3;
@19t3;
<5
>6
b6@5l301x2t0;
@9l301x6t0;
@4l301x1t0;
@6l301x3t0;
@8l302x5t2;
@7l303d1x4t1;
<6
>7
c9
@20i23l303x12 24 4 12 2 13 0 15 0 0 0 0 0;
#1@21i24x5 10 12 10 11 5;
#2@22i25x2 4 7;
#3@23i26x4 8 10 1 7;
#4@24i27x2 4 11;
#2@25i28x2 4 8;
#3@26i29x4 8 13 3 8;
#2@27i30x2 4 9;
#3@28i31x4 8 15 6 9;
<7
<1
>1
>2
6
0:19:zi_mux_o32_i1_2*i32
1:6:zi_mux
2:1:O
3:1:S
4:2:D1
5:2:D0
<2
>3
2
0:6:1 31 0
1:2:0 
<3
>4
#6e1;
<4
>5
b0<5
>6
b4@2d1t0;
@3t1;
@4t0;
@5t0;
<6
>7
c0
<7
<1
>1
>2
4
0:17:zi_assign_o32_i32
1:9:zi_assign
2:1:O
3:1:I
<2
>3
1
0:6:1 31 0
<3
>4
#7e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o1_i2
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:2:0 
1:5:1 1 0
<3
>4
#8e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
18
0:14:mux3_134733644
1:4:mux3
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:2:d0
5:2:d1
6:2:d2
7:1:s
8:1:y
9:10:zi_rtld_n5
10:10:zi_rtld_n6
11:10:zi_rtld_n7
12:10:zi_rtld_n8
13:13:zi_rip_0_s0_0
14:13:zi_rip_1_s1_1
15:10:zi_rtld_i5
16:10:zi_rtld_i7
17:10:zi_rtld_i9
<2
>3
6
0:116:10 "d1" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
4:2:0 
5:6:1 31 0
<3
>4
#9e1b2f3l296.298t0;
<4
>5
b9@4l296knmir1X297T1sat0;
@5l296knmir1X297T1sat1;
@6l296knmir1X297T1sat1;
@7l296knmir1X297T1sat2;
@8l296knmod1X297S1sat3;
@9t4;
@10t4;
@11t5;
@12t5;
<5
>6
b5@4l296x1t0;
@5l296x2t1;
@6l296x3t1;
@7l296x4t2;
@8l296d1x5t3;
<6
>7
c5
#8@13i18x3 6 7 4;
#8@14i19x3 6 6 4;
#6@15i15h1x5 10 9 6 3 8;
#6@16i16x5 10 8 7 2 1;
#7@17i17l297h1x3 6 5 9;
<7
<1
>1
>2
4
0:28:zi_case_X_2'b0_2'b1_Y__o3_i2
1:22:zi_case_X_2'b0_2'b1_Y_
2:1:O
3:1:R
<2
>3
2
0:5:1 2 0
1:5:1 1 0
<3
>4
#10e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:68:zi_case_X_3'b0_3'b1_3'b10_3'b11_3'b100_3'b101_3'b110_3'b111_Y__o9_i3
1:62:zi_case_X_3'b0_3'b1_3'b10_3'b11_3'b100_3'b101_3'b110_3'b111_Y_
2:1:O
3:1:R
<2
>3
2
0:5:1 8 0
1:5:1 2 0
<3
>4
#11e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
6
0:17:zi_mux_o4_i1_2*i4
1:6:zi_mux
2:1:O
3:1:S
4:2:D1
5:2:D0
<2
>3
2
0:5:1 3 0
1:2:0 
<3
>4
#12e1;
<4
>5
b0<5
>6
b4@2d1t0;
@3t1;
@4t0;
@5t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'b0_o4
1:13:zi_const_4'b0
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#13e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'b1_o4
1:13:zi_const_4'b1
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#14e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h4_o4
1:13:zi_const_4'h4
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#15e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h5_o4
1:13:zi_const_4'h5
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#16e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h8_o4
1:13:zi_const_4'h8
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#17e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h6_o4
1:13:zi_const_4'h6
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#18e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_24_o1_i1
1:10:zi_oper_24
2:1:O
3:2:I1
<2
>3
1
0:2:0 
<3
>4
#19e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h7_o4
1:13:zi_const_4'h7
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#20e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'hf_o4
1:13:zi_const_4'hf
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#21e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h3_o4
1:13:zi_const_4'h3
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#22e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'h2_o4
1:13:zi_const_4'h2
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#23e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_29_o1_2*i1
1:10:zi_oper_29
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#24e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_4'bx_o4
1:13:zi_const_4'bx
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#25e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
6
0:21:zi_oper_31_o4_i1_2*i4
1:10:zi_oper_31
2:1:O
3:1:S
4:2:D1
5:2:D0
<2
>3
2
0:5:1 3 0
1:2:0 
<3
>4
#26e1;
<4
>5
b0<5
>6
b4@2d1t0;
@3t1;
@4t0;
@5t0;
<6
>7
c0
<7
<1
>1
>2
4
0:15:zi_assign_o4_i4
1:9:zi_assign
2:1:O
3:1:I
<2
>3
1
0:5:1 3 0
<3
>4
#27e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_25_o1_2*i1
1:10:zi_oper_25
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#28e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
4
0:15:zi_assign_o1_i1
1:9:zi_assign
2:1:O
3:1:I
<2
>3
1
0:2:0 
<3
>4
#29e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o1_i3
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:2:0 
1:5:1 2 0
<3
>4
#30e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o1_i9
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:2:0 
1:5:1 8 0
<3
>4
#31e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
104
0:17:aludec_1155326527
1:6:aludec
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:10:ALUControl
5:5:ALUOp
6:6:funct3
7:8:funct7b5
8:4:opb5
9:8:RtypeSub
10:10:zi_rtld_43
11:10:zi_rtld_74
12:10:zi_rtld_75
13:10:zi_rtld_93
14:10:zi_rtld_94
15:10:zi_rtld_95
16:10:zi_rtld_96
17:10:zi_rtld_97
18:10:zi_rtld_n5
19:10:zi_rtld_n6
20:10:zi_rtld_n7
21:10:zi_rtld_n8
22:10:zi_rtld_n9
23:11:zi_rtld_n10
24:11:zi_rtld_n11
25:11:zi_rtld_n13
26:11:zi_rtld_n14
27:11:zi_rtld_n15
28:11:zi_rtld_n16
29:11:zi_rtld_n17
30:11:zi_rtld_n18
31:11:zi_rtld_n19
32:11:zi_rtld_n20
33:11:zi_rtld_n21
34:11:zi_rtld_n22
35:11:zi_rtld_n23
36:11:zi_rtld_n24
37:11:zi_rtld_n25
38:11:zi_rtld_n26
39:11:zi_rtld_n27
40:11:zi_rtld_n28
41:11:zi_rtld_n29
42:11:zi_rtld_n30
43:11:zi_rtld_n31
44:11:zi_rtld_n32
45:11:zi_rtld_n33
46:11:zi_rtld_n34
47:11:zi_rtld_n35
48:11:zi_rtld_n36
49:11:zi_rtld_n37
50:11:zi_rtld_n38
51:11:zi_rtld_n39
52:11:zi_rtld_n40
53:11:zi_rtld_n41
54:11:zi_rtld_n42
55:11:zi_rtld_n43
56:13:zi_rip_2_s0_0
57:13:zi_rip_3_s1_1
58:13:zi_rip_4_s8_8
59:13:zi_rip_5_s6_6
60:13:zi_rip_6_s5_5
61:13:zi_rip_7_s4_4
62:13:zi_rip_8_s3_3
63:13:zi_rip_9_s2_2
64:14:zi_rip_10_s0_0
65:14:zi_rip_11_s1_1
66:13:zi_rtld_i5_57
67:13:zi_rtld_i6_58
68:10:zi_rtld_i7
69:13:zi_rtld_i9_14
70:11:zi_rtld_i10
71:14:zi_rtld_i12_16
72:11:zi_rtld_i13
73:11:zi_rtld_i15
74:13:zi_rtld_i16_1
75:14:zi_rtld_i16_41
76:14:zi_rtld_i17_16
77:14:zi_rtld_i18_14
78:11:zi_rtld_i19
79:14:zi_rtld_i21_17
80:11:zi_rtld_i22
81:14:zi_rtld_i24_19
82:11:zi_rtld_i25
83:14:zi_rtld_i27_21
84:11:zi_rtld_i28
85:14:zi_rtld_i30_23
86:11:zi_rtld_i31
87:11:zi_rtld_i33
88:13:zi_rtld_i34_1
89:14:zi_rtld_i34_39
90:14:zi_rtld_i34_42
91:14:zi_rtld_i35_25
92:14:zi_rtld_i36_26
93:11:zi_rtld_i37
94:14:zi_rtld_i39_28
95:14:zi_rtld_i40_29
96:14:zi_rtld_i41_31
97:14:zi_rtld_i41_40
98:14:zi_rtld_i41_43
99:14:zi_rtld_i41_44
100:14:zi_rtld_i41_56
101:11:zi_rtld_i42
102:14:zi_rtld_i43_45
103:11:zi_rtld_i44
<2
>3
9
0:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:36:7 "logic" "<zin_internal>" 0 0 1 0 0
5:2:0 
6:5:1 3 0
7:5:1 2 0
8:5:1 8 0
<3
>4
#32e1b2f3l156.187t0;
<4
>5
b52@4l160knmod12X166X1X3X2X1X1X1X1X2X2X1X1S12sasasasasasasasasasasasat0;
@5l159knmir1X165T1sst1;
@6l157knmir1X168T1sst2;
@7l158knmir2X163X14T2sasit3;
@8l156knmir1X163T1sat3;
@9l162knd1X163S1sar1X169T1sit4;
@10t5;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t6;
@18t7;
@19t8;
@20t5;
@21t6;
@22t5;
@23t6;
@24t5;
@25t5;
@26t6;
@27t6;
@28t6;
@29t5;
@30t6;
@31t5;
@32t6;
@33t5;
@34t6;
@35t5;
@36t6;
@37t5;
@38t5;
@39t6;
@40t6;
@41t6;
@42t5;
@43t6;
@44t6;
@45t6;
@46t6;
@47t6;
@48t6;
@49t6;
@50t6;
@51t6;
@52t6;
@53t6;
@54t6;
@55t5;
<5
>6
b5@8l156x5t3;
@6l157x3t2;
@7l158x4t3;
@5l159x2t1;
@4l160d1x1t0;
<6
>7
c48
#30@56i96x3 6 17 15;
#30@57i97x3 6 19 15;
#31@58i98x3 6 10 16;
#31@59i99x3 6 39 16;
#31@60i100x3 6 34 16;
#31@61i101x3 6 32 16;
#31@62i102x3 6 30 16;
#31@63i103x3 6 28 16;
#31@64i104x3 6 21 16;
#31@65i105x3 6 26 16;
#10@66i58x3 6 15 2;
#11@67i59x3 6 16 3;
#12@68i60x5 10 50 17 18 49;
#13@69i61x2 4 18;
#12@70i62x5 10 49 19 20 48;
#14@71i63x2 4 20;
#12@72i64x5 10 48 21 25 47;
#12@73i65x5 10 25 22 23 24;
#2@74i66x2 4 7;
#3@75i67x4 8 22 6 7;
#14@76i68x2 4 23;
#13@77i69x2 4 24;
#12@78i70x5 10 47 26 27 46;
#15@79i71x2 4 27;
#12@80i72x5 10 46 28 29 45;
#16@81i73x2 4 29;
#12@82i74x5 10 45 30 31 44;
#17@83i75x2 4 31;
#12@84i76x5 10 44 32 33 43;
#18@85i77x2 4 33;
#12@86i78x5 10 43 34 38 42;
#12@87i79x5 10 38 35 36 37;
#2@88i81x2 4 9;
#19@89i80x3 6 8 4;
#3@90i82x4 8 35 8 9;
#20@91i83x2 4 36;
#21@92i84x2 4 37;
#12@93i85x5 10 42 39 40 41;
#22@94i86x2 4 40;
#23@95i87x2 4 41;
#25@96i91x2 4 14;
#19@97i88x3 6 11 10;
#24@98i89x4 8 12 19 11;
#24@99i90x4 8 13 17 12;
#26@100i92h1x5 10 51 13 50 14;
#27@101i93l166h1x3 6 1 51;
#28@102i94h1x4 8 52 4 5;
#29@103i95l163h1x3 6 6 52;
<7
<1
>1
>2
3
0:16:zi_const_4'he_o4
1:13:zi_const_4'he
2:1:O
<2
>3
1
0:5:1 3 0
<3
>4
#33e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_25_o4_2*i4
1:10:zi_oper_25
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:5:1 3 0
<3
>4
#34e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_14_o1_2*i4
1:10:zi_oper_14
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:5:1 3 0
<3
>4
#35e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
5
0:20:zi_oper_25_o32_2*i32
1:10:zi_oper_25
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#36e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:20:zi_oper_29_o32_2*i32
1:10:zi_oper_29
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#37e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_6_o32_2*i32
1:9:zi_oper_6
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#38e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
3
0:18:zi_const_31'b0_o31
1:14:zi_const_31'b0
2:1:O
<2
>3
1
0:6:1 30 0
<3
>4
#39e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_27_o1_2*i1
1:10:zi_oper_27
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#40e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:21:zi_oper_32_o32_i31_i1
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
<2
>3
3
0:6:1 31 0
1:6:1 30 0
2:2:0 
<3
>4
#41e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
5
0:20:zi_oper_27_o32_2*i32
1:10:zi_oper_27
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#42e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_8_o32_2*i32
1:9:zi_oper_8
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#43e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_10_o1_2*i32
1:10:zi_oper_10
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#44e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
3
0:18:zi_const_32'bx_o32
1:14:zi_const_32'bx
2:1:O
<2
>3
1
0:6:1 31 0
<3
>4
#45e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
4
0:18:zi_oper_24_o32_i32
1:10:zi_oper_24
2:1:O
3:2:I1
<2
>3
1
0:6:1 31 0
<3
>4
#46e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_0_o32_2*i32
1:9:zi_oper_0
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#47e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
4
0:17:zi_oper_68_o1_i32
1:10:zi_oper_68
2:1:O
3:2:I1
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#48e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:17:zi_oper_38_o1_i32
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#49e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o1_i4
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:2:0 
1:5:1 3 0
<3
>4
#50e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
141
0:14:alu_1660738170
1:3:alu
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:10:ALUControl
5:9:ALUResult
6:8:Overflow
7:4:Sign
8:4:SrcA
9:4:SrcB
10:3:Sum
11:4:Zero
12:11:zi_rtld_105
13:11:zi_rtld_106
14:11:zi_rtld_107
15:11:zi_rtld_111
16:11:zi_rtld_119
17:11:zi_rtld_127
18:11:zi_rtld_135
19:11:zi_rtld_140
20:11:zi_rtld_141
21:11:zi_rtld_142
22:11:zi_rtld_146
23:11:zi_rtld_154
24:11:zi_rtld_162
25:11:zi_rtld_167
26:11:zi_rtld_168
27:11:zi_rtld_172
28:11:zi_rtld_186
29:11:zi_rtld_187
30:11:zi_rtld_188
31:11:zi_rtld_196
32:11:zi_rtld_197
33:11:zi_rtld_198
34:11:zi_rtld_199
35:11:zi_rtld_200
36:11:zi_rtld_202
37:11:zi_rtld_203
38:11:zi_rtld_204
39:11:zi_rtld_205
40:11:zi_rtld_209
41:10:zi_rtld_n7
42:10:zi_rtld_n9
43:11:zi_rtld_n10
44:11:zi_rtld_n11
45:11:zi_rtld_n12
46:11:zi_rtld_n13
47:11:zi_rtld_n14
48:11:zi_rtld_n15
49:11:zi_rtld_n16
50:11:zi_rtld_n17
51:11:zi_rtld_n18
52:11:zi_rtld_n19
53:11:zi_rtld_n20
54:11:zi_rtld_n21
55:11:zi_rtld_n22
56:11:zi_rtld_n23
57:11:zi_rtld_n24
58:11:zi_rtld_n25
59:11:zi_rtld_n26
60:11:zi_rtld_n27
61:11:zi_rtld_n28
62:11:zi_rtld_n29
63:11:zi_rtld_n30
64:11:zi_rtld_n31
65:11:zi_rtld_n32
66:11:zi_rtld_n33
67:11:zi_rtld_n34
68:11:zi_rtld_n35
69:11:zi_rtld_n36
70:11:zi_rtld_n37
71:11:zi_rtld_n38
72:11:zi_rtld_n39
73:11:zi_rtld_n40
74:16:zi_rip_12_s31_31
75:16:zi_rip_13_s31_31
76:16:zi_rip_14_s31_31
77:14:zi_rip_15_s1_1
78:14:zi_rip_16_s0_0
79:16:zi_rip_17_s31_31
80:10:zi_rtld_i7
81:12:zi_rtld_i8_3
82:12:zi_rtld_i8_4
83:13:zi_rtld_i8_31
84:13:zi_rtld_i8_32
85:10:zi_rtld_i9
86:13:zi_rtld_i10_5
87:14:zi_rtld_i10_33
88:14:zi_rtld_i11_34
89:11:zi_rtld_i12
90:13:zi_rtld_i13_6
91:14:zi_rtld_i13_35
92:14:zi_rtld_i14_36
93:11:zi_rtld_i15
94:13:zi_rtld_i16_7
95:14:zi_rtld_i16_37
96:14:zi_rtld_i17_38
97:11:zi_rtld_i18
98:13:zi_rtld_i19_8
99:14:zi_rtld_i19_39
100:13:zi_rtld_i20_9
101:14:zi_rtld_i20_40
102:14:zi_rtld_i20_60
103:11:zi_rtld_i21
104:14:zi_rtld_i22_11
105:14:zi_rtld_i22_41
106:14:zi_rtld_i23_42
107:11:zi_rtld_i24
108:14:zi_rtld_i25_12
109:14:zi_rtld_i25_43
110:14:zi_rtld_i26_44
111:11:zi_rtld_i27
112:14:zi_rtld_i28_13
113:14:zi_rtld_i28_45
114:13:zi_rtld_i29_9
115:14:zi_rtld_i29_46
116:14:zi_rtld_i29_61
117:11:zi_rtld_i30
118:14:zi_rtld_i31_14
119:14:zi_rtld_i31_47
120:14:zi_rtld_i32_17
121:11:zi_rtld_i33
122:11:zi_rtld_i34
123:14:zi_rtld_i36_26
124:13:zi_rtld_i37_9
125:14:zi_rtld_i37_48
126:14:zi_rtld_i37_49
127:14:zi_rtld_i37_62
128:11:zi_rtld_i38
129:14:zi_rtld_i39_27
130:14:zi_rtld_i39_28
131:14:zi_rtld_i39_40
132:14:zi_rtld_i39_50
133:14:zi_rtld_i39_51
134:14:zi_rtld_i39_52
135:14:zi_rtld_i39_53
136:11:zi_rtld_i40
137:14:zi_rtld_i41_29
138:14:zi_rtld_i41_30
139:11:zi_rtld_i42
140:11:zi_rtld_i44
<2
>3
8
0:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:5:1 3 0
5:6:1 30 0
6:2:0 
7:6:1 31 0
<3
>4
#51e1b2f3l195.227t0;
<4
>5
b70@4l197knmir3X203X2X8T3sasasst0;
@5l198knmod10X214X1X1X1X1X1X1X1X1X1S10sasasasasasasasasasar2X208X1T2sasat1;
@6l199knmod1X205S1sar1X218T1sat2;
@7l199knmod1X209S1sat2;
@8l195knmir9X203X2X10X1X1X2X1X1X1T9sasasasasasasasasat3;
@9l196knmir9X203X2X10X1X1X2X1X1X1T9sasasasasasasasasat3;
@10l201knd1X203S1sar3X205X9X4T3sasasat1;
@11l199knmod1X208S1sat2;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t5;
@20t6;
@21t6;
@22t4;
@23t4;
@24t4;
@25t5;
@26t6;
@27t4;
@28t7;
@29t5;
@30t7;
@31t6;
@32t6;
@33t6;
@34t6;
@35t6;
@36t6;
@37t6;
@38t6;
@39t6;
@40t6;
@41t6;
@42t6;
@43t7;
@44t6;
@45t7;
@46t6;
@47t7;
@48t6;
@49t7;
@50t6;
@51t7;
@52t6;
@53t7;
@54t6;
@55t7;
@56t6;
@57t7;
@58t7;
@59t7;
@60t7;
@61t7;
@62t7;
@63t7;
@64t7;
@65t7;
@66t7;
@67t6;
@68t7;
@69t7;
@70t7;
@71t6;
@72t6;
@73t6;
<5
>6
b7@8l195x5t3;
@9l196x6t3;
@4l197x1t0;
@5l198d1x2t1;
@11l199d1x8t2;
@7l199d1x4t2;
@6l199d1x3t2;
<6
>7
c67
#49@74i139x3 6 70 2;
#49@75i140x3 6 30 5;
#49@76i141x3 6 28 6;
#50@77i142x3 6 35 1;
#50@78i143x3 6 64 1;
#49@79i144x3 6 17 7;
#6@80i78h1x5 10 63 38 7 62;
#33@81i79x2 4 9;
#13@82i81x2 4 11;
#34@83i80x4 8 10 1 9;
#35@84i82x4 8 38 10 11;
#6@85i83x5 10 62 39 40 61;
#23@86i84x2 4 12;
#35@87i85x4 8 39 1 12;
#36@88i86x4 8 40 5 6;
#6@89i87x5 10 61 41 42 60;
#22@90i88x2 4 13;
#35@91i89x4 8 41 1 13;
#37@92i90x4 8 42 5 6;
#6@93i91x5 10 60 43 44 59;
#15@94i92x2 4 14;
#35@95i93x4 8 43 1 14;
#38@96i94x4 8 44 5 6;
#6@97i95x5 10 59 45 46 58;
#16@98i96x2 4 15;
#35@99i97x4 8 45 1 15;
#39@100i98x2 4 16;
#40@101i99x4 8 18 3 17;
#41@102i100x4 8 46 16 18;
#6@103i101x5 10 58 47 48 57;
#18@104i102x2 4 19;
#35@105i103x4 8 47 1 19;
#42@106i104x4 8 48 5 6;
#6@107i105x5 10 57 49 50 56;
#20@108i106x2 4 20;
#35@109i107x4 8 49 1 20;
#43@110i108x4 8 50 5 6;
#6@111i109x5 10 56 51 52 55;
#17@112i110x2 4 21;
#35@113i111x4 8 51 1 21;
#39@114i112x2 4 22;
#44@115i113x4 8 23 5 6;
#41@116i114x4 8 52 22 23;
#6@117i115x5 10 55 53 50 54;
#21@118i116x2 4 24;
#35@119i117x4 8 53 1 24;
#45@120i118x2 4 54;
#7@121i119l214h1x3 6 2 63;
#6@122i120x5 10 66 64 65 6;
#46@123i121x3 6 65 6;
#39@124i123x2 4 26;
#47@125i122x4 8 25 5 66;
#47@126i125h1x4 8 67 25 27;
#41@127i124x4 8 27 26 64;
#7@128i126l203h1x3 6 7 67;
#19@129i129x3 6 32 31;
#19@130i132x3 6 36 35;
#40@131i127x4 8 29 64 28;
#40@132i128x4 8 31 29 30;
#40@133i130x4 8 33 30 17;
#28@134i131x4 8 34 32 33;
#28@135i133h1x4 8 68 34 36;
#29@136i134l205h1x3 6 3 68;
#48@137i135x3 6 37 2;
#19@138i136h1x3 6 69 37;
#29@139i137l208h1x3 6 8 69;
#29@140i138l209h1x3 6 4 70;
<7
<1
>1
>2
3
0:16:zi_const_2'b0_o2
1:13:zi_const_2'b0
2:1:O
<2
>3
1
0:5:1 1 0
<3
>4
#52e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_14_o1_2*i2
1:10:zi_oper_14
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:5:1 1 0
<3
>4
#53e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_2'b1_o2
1:13:zi_const_2'b1
2:1:O
<2
>3
1
0:5:1 1 0
<3
>4
#54e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_1_o32_2*i32
1:9:zi_oper_1
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:6:1 31 0
<3
>4
#55e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_2'h2_o2
1:13:zi_const_2'h2
2:1:O
<2
>3
1
0:5:1 1 0
<3
>4
#56e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_2'h3_o2
1:13:zi_const_2'h3
2:1:O
<2
>3
1
0:5:1 1 0
<3
>4
#57e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
75
0:23:alu_reference_481715184
1:13:alu_reference
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:10:ALUControl
5:9:ALUResult
6:8:Overflow
7:4:Sign
8:4:SrcA
9:4:SrcB
10:4:Zero
11:11:zi_rtld_216
12:11:zi_rtld_224
13:11:zi_rtld_232
14:11:zi_rtld_240
15:11:zi_rtld_252
16:11:zi_rtld_253
17:11:zi_rtld_254
18:11:zi_rtld_256
19:11:zi_rtld_257
20:11:zi_rtld_258
21:11:zi_rtld_259
22:11:zi_rtld_260
23:11:zi_rtld_261
24:11:zi_rtld_265
25:10:zi_rtld_n7
26:10:zi_rtld_n8
27:10:zi_rtld_n9
28:11:zi_rtld_n10
29:11:zi_rtld_n11
30:11:zi_rtld_n12
31:11:zi_rtld_n13
32:11:zi_rtld_n14
33:11:zi_rtld_n15
34:11:zi_rtld_n16
35:11:zi_rtld_n17
36:11:zi_rtld_n18
37:11:zi_rtld_n19
38:11:zi_rtld_n20
39:11:zi_rtld_n21
40:11:zi_rtld_n22
41:16:zi_rip_18_s31_31
42:16:zi_rip_19_s31_31
43:16:zi_rip_20_s31_31
44:10:zi_rtld_i7
45:12:zi_rtld_i8_3
46:13:zi_rtld_i8_18
47:13:zi_rtld_i9_19
48:11:zi_rtld_i10
49:13:zi_rtld_i11_4
50:14:zi_rtld_i11_20
51:14:zi_rtld_i12_21
52:11:zi_rtld_i13
53:13:zi_rtld_i14_5
54:14:zi_rtld_i14_22
55:14:zi_rtld_i15_23
56:11:zi_rtld_i16
57:13:zi_rtld_i17_6
58:14:zi_rtld_i17_24
59:14:zi_rtld_i18_25
60:13:zi_rtld_i19_8
61:11:zi_rtld_i20
62:14:zi_rtld_i21_13
63:14:zi_rtld_i21_14
64:14:zi_rtld_i21_15
65:14:zi_rtld_i21_26
66:14:zi_rtld_i21_27
67:14:zi_rtld_i21_28
68:14:zi_rtld_i21_29
69:14:zi_rtld_i21_30
70:11:zi_rtld_i22
71:14:zi_rtld_i23_16
72:14:zi_rtld_i23_17
73:11:zi_rtld_i24
74:11:zi_rtld_i26
<2
>3
7
0:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:5:1 1 0
5:2:0 
6:6:1 31 0
<3
>4
#58e1b2f3l268.294t0;
<4
>5
b37@4l270knmir1X285T1sst0;
@5l271knmod5X286X1X1X1X1S5sasasasasar3X278X2X1T3sasasat1;
@6l272knmod1X278S1sat2;
@7l272knmod1X281S1sat2;
@8l268knmir5X278X8X1X1X1T5sasasasasat3;
@9l269knmir5X278X8X1X1X1T5sasasasasat3;
@10l272knmod1X280S1sat2;
@11t4;
@12t4;
@13t4;
@14t4;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
@25t5;
@26t6;
@27t5;
@28t6;
@29t5;
@30t6;
@31t5;
@32t6;
@33t6;
@34t6;
@35t6;
@36t6;
@37t6;
@38t5;
@39t5;
@40t5;
<5
>6
b7@8l268x5t3;
@9l269x6t3;
@4l270x1t0;
@5l271d1x2t1;
@10l272d1x7t2;
@7l272d1x4t2;
@6l272d1x3t2;
<6
>7
c34
#49@41i76x3 6 37 2;
#49@42i77x3 6 13 6;
#49@43i78x3 6 12 5;
#6@44i45h1x5 10 34 22 23 33;
#52@45i46x2 4 8;
#53@46i47x4 8 22 1 8;
#47@47i48x4 8 23 5 6;
#6@48i49x5 10 33 24 25 32;
#54@49i50x2 4 9;
#53@50i51x4 8 24 1 9;
#55@51i52x4 8 25 5 6;
#6@52i53x5 10 32 26 27 31;
#56@53i54x2 4 10;
#53@54i55x4 8 26 1 10;
#37@55i56x4 8 27 5 6;
#6@56i57x5 10 31 28 29 30;
#57@57i58x2 4 11;
#53@58i59x4 8 28 1 11;
#36@59i60x4 8 29 5 6;
#45@60i61x2 4 30;
#7@61i62l286h1x3 6 2 34;
#19@62i64x3 6 15 37;
#19@63i66x3 6 17 12;
#19@64i67x3 6 18 13;
#28@65i63x4 8 14 12 13;
#28@66i65x4 8 16 14 15;
#28@67i68x4 8 19 17 18;
#28@68i69x4 8 20 19 37;
#24@69i70h1x4 8 35 16 20;
#29@70i71l278h1x3 6 3 35;
#48@71i72x3 6 21 2;
#19@72i73h1x3 6 36 21;
#29@73i74l280h1x3 6 7 36;
#29@74i75l281h1x3 6 4 37;
<7
<1
>1
>2
13
0:28:zi_dff_o32_i32_5*i1_i32_3*i1
1:6:zi_dff
2:1:Q
3:1:D
4:3:CLK
5:2:EN
6:3:SET
7:3:RST
8:2:AL
9:2:AD
10:3:AOE
11:2:OE
12:4:SRST
<2
>3
2
0:6:1 31 0
1:2:0 
<3
>4
#59e1;
<4
>5
b0<5
>6
b11@2d1t0;
@3t0;
@4t1;
@5t1;
@6t1;
@7t1;
@8t1;
@9t0;
@10t1;
@11t1;
@12t1;
<6
>7
c0
<7
<1
>1
>2
15
0:13:IEx_771201498
1:3:IEx
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:9:ALUResult
5:10:ALUResultE
6:3:clk
7:5:reset
8:11:zi_rtld_272
9:10:zi_rtld_n4
10:10:zi_rtld_n5
11:10:zi_rtld_n6
12:10:zi_rtld_i4
13:12:zi_rtld_i7_1
14:12:zi_rtld_i7_5
<2
>3
5
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:2:0 
4:6:1 31 0
<3
>4
#60e1b2f3l324.339t0;
<4
>5
b8@4l325knmir1X334T1sNt0;
@5l326krmod2X330X4S2sNsNt1;
@6l324knmir1X328T1s@t2;
@7l324knmir2X328X1T2s@sit2;
@8t3;
@9t3;
@10t4;
@11t3;
<5
>6
b4@6l324x3t2;
@7l324x4t2;
@4l325x1t0;
@5l326d1x2t1;
<6
>7
c3
#59@12i13l326x11 23 2 6 3 0 0 4 8 0 0 16;
#2@13i14x2 4 5;
#3@14i15x4 8 8 4 5;
<7
<1
>1
>2
15
0:19:IEx_IMem_1806894466
1:8:IEx_IMem
2:4:work
3:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
4:10:ALUResultE
5:10:ALUResultM
6:3:clk
7:5:reset
8:11:zi_rtld_276
9:10:zi_rtld_n4
10:10:zi_rtld_n5
11:10:zi_rtld_n6
12:10:zi_rtld_i4
13:12:zi_rtld_i7_1
14:12:zi_rtld_i7_5
<2
>3
5
0:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:2:0 
4:6:1 31 0
<3
>4
#61e1b2f3l233.248t0;
<4
>5
b8@4l234knmir1X243T1sNt0;
@5l235krmod2X239X4S2sNsNt1;
@6l233knmir1X237T1s@t2;
@7l233knmir2X237X1T2s@sit2;
@8t3;
@9t3;
@10t4;
@11t3;
<5
>6
b4@6l233x3t2;
@7l233x4t2;
@4l234x1t0;
@5l235d1x2t1;
<6
>7
c3
#59@12i13l235x11 23 2 6 3 0 0 4 8 0 0 16;
#2@13i14x2 4 5;
#3@14i15x4 8 8 4 5;
<7
<1
>1
>2
13
0:15:zi_dff_o1_10*i1
1:6:zi_dff
2:1:Q
3:1:D
4:3:CLK
5:2:EN
6:3:SET
7:3:RST
8:2:AL
9:2:AD
10:3:AOE
11:2:OE
12:4:SRST
<2
>3
1
0:2:0 
<3
>4
#62e1;
<4
>5
b0<5
>6
b11@2d1t0;
@3t0;
@4t0;
@5t0;
@6t0;
@7t0;
@8t0;
@9t0;
@10t0;
@11t0;
@12t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_26_o1_2*i1
1:10:zi_oper_26
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#63e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_14_o1_2*i1
1:10:zi_oper_14
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#64e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
5
0:18:zi_oper_64_o1_2*i1
1:10:zi_oper_64
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#65e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_70_o1_i2
1:10:zi_oper_70
2:1:O
3:2:I1
<2
>3
2
0:2:0 
1:5:1 1 0
<3
>4
#66e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_1'bx_o1
1:13:zi_const_1'bx
2:1:O
<2
>3
1
0:2:0 
<3
>4
#67e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
77
0:69:zi_property_logic_ovl_assert.A_ASSERT_ZERO_ONE_HOT_P_ovl_zero_one_hot
1:90:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_clock.h
2:3:clk
3:90:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_reset.h
4:7:reset_n
5:93:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/ovl_zero_one_hot.v
6:9:test_expr
7:11:zi_rtld_292
8:11:zi_rtld_293
9:11:zi_rtld_294
10:11:zi_rtld_295
11:11:zi_rtld_296
12:11:zi_rtld_309
13:11:zi_rtld_358
14:11:zi_rtld_359
15:10:zi_rtld_n5
16:10:zi_rtld_n6
17:10:zi_rtld_n8
18:11:zi_rtld_n10
19:11:zi_rtld_n11
20:11:zi_rtld_n12
21:11:zi_rtld_n13
22:11:zi_rtld_n14
23:11:zi_rtld_n15
24:11:zi_rtld_n16
25:11:zi_rtld_n17
26:11:zi_rtld_n18
27:11:zi_rtld_n19
28:11:zi_rtld_n20
29:11:zi_rtld_n22
30:11:zi_rtld_n23
31:11:zi_rtld_n24
32:11:zi_rtld_n25
33:11:zi_rtld_n26
34:11:zi_rtld_n27
35:11:zi_rtld_n28
36:11:zi_rtld_n29
37:11:zi_rtld_n30
38:11:zi_rtld_n31
39:11:zi_rtld_n32
40:106:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/sva05/ovl_zero_one_hot_logic.sv
41:49:ovl_assert.A_ASSERT_ZERO_ONE_HOT_P.__aim_pv_fire3
42:47:ovl_assert.A_ASSERT_ZERO_ONE_HOT_P.__aim_pv_nv7
43:48:ovl_assert.A_ASSERT_ZERO_ONE_HOT_P.__aim_pv_nvs4
44:14:zi_rip_21_s1_1
45:14:zi_rip_22_s0_0
46:12:zi_rtld_i5_1
47:12:zi_rtld_i6_1
48:13:zi_rtld_i6_14
49:10:zi_rtld_i7
50:12:zi_rtld_i8_1
51:13:zi_rtld_i8_15
52:13:zi_rtld_i8_16
53:14:zi_rtld_i10_18
54:14:zi_rtld_i11_12
55:14:zi_rtld_i12_19
56:13:zi_rtld_i13_5
57:14:zi_rtld_i13_13
58:14:zi_rtld_i13_20
59:11:zi_rtld_i14
60:14:zi_rtld_i15_12
61:14:zi_rtld_i16_19
62:14:zi_rtld_i17_18
63:14:zi_rtld_i18_19
64:14:zi_rtld_i19_18
65:14:zi_rtld_i21_19
66:14:zi_rtld_i22_19
67:14:zi_rtld_i23_18
68:13:zi_rtld_i25_1
69:11:zi_rtld_i26
70:14:zi_rtld_i27_12
71:11:zi_rtld_i28
72:14:zi_rtld_i29_19
73:14:zi_rtld_i30_18
74:14:zi_rtld_i31_19
75:14:zi_rtld_i32_18
76:16:zi_rtld_nand8_17
<2
>3
4
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:5:1 1 0
<3
>4
#68;
<4
>5
b36@2l4f1knt0;
@4l4f3knt0;
@6l19f5knmit1;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
<5
>6
b3@2x1t2;
@6x3t3;
@4x2t2;
<6
>7
c36
#62@41i41l42f40x9 19 0 0 25 0 1 6 0 24;
#62@42i42l42f40x9 19 0 0 36 0 1 6 0 24;
#62@43i40l42f40x9 19 0 0 28 0 1 6 0 24;
#8@44i74x3 6 7 3;
#8@45i75x3 6 5 3;
#2@46i64x2 4 12;
#2@47i55x2 4 9;
#64@48i56x4 8 14 2 9;
#29@49i66l42f40h1x3 6 13 14;
#2@50i49x2 4 4;
#3@51i50x4 8 6 4 5;
#3@52i51x4 8 8 4 7;
#65@53i58x4 8 16 15 12;
#19@54i48x3 6 17 16;
#28@55i57x4 8 18 13 17;
#67@56i72x2 4 11;
#66@57i71x3 6 10 3;
#65@58i73x4 8 20 10 11;
#29@59i70l42f40h1x3 6 19 20;
#19@60i68x3 6 21 19;
#28@61i63x4 8 22 21 13;
#65@62i67x4 8 23 22 12;
#28@63i61x4 8 24 18 23;
#65@64i62x4 8 25 24 12;
#28@65i54x4 8 26 13 16;
#28@66i43x4 8 27 26 23;
#65@67i60x4 8 28 27 12;
#2@68i44x2 4 29;
#29@69i46l42f40h1x3 6 30 20;
#19@70i47x3 6 31 30;
#29@71i45l42f40h1x3 6 32 14;
#28@72i53x4 8 33 31 32;
#65@73i65x4 8 34 33 29;
#28@74i59x4 8 35 34 32;
#65@75i69x4 8 36 35 29;
#63@76i52x4 8 15 6 8;
<7
<1
>1
>2
7
0:16:zi_latch_o1_4*i1
1:8:zi_latch
2:1:Q
3:1:D
4:2:EN
5:2:OE
6:4:SRST
<2
>3
1
0:2:0 
<3
>4
#69e1;
<4
>5
b0<5
>6
b5@2d1t0;
@3t0;
@4t0;
@5t0;
@6t0;
<6
>7
c0
<7
<1
>1
>2
3
0:16:zi_const_1'b0_o1
1:13:zi_const_1'b0
2:1:O
<2
>3
1
0:2:0 
<3
>4
#70e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:17:zi_oper_1_o2_2*i2
1:9:zi_oper_1
2:1:O
3:2:I1
4:2:I2
<2
>3
1
0:5:1 1 0
<3
>4
#71e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
4
0:15:zi_assign_o2_i2
1:9:zi_assign
2:1:O
3:1:I
<2
>3
1
0:5:1 1 0
<3
>4
#72e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
6
0:18:zi_oper_32_o3_3*i1
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:5:1 2 0
1:2:0 
<3
>4
#73e1;
<4
>5
b0<5
>6
b4@2d1t0;
@3t1;
@4t1;
@5t1;
<6
>7
c0
<7
<1
>1
>2
5
0:72:zi_property_ovl_assert.A_ASSERT_ZERO_ONE_HOT_P_ovl_zero_one_hot_i1_i2_i1
1:63:zi_property_ovl_assert.A_ASSERT_ZERO_ONE_HOT_P_ovl_zero_one_hot
2:2:I0
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:5:1 1 0
<3
>4
#74e1;
<4
>5
b0<5
>6
b3@2t0;
@3t1;
@4t0;
<6
>7
c0
<7
<1
>1
>2
73
0:26:ovl_zero_one_hot_435720148
1:16:ovl_zero_one_hot
2:4:work
3:93:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/ovl_zero_one_hot.v
4:10:ovl_assert
5:106:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/sva05/ovl_zero_one_hot_logic.sv
6:9:ovl_cover
7:7:genblk1
8:7:genblk2
9:11:assert_name
10:37:128'h4f564c5f5a45524f5f4f4e455f484f54
11:10:clock_edge
12:5:32'b1
13:14:coverage_level
14:5:32'h2
15:11:gating_type
16:3:msg
17:22:72'h56494f4c4154494f4e
18:90:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_cover.h
19:18:OVL_COVER_BASIC_ON
20:19:OVL_COVER_CORNER_ON
21:5:32'b0
22:19:OVL_COVER_SANITY_ON
23:22:OVL_COVER_STATISTIC_ON
24:13:property_type
25:14:reset_polarity
26:14:severity_level
27:5:width
28:90:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_clock.h
29:3:clk
30:5:clken
31:5:clock
32:89:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_task.h
33:11:cover_count
34:90:/tools/mentor/questa_2019.2_1/linux_x86_64/share/assertion_lib/OVL/verilog/std_ovl_reset.h
35:6:enable
36:11:error_count
37:4:fire
38:11:fire_2state
39:10:fire_cover
40:11:fire_xcheck
41:4:gclk
42:6:greset
43:16:one_hots_checked
44:5:reset
45:7:reset_n
46:9:test_expr
47:11:test_expr_1
48:11:zi_rtld_363
49:11:zi_rtld_373
50:10:zi_rtld_n8
51:11:zi_rtld_n10
52:11:zi_rtld_n15
53:11:zi_rtld_n34
54:11:zi_rtld_n35
55:11:zi_rtld_n37
56:11:zi_rtld_n40
57:11:zi_rtld_n42
58:34:ovl_assert.A_ASSERT_ZERO_ONE_HOT_P
59:11:zi_rtld_i34
60:13:zi_rtld_i35_2
61:14:zi_rtld_i35_21
62:11:zi_rtld_i37
63:13:zi_rtld_i38_2
64:11:zi_rtld_i39
65:11:zi_rtld_i40
66:14:zi_rtld_i41_22
67:11:zi_rtld_i42
68:11:zi_rtld_i43
69:13:zi_rtld_i44_6
70:14:zi_rtld_i44_23
71:11:zi_rtld_i45
72:14:zi_rtld_i46_26
<2
>3
10
0:124:10 "bit[127:0]" "<zin_internal>" 0 36 1 7 "integer[127:0]" "<zin_internal>" 0 10 32 127 0 7 "bit" "<zin_internal>" 0 0 1 0 0
1:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
2:121:10 "bit[71:0]" "<zin_internal>" 0 36 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 7 "bit" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
5:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:34:7 "bit" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:2:0 
9:5:1 1 0
<3
>4
#75e1b2f3l6.44t5C4B4P5S40E63B6P5S96E140B7P5S107E107B8P5S140E140c13p9v10F0L23T0U0p11v12F0L14T1U0p13v14F0L12T1U0p15v12F0L16T1U0p16v17F0L11T2U0p19v14F18L7T1U0p20v21F18L8T1U0p22v21F18L6T1U0p23v21F18L9T1U0p24v21F0L10T1U0p25v21F0L15T1U0p26v12F0L8T1U0p27v14F0L9T1U0;
<4
>5
b27@29l4f28knD1F28d1X23S1saR1F5r1X27T1s@t3;
@30l13f28klD1F28d1X16S1sNR1F28r1X18T1sat3;
@31l18knmiR3F28F28F28r3X14X1X3T3s@sisat3;
@33l7f32knt4;
@35l18knmiR3F28F28F34r3X14X2X-4T3s@sNsat3;
@36l6f32knt4;
@37l20knmod1X43S1sat5;
@38l4f5krD1F5d1X28S1sar1X43T1sat6;
@39l4f5knr1X43T1sat6;
@40l4f5knr1X43T1sat6;
@41l7f28knD1F28d1X18S1saR1F28r1X23T1sat3;
@42l7f34knD1F34d1X12S1saR1F34r1X17T1sat3;
@43l92f5knt7;
@44l18knmiR1F34r1X12T1sat3;
@45l4f34knD1F34d1X17S1sat3;
@46l19knmiR1F5r1X91T1sat7;
@47l91f5knD1F5d1X91S1sat7;
@48t8;
@49t9;
@50t8;
@51t8;
@52t8;
@53t8;
@54t8;
@55t8;
@56t8;
@57t9;
<5
>6
b5@31l18x3t3;
@44l18x14t3;
@35l18x5t3;
@46l19x16t7;
@37l20d1x7t5;
<6
>7
c15
#74@58i47l42f5h4x4 8 15 16 1;
#69@59i33l13f28x6 12 2 5 23 0 0;
#70@60i35x2 4 18;
#3@61i36x4 8 23 3 18;
#62@62i34l4f5x9 19 8 0 25 0 1 6 0 24;
#70@63i37x2 4 25;
#29@64i38l12f34h1x3 6 12 14;
#29@65i39l17f34h1x3 6 15 12;
#28@66i40h1x4 8 26 3 2;
#29@67i41l18f28h1x3 6 11 26;
#29@68i42l23f28h1x3 6 1 11;
#54@69i43x2 4 19;
#71@70i44h1x4 8 27 16 19;
#72@71i45l91f5h1x3 6 17 27;
#73@72i46h1x5 10 7 9 10 8;
<7
<1
>1
>2
4
0:16:zi_oper_68_o1_i9
1:10:zi_oper_68
2:1:O
3:2:I1
<2
>3
2
0:2:0 
1:5:1 8 0
<3
>4
#76e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
3
0:18:zi_const_28'b0_o28
1:14:zi_const_28'b0
2:1:O
<2
>3
1
0:6:1 27 0
<3
>4
#77e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:21:zi_oper_32_o32_i28_i4
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
<2
>3
3
0:6:1 31 0
1:6:1 27 0
2:5:1 3 0
<3
>4
#78e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
3
0:15:zi_const_15_o32
1:11:zi_const_15
2:1:O
<2
>3
1
0:6:1 31 0
<3
>4
#79e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_11_o1_2*i32
1:10:zi_oper_11
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#80e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
3
0:14:zi_const_0_o32
1:10:zi_const_0
2:1:O
<2
>3
1
0:6:1 31 0
<3
>4
#81e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_13_o1_2*i32
1:10:zi_oper_13
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#82e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
54
0:40:zi_property_logic_ins_stability_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUControl
3:3:clk
4:3:ins
5:11:zi_rtld_405
6:11:zi_rtld_406
7:11:zi_rtld_407
8:11:zi_rtld_411
9:11:zi_rtld_412
10:11:zi_rtld_413
11:11:zi_rtld_n47
12:11:zi_rtld_n49
13:11:zi_rtld_n51
14:11:zi_rtld_n52
15:11:zi_rtld_n53
16:11:zi_rtld_n54
17:11:zi_rtld_n55
18:11:zi_rtld_n56
19:11:zi_rtld_n57
20:11:zi_rtld_n58
21:11:zi_rtld_n59
22:11:zi_rtld_n60
23:11:zi_rtld_n61
24:11:zi_rtld_n62
25:11:zi_rtld_n63
26:11:zi_rtld_n64
27:11:zi_rtld_n65
28:28:ins_stability.__aim_pv_fire3
29:26:ins_stability.__aim_pv_nv6
30:27:ins_stability.__aim_pv_nvs4
31:13:zi_rtld_i38_1
32:13:zi_rtld_i39_4
33:13:zi_rtld_i39_5
34:14:zi_rtld_i39_35
35:14:zi_rtld_i39_63
36:13:zi_rtld_i41_5
37:13:zi_rtld_i41_6
38:14:zi_rtld_i41_36
39:14:zi_rtld_i41_63
40:14:zi_rtld_i43_37
41:14:zi_rtld_i44_38
42:14:zi_rtld_i45_27
43:14:zi_rtld_i46_28
44:11:zi_rtld_i47
45:14:zi_rtld_i48_38
46:14:zi_rtld_i49_37
47:14:zi_rtld_i50_38
48:14:zi_rtld_i52_37
49:14:zi_rtld_i53_38
50:13:zi_rtld_i55_1
51:11:zi_rtld_i56
52:14:zi_rtld_i57_38
53:14:zi_rtld_i58_38
<2
>3
8
0:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:121:10 "logic[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 27 0
4:6:1 31 0
5:2:0 
6:5:1 8 0
7:5:1 3 0
<3
>4
#83;
<4
>5
b26@2l41f1knt0;
@3l25f1knmit1;
@4l49f1knt2;
@5t3;
@6t4;
@7t4;
@8t3;
@9t4;
@10t4;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
@25t5;
@26t5;
@27t5;
<5
>6
b3@3x2t5;
@4x3t6;
@2x1t7;
<6
>7
c26
#62@28i32l83f1x9 19 0 0 20 0 2 0 0 28;
#62@29i31l83f1x9 19 0 0 26 0 2 0 0 28;
#62@30i30l83f1x9 19 0 0 22 0 2 0 0 28;
#2@31i41x2 4 10;
#81@32i48x2 4 9;
#77@33i46x2 4 7;
#82@34i49x4 8 11 8 9;
#78@35i47x4 8 8 7 1;
#77@36i42x2 4 4;
#79@37i44x2 4 6;
#80@38i45x4 8 12 5 6;
#78@39i43x4 8 5 4 1;
#28@40i50x4 8 13 11 12;
#65@41i51x4 8 14 13 10;
#19@42i52x3 6 15 14;
#76@43i38x3 6 17 3;
#29@44i39l83f1h1x3 6 16 17;
#65@45i40x4 8 18 16 10;
#28@46i53x4 8 19 15 18;
#65@47i54x4 8 20 19 10;
#28@48i55x4 8 21 14 18;
#65@49i33x4 8 22 21 10;
#2@50i34x2 4 23;
#29@51i35l83f1h1x3 6 24 17;
#65@52i36x3 7 25 10;
#65@53i37x4 8 26 25 23;
<7
<1
>1
>2
3
0:18:zi_const_24'b0_o24
1:14:zi_const_24'b0
2:1:O
<2
>3
1
0:6:1 23 0
<3
>4
#84e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:21:zi_oper_32_o32_i24_i8
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
<2
>3
3
0:6:1 31 0
1:6:1 23 0
2:5:1 7 0
<3
>4
#85e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_14_o1_2*i32
1:10:zi_oper_14
2:1:O
3:2:I1
4:2:I2
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#86e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t1;
<6
>7
c0
<7
<1
>1
>2
53
0:67:zi_property_logic_ins_latency_checking[0].ins_latency_test_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:5:clear
3:3:clk
4:6:enable
5:9:IF.InstrD
6:11:zi_rtld_472
7:11:zi_rtld_473
8:11:zi_rtld_474
9:11:zi_rtld_n66
10:11:zi_rtld_n67
11:11:zi_rtld_n69
12:11:zi_rtld_n70
13:11:zi_rtld_n71
14:11:zi_rtld_n72
15:11:zi_rtld_n73
16:11:zi_rtld_n74
17:11:zi_rtld_n75
18:11:zi_rtld_n76
19:11:zi_rtld_n77
20:11:zi_rtld_n78
21:11:zi_rtld_n79
22:11:zi_rtld_n80
23:11:zi_rtld_n81
24:11:zi_rtld_n82
25:11:zi_rtld_n83
26:11:zi_rtld_n84
27:11:zi_rtld_n85
28:55:ins_latency_checking[0].ins_latency_test.__aim_pv_fire3
29:53:ins_latency_checking[0].ins_latency_test.__aim_pv_nv7
30:54:ins_latency_checking[0].ins_latency_test.__aim_pv_nvs4
31:13:zi_rtld_i60_1
32:13:zi_rtld_i61_4
33:13:zi_rtld_i61_7
34:14:zi_rtld_i61_39
35:14:zi_rtld_i61_64
36:11:zi_rtld_i62
37:14:zi_rtld_i63_38
38:14:zi_rtld_i64_27
39:11:zi_rtld_i65
40:11:zi_rtld_i66
41:14:zi_rtld_i67_37
42:14:zi_rtld_i68_38
43:14:zi_rtld_i69_37
44:14:zi_rtld_i70_38
45:14:zi_rtld_i72_37
46:14:zi_rtld_i73_38
47:13:zi_rtld_i75_1
48:11:zi_rtld_i76
49:11:zi_rtld_i77
50:14:zi_rtld_i78_37
51:14:zi_rtld_i79_38
52:14:zi_rtld_i80_38
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:5:1 7 0
2:6:1 23 0
3:6:1 31 0
4:2:0 
<3
>4
#87;
<4
>5
b26@2l27f1knmit0;
@3l25f1knmit0;
@4l28f1knmit0;
@5l303f1knh1t1;
@6t2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
<5
>6
b4@3x2t4;
@4x3t4;
@2x1t4;
@5h1x4t1;
<6
>7
c25
#62@28i33l86f1x9 19 0 0 18 0 2 0 0 28;
#62@29i32l86f1x9 19 0 0 26 0 2 0 0 28;
#62@30i31l86f1x9 19 0 0 20 0 2 0 0 28;
#2@31i46x2 4 8;
#81@32i49x2 4 7;
#84@33i47x2 4 5;
#86@34i50x4 8 10 6 7;
#85@35i48x3 7 6 10;
#29@36i51l86f1h1x3 6 9 10;
#65@37i52x4 8 11 9 8;
#19@38i53x3 6 12 11;
#29@39i43l86f1h1x3 6 13 1;
#29@40i42l86f1h1x3 6 14 3;
#28@41i44x4 8 15 13 14;
#65@42i45x4 8 16 15 8;
#28@43i55x4 8 17 12 16;
#65@44i54x4 8 18 17 8;
#28@45i34x4 8 19 11 16;
#65@46i35x4 8 20 19 8;
#2@47i36x2 4 21;
#29@48i38l86f1h1x3 6 22 1;
#29@49i37l86f1h1x3 6 23 3;
#28@50i39x4 8 24 22 23;
#65@51i40x4 8 25 24 21;
#65@52i41x4 8 26 25 21;
<7
<1
>1
>2
65
0:67:zi_property_logic_ins_latency_checking[1].ins_latency_test_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:5:clear
3:3:clk
4:6:enable
5:9:IF.InstrD
6:11:zi_rtld_522
7:11:zi_rtld_523
8:11:zi_rtld_524
9:11:zi_rtld_n69
10:11:zi_rtld_n86
11:11:zi_rtld_n87
12:11:zi_rtld_n88
13:11:zi_rtld_n89
14:11:zi_rtld_n90
15:11:zi_rtld_n91
16:11:zi_rtld_n92
17:11:zi_rtld_n93
18:11:zi_rtld_n94
19:11:zi_rtld_n95
20:11:zi_rtld_n96
21:11:zi_rtld_n97
22:11:zi_rtld_n98
23:11:zi_rtld_n99
24:12:zi_rtld_n100
25:12:zi_rtld_n101
26:12:zi_rtld_n102
27:12:zi_rtld_n103
28:12:zi_rtld_n104
29:12:zi_rtld_n105
30:12:zi_rtld_n106
31:12:zi_rtld_n107
32:12:zi_rtld_n108
33:12:zi_rtld_n109
34:55:ins_latency_checking[1].ins_latency_test.__aim_pv_fire5
35:54:ins_latency_checking[1].ins_latency_test.__aim_pv_fsm0
36:54:ins_latency_checking[1].ins_latency_test.__aim_pv_fsm3
37:53:ins_latency_checking[1].ins_latency_test.__aim_pv_nv9
38:54:ins_latency_checking[1].ins_latency_test.__aim_pv_nvs6
39:13:zi_rtld_i61_4
40:13:zi_rtld_i61_7
41:14:zi_rtld_i61_39
42:14:zi_rtld_i61_64
43:13:zi_rtld_i82_1
44:14:zi_rtld_i83_38
45:13:zi_rtld_i85_2
46:11:zi_rtld_i86
47:11:zi_rtld_i87
48:14:zi_rtld_i88_37
49:14:zi_rtld_i89_38
50:14:zi_rtld_i90_37
51:14:zi_rtld_i91_38
52:11:zi_rtld_i93
53:14:zi_rtld_i94_38
54:14:zi_rtld_i95_27
55:14:zi_rtld_i96_37
56:14:zi_rtld_i97_38
57:14:zi_rtld_i99_37
58:15:zi_rtld_i100_38
59:14:zi_rtld_i102_1
60:12:zi_rtld_i103
61:12:zi_rtld_i104
62:15:zi_rtld_i105_37
63:15:zi_rtld_i106_38
64:15:zi_rtld_i107_38
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:5:1 7 0
2:6:1 23 0
3:6:1 31 0
4:2:0 
<3
>4
#88;
<4
>5
b32@2l27f1knmit0;
@3l25f1knmit0;
@4l28f1knmit0;
@5l303f1knh1t1;
@6t2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
<5
>6
b4@4x3t4;
@5h1x4t1;
@2x1t4;
@3x2t4;
<6
>7
c31
#62@34i41l86f1x9 19 0 0 24 0 2 0 0 28;
#62@35i39l86f1x7 15 11 5 2 0 0 28;
#62@36i40l86f1x9 19 10 0 19 0 2 0 0 28;
#62@37i37l86f1x9 19 0 0 32 0 2 0 0 28;
#62@38i38l86f1x9 19 0 0 26 0 2 0 0 28;
#81@39i55x2 4 7;
#84@40i53x2 4 5;
#86@41i56x4 8 8 6 7;
#85@42i54x3 7 6 10;
#2@43i62x2 4 9;
#65@44i63x4 8 12 11 9;
#70@45i61x2 4 13;
#29@46i58l86f1h1x3 6 14 1;
#29@47i57l86f1h1x3 6 15 3;
#28@48i59x4 8 16 14 15;
#65@49i60x4 8 17 16 9;
#28@50i64x4 8 18 11 17;
#65@51i65x4 8 19 18 9;
#29@52i50l86f1h1x3 6 20 8;
#65@53i51x4 8 21 20 9;
#19@54i52x3 6 22 21;
#28@55i66x4 8 23 10 22;
#65@56i67x4 8 24 23 9;
#28@57i42x4 8 25 10 21;
#65@58i49x4 8 26 25 9;
#2@59i43x2 4 27;
#29@60i45l86f1h1x3 6 28 1;
#29@61i44l86f1h1x3 6 29 3;
#28@62i46x4 8 30 28 29;
#65@63i47x4 8 31 30 27;
#65@64i48x4 8 32 31 27;
<7
<1
>1
>2
69
0:67:zi_property_logic_ins_latency_checking[2].ins_latency_test_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:5:clear
3:3:clk
4:6:enable
5:9:IF.InstrD
6:11:zi_rtld_576
7:11:zi_rtld_577
8:11:zi_rtld_578
9:11:zi_rtld_n69
10:12:zi_rtld_n110
11:12:zi_rtld_n111
12:12:zi_rtld_n112
13:12:zi_rtld_n113
14:12:zi_rtld_n114
15:12:zi_rtld_n115
16:12:zi_rtld_n116
17:12:zi_rtld_n117
18:12:zi_rtld_n118
19:12:zi_rtld_n119
20:12:zi_rtld_n120
21:12:zi_rtld_n121
22:12:zi_rtld_n122
23:12:zi_rtld_n123
24:12:zi_rtld_n124
25:12:zi_rtld_n125
26:12:zi_rtld_n126
27:12:zi_rtld_n127
28:12:zi_rtld_n128
29:12:zi_rtld_n129
30:12:zi_rtld_n130
31:12:zi_rtld_n131
32:12:zi_rtld_n132
33:12:zi_rtld_n133
34:12:zi_rtld_n134
35:12:zi_rtld_n135
36:55:ins_latency_checking[2].ins_latency_test.__aim_pv_fire6
37:54:ins_latency_checking[2].ins_latency_test.__aim_pv_fsm0
38:54:ins_latency_checking[2].ins_latency_test.__aim_pv_fsm3
39:54:ins_latency_checking[2].ins_latency_test.__aim_pv_fsm4
40:54:ins_latency_checking[2].ins_latency_test.__aim_pv_nv10
41:54:ins_latency_checking[2].ins_latency_test.__aim_pv_nvs7
42:13:zi_rtld_i61_4
43:13:zi_rtld_i61_7
44:14:zi_rtld_i61_39
45:14:zi_rtld_i61_64
46:14:zi_rtld_i109_1
47:15:zi_rtld_i110_38
48:14:zi_rtld_i112_2
49:12:zi_rtld_i113
50:12:zi_rtld_i114
51:15:zi_rtld_i115_37
52:15:zi_rtld_i116_38
53:15:zi_rtld_i117_37
54:15:zi_rtld_i118_38
55:15:zi_rtld_i120_38
56:12:zi_rtld_i122
57:15:zi_rtld_i123_38
58:15:zi_rtld_i124_27
59:15:zi_rtld_i125_37
60:15:zi_rtld_i126_38
61:15:zi_rtld_i128_37
62:15:zi_rtld_i129_38
63:14:zi_rtld_i131_1
64:12:zi_rtld_i132
65:12:zi_rtld_i133
66:15:zi_rtld_i134_37
67:15:zi_rtld_i135_38
68:15:zi_rtld_i136_38
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:5:1 7 0
2:6:1 23 0
3:6:1 31 0
4:2:0 
<3
>4
#89;
<4
>5
b34@2l27f1knmit0;
@3l25f1knmit0;
@4l28f1knmit0;
@5l303f1knh1t1;
@6t2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
<5
>6
b4@4x3t4;
@5h1x4t1;
@2x1t4;
@3x2t4;
<6
>7
c33
#62@36i44l86f1x9 19 0 0 26 0 2 0 0 28;
#62@37i41l86f1x7 15 12 5 2 0 0 28;
#62@38i42l86f1x9 19 11 0 20 0 2 0 0 28;
#62@39i43l86f1x9 19 10 0 21 0 2 0 0 28;
#62@40i40l86f1x9 19 0 0 34 0 2 0 0 28;
#62@41i39l86f1x9 19 0 0 28 0 2 0 0 28;
#81@42i53x2 4 7;
#84@43i51x2 4 5;
#86@44i54x4 8 8 6 7;
#85@45i52x3 7 6 10;
#2@46i62x2 4 9;
#65@47i64x4 8 13 12 9;
#70@48i61x2 4 14;
#29@49i71l86f1h1x3 6 15 1;
#29@50i58l86f1h1x3 6 16 3;
#28@51i59x4 8 17 15 16;
#65@52i60x4 8 18 17 9;
#28@53i65x4 8 19 12 18;
#65@54i66x4 8 20 19 9;
#65@55i67x4 8 21 11 9;
#29@56i55l86f1h1x3 6 22 8;
#65@57i56x4 8 23 22 9;
#19@58i57x3 6 24 23;
#28@59i69x4 8 25 10 24;
#65@60i70x4 8 26 25 9;
#28@61i46x4 8 27 10 23;
#65@62i45x4 8 28 27 9;
#2@63i63x2 4 29;
#29@64i48l86f1h1x3 6 30 1;
#29@65i47l86f1h1x3 6 31 3;
#28@66i49x4 8 32 30 31;
#65@67i68x4 8 33 32 29;
#65@68i50x4 8 34 33 29;
<7
<1
>1
>2
13
0:36:zi_property_logic_ovl_check_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:12:zi_rtld_n141
4:12:zi_rtld_n142
5:12:zi_rtld_n143
6:12:zi_rtld_n144
7:24:ovl_check.__aim_pv_fire0
8:23:ovl_check.__aim_pv_nvs1
9:14:zi_rtld_i143_1
10:14:zi_rtld_i144_2
11:15:zi_rtld_i145_38
12:15:zi_rtld_i147_38
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:2:0 
<3
>4
#90;
<4
>5
b5@2l25f1knmit0;
@3t1;
@4t1;
@5t1;
@6t1;
<5
>6
b1@2x1t1;
<6
>7
c6
#62@7i8l96f1x9 19 0 0 4 0 1 6 0 24;
#62@8i7l96f1x9 19 0 0 5 0 1 6 0 24;
#2@9i12x2 4 2;
#70@10i10x2 4 3;
#65@11i11x3 7 4 10;
#65@12i9x4 8 5 2 2;
<7
<1
>1
>2
29
0:61:zi_property_logic_latency_checking[0].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n145
7:12:zi_rtld_n146
8:12:zi_rtld_n147
9:12:zi_rtld_n148
10:12:zi_rtld_n149
11:12:zi_rtld_n150
12:12:zi_rtld_n151
13:12:zi_rtld_n152
14:12:zi_rtld_n153
15:12:zi_rtld_n154
16:12:zi_rtld_n155
17:49:latency_checking[0].valid_latency0.__aim_pv_fire3
18:14:zi_rtld_i149_1
19:15:zi_rtld_i150_30
20:12:zi_rtld_i151
21:15:zi_rtld_i152_38
22:12:zi_rtld_i153
23:15:zi_rtld_i154_27
24:12:zi_rtld_i155
25:15:zi_rtld_i156_37
26:15:zi_rtld_i157_38
27:15:zi_rtld_i158_37
28:15:zi_rtld_i159_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#91;
<4
>5
b15@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
<5
>6
b4@4x3t2;
@5x4t2;
@3x2t2;
@2x1t3;
<6
>7
c12
#62@17i20l101f1x9 19 0 0 15 0 3 0 0 28;
#2@18i26x2 4 5;
#48@19i27x3 6 7 1;
#29@20i28l101f1h1x3 6 6 7;
#65@21i29x4 8 8 6 5;
#29@22i22l101f1h1x3 6 9 2;
#19@23i23x3 6 10 9;
#29@24i21l101f1h1x3 6 11 4;
#28@25i24x4 8 12 10 11;
#65@26i25x4 8 13 12 5;
#28@27i30x4 8 14 8 13;
#65@28i31x4 8 15 14 5;
<7
<1
>1
>2
41
0:61:zi_property_logic_latency_checking[1].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n156
8:12:zi_rtld_n157
9:12:zi_rtld_n158
10:12:zi_rtld_n159
11:12:zi_rtld_n160
12:12:zi_rtld_n161
13:12:zi_rtld_n162
14:12:zi_rtld_n163
15:12:zi_rtld_n164
16:12:zi_rtld_n165
17:12:zi_rtld_n166
18:12:zi_rtld_n167
19:12:zi_rtld_n168
20:12:zi_rtld_n169
21:12:zi_rtld_n170
22:12:zi_rtld_n171
23:49:latency_checking[1].valid_latency0.__aim_pv_fire5
24:48:latency_checking[1].valid_latency0.__aim_pv_fsm0
25:48:latency_checking[1].valid_latency0.__aim_pv_fsm3
26:15:zi_rtld_i150_30
27:14:zi_rtld_i161_1
28:15:zi_rtld_i162_38
29:14:zi_rtld_i164_2
30:12:zi_rtld_i165
31:15:zi_rtld_i166_27
32:12:zi_rtld_i167
33:15:zi_rtld_i168_37
34:15:zi_rtld_i169_38
35:15:zi_rtld_i170_37
36:15:zi_rtld_i171_38
37:12:zi_rtld_i173
38:15:zi_rtld_i174_38
39:15:zi_rtld_i175_37
40:15:zi_rtld_i176_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#92;
<4
>5
b21@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c18
#62@23i28l101f1x9 19 0 0 21 0 3 0 0 28;
#62@24i27l101f1x7 15 8 5 3 0 0 28;
#62@25i26l101f1x9 19 7 0 17 0 3 0 0 28;
#48@26i29x3 6 5 1;
#2@27i37x2 4 6;
#65@28i38x4 8 9 8 6;
#70@29i43x2 4 10;
#29@30i33l101f1h1x3 6 11 2;
#19@31i34x3 6 12 11;
#29@32i32l101f1h1x3 6 13 4;
#28@33i35x4 8 14 12 13;
#65@34i36x4 8 15 14 6;
#28@35i39x4 8 16 8 15;
#65@36i40x4 8 17 16 6;
#29@37i30l101f1h1x3 6 18 5;
#65@38i31x4 8 19 18 6;
#28@39i41x4 8 20 7 19;
#65@40i42x4 8 21 20 6;
<7
<1
>1
>2
45
0:61:zi_property_logic_latency_checking[2].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n172
8:12:zi_rtld_n173
9:12:zi_rtld_n174
10:12:zi_rtld_n175
11:12:zi_rtld_n176
12:12:zi_rtld_n177
13:12:zi_rtld_n178
14:12:zi_rtld_n179
15:12:zi_rtld_n180
16:12:zi_rtld_n181
17:12:zi_rtld_n182
18:12:zi_rtld_n183
19:12:zi_rtld_n184
20:12:zi_rtld_n185
21:12:zi_rtld_n186
22:12:zi_rtld_n187
23:12:zi_rtld_n188
24:12:zi_rtld_n189
25:49:latency_checking[2].valid_latency0.__aim_pv_fire6
26:48:latency_checking[2].valid_latency0.__aim_pv_fsm0
27:48:latency_checking[2].valid_latency0.__aim_pv_fsm3
28:48:latency_checking[2].valid_latency0.__aim_pv_fsm4
29:15:zi_rtld_i150_30
30:14:zi_rtld_i178_1
31:15:zi_rtld_i179_38
32:14:zi_rtld_i181_2
33:12:zi_rtld_i182
34:15:zi_rtld_i183_27
35:12:zi_rtld_i184
36:15:zi_rtld_i185_37
37:15:zi_rtld_i186_38
38:15:zi_rtld_i187_37
39:15:zi_rtld_i188_38
40:15:zi_rtld_i190_38
41:12:zi_rtld_i192
42:15:zi_rtld_i193_38
43:15:zi_rtld_i194_37
44:15:zi_rtld_i195_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#93;
<4
>5
b23@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c20
#62@25i31l101f1x9 19 0 0 23 0 3 0 0 28;
#62@26i28l101f1x7 15 9 5 3 0 0 28;
#62@27i29l101f1x9 19 8 0 18 0 3 0 0 28;
#62@28i30l101f1x9 19 7 0 19 0 3 0 0 28;
#48@29i45x3 6 5 1;
#2@30i40x2 4 6;
#65@31i43x4 8 10 9 6;
#70@32i39x2 4 11;
#29@33i35l101f1h1x3 6 12 2;
#19@34i36x3 6 13 12;
#29@35i34l101f1h1x3 6 14 4;
#28@36i37x4 8 15 13 14;
#65@37i38x4 8 16 15 6;
#28@38i41x4 8 17 9 16;
#65@39i42x4 8 18 17 6;
#65@40i44x4 8 19 8 6;
#29@41i32l101f1h1x3 6 20 5;
#65@42i33x4 8 21 20 6;
#28@43i46x4 8 22 7 21;
#65@44i47x4 8 23 22 6;
<7
<1
>1
>2
49
0:61:zi_property_logic_latency_checking[3].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n190
8:12:zi_rtld_n191
9:12:zi_rtld_n192
10:12:zi_rtld_n193
11:12:zi_rtld_n194
12:12:zi_rtld_n195
13:12:zi_rtld_n196
14:12:zi_rtld_n197
15:12:zi_rtld_n198
16:12:zi_rtld_n199
17:12:zi_rtld_n200
18:12:zi_rtld_n201
19:12:zi_rtld_n202
20:12:zi_rtld_n203
21:12:zi_rtld_n204
22:12:zi_rtld_n205
23:12:zi_rtld_n206
24:12:zi_rtld_n207
25:12:zi_rtld_n208
26:12:zi_rtld_n209
27:49:latency_checking[3].valid_latency0.__aim_pv_fire7
28:48:latency_checking[3].valid_latency0.__aim_pv_fsm0
29:48:latency_checking[3].valid_latency0.__aim_pv_fsm3
30:48:latency_checking[3].valid_latency0.__aim_pv_fsm4
31:48:latency_checking[3].valid_latency0.__aim_pv_fsm5
32:15:zi_rtld_i150_30
33:14:zi_rtld_i197_1
34:15:zi_rtld_i198_38
35:14:zi_rtld_i200_2
36:12:zi_rtld_i201
37:15:zi_rtld_i202_27
38:12:zi_rtld_i203
39:15:zi_rtld_i204_37
40:15:zi_rtld_i205_38
41:15:zi_rtld_i206_37
42:15:zi_rtld_i207_38
43:15:zi_rtld_i209_38
44:15:zi_rtld_i211_38
45:12:zi_rtld_i213
46:15:zi_rtld_i214_38
47:15:zi_rtld_i215_37
48:15:zi_rtld_i216_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#94;
<4
>5
b25@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c22
#62@27i34l101f1x9 19 0 0 25 0 3 0 0 28;
#62@28i30l101f1x7 15 10 5 3 0 0 28;
#62@29i31l101f1x9 19 9 0 19 0 3 0 0 28;
#62@30i32l101f1x9 19 8 0 20 0 3 0 0 28;
#62@31i33l101f1x9 19 7 0 21 0 3 0 0 28;
#48@32i44x3 6 5 1;
#2@33i41x2 4 6;
#65@34i42x4 8 11 10 6;
#70@35i40x2 4 12;
#29@36i46l101f1h1x3 6 13 2;
#19@37i38x3 6 14 13;
#29@38i37l101f1h1x3 6 15 4;
#28@39i51x4 8 16 14 15;
#65@40i39x4 8 17 16 6;
#28@41i43x4 8 18 10 17;
#65@42i45x4 8 19 18 6;
#65@43i47x4 8 20 9 6;
#65@44i48x4 8 21 8 6;
#29@45i35l101f1h1x3 6 22 5;
#65@46i36x4 8 23 22 6;
#28@47i49x4 8 24 7 23;
#65@48i50x4 8 25 24 6;
<7
<1
>1
>2
53
0:61:zi_property_logic_latency_checking[4].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n210
8:12:zi_rtld_n211
9:12:zi_rtld_n212
10:12:zi_rtld_n213
11:12:zi_rtld_n214
12:12:zi_rtld_n215
13:12:zi_rtld_n216
14:12:zi_rtld_n217
15:12:zi_rtld_n218
16:12:zi_rtld_n219
17:12:zi_rtld_n220
18:12:zi_rtld_n221
19:12:zi_rtld_n222
20:12:zi_rtld_n223
21:12:zi_rtld_n224
22:12:zi_rtld_n225
23:12:zi_rtld_n226
24:12:zi_rtld_n227
25:12:zi_rtld_n228
26:12:zi_rtld_n229
27:12:zi_rtld_n230
28:12:zi_rtld_n231
29:49:latency_checking[4].valid_latency0.__aim_pv_fire8
30:48:latency_checking[4].valid_latency0.__aim_pv_fsm0
31:48:latency_checking[4].valid_latency0.__aim_pv_fsm3
32:48:latency_checking[4].valid_latency0.__aim_pv_fsm4
33:48:latency_checking[4].valid_latency0.__aim_pv_fsm5
34:48:latency_checking[4].valid_latency0.__aim_pv_fsm6
35:15:zi_rtld_i150_30
36:14:zi_rtld_i218_1
37:15:zi_rtld_i219_38
38:14:zi_rtld_i221_2
39:12:zi_rtld_i222
40:15:zi_rtld_i223_27
41:12:zi_rtld_i224
42:15:zi_rtld_i225_37
43:15:zi_rtld_i226_38
44:15:zi_rtld_i227_37
45:15:zi_rtld_i228_38
46:15:zi_rtld_i230_38
47:15:zi_rtld_i232_38
48:15:zi_rtld_i234_38
49:12:zi_rtld_i236
50:15:zi_rtld_i237_38
51:15:zi_rtld_i238_37
52:15:zi_rtld_i239_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#95;
<4
>5
b27@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c24
#62@29i37l101f1x9 19 0 0 27 0 3 0 0 28;
#62@30i32l101f1x7 15 11 5 3 0 0 28;
#62@31i33l101f1x9 19 10 0 20 0 3 0 0 28;
#62@32i34l101f1x9 19 9 0 21 0 3 0 0 28;
#62@33i35l101f1x9 19 8 0 22 0 3 0 0 28;
#62@34i36l101f1x9 19 7 0 23 0 3 0 0 28;
#48@35i38x3 6 5 1;
#2@36i44x2 4 6;
#65@37i45x4 8 12 11 6;
#70@38i43x2 4 13;
#29@39i41l101f1h1x3 6 14 2;
#19@40i53x3 6 15 14;
#29@41i40l101f1h1x3 6 16 4;
#28@42i48x4 8 17 15 16;
#65@43i42x4 8 18 17 6;
#28@44i46x4 8 19 11 18;
#65@45i47x4 8 20 19 6;
#65@46i49x4 8 21 10 6;
#65@47i51x4 8 22 9 6;
#65@48i52x4 8 23 8 6;
#29@49i50l101f1h1x3 6 24 5;
#65@50i39x4 8 25 24 6;
#28@51i54x4 8 26 7 25;
#65@52i55x4 8 27 26 6;
<7
<1
>1
>2
57
0:61:zi_property_logic_latency_checking[5].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n232
8:12:zi_rtld_n233
9:12:zi_rtld_n234
10:12:zi_rtld_n235
11:12:zi_rtld_n236
12:12:zi_rtld_n237
13:12:zi_rtld_n238
14:12:zi_rtld_n239
15:12:zi_rtld_n240
16:12:zi_rtld_n241
17:12:zi_rtld_n242
18:12:zi_rtld_n243
19:12:zi_rtld_n244
20:12:zi_rtld_n245
21:12:zi_rtld_n246
22:12:zi_rtld_n247
23:12:zi_rtld_n248
24:12:zi_rtld_n249
25:12:zi_rtld_n250
26:12:zi_rtld_n251
27:12:zi_rtld_n252
28:12:zi_rtld_n253
29:12:zi_rtld_n254
30:12:zi_rtld_n255
31:49:latency_checking[5].valid_latency0.__aim_pv_fire9
32:48:latency_checking[5].valid_latency0.__aim_pv_fsm0
33:48:latency_checking[5].valid_latency0.__aim_pv_fsm3
34:48:latency_checking[5].valid_latency0.__aim_pv_fsm4
35:48:latency_checking[5].valid_latency0.__aim_pv_fsm5
36:48:latency_checking[5].valid_latency0.__aim_pv_fsm6
37:48:latency_checking[5].valid_latency0.__aim_pv_fsm7
38:15:zi_rtld_i150_30
39:14:zi_rtld_i241_1
40:15:zi_rtld_i242_38
41:14:zi_rtld_i244_2
42:12:zi_rtld_i245
43:15:zi_rtld_i246_27
44:12:zi_rtld_i247
45:15:zi_rtld_i248_37
46:15:zi_rtld_i249_38
47:15:zi_rtld_i250_37
48:15:zi_rtld_i251_38
49:15:zi_rtld_i253_38
50:15:zi_rtld_i255_38
51:15:zi_rtld_i257_38
52:15:zi_rtld_i259_38
53:12:zi_rtld_i261
54:15:zi_rtld_i262_38
55:15:zi_rtld_i263_37
56:15:zi_rtld_i264_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#96;
<4
>5
b29@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c26
#62@31i40l101f1x9 19 0 0 29 0 3 0 0 28;
#62@32i34l101f1x7 15 12 5 3 0 0 28;
#62@33i36l101f1x9 19 11 0 21 0 3 0 0 28;
#62@34i35l101f1x9 19 10 0 22 0 3 0 0 28;
#62@35i37l101f1x9 19 9 0 23 0 3 0 0 28;
#62@36i38l101f1x9 19 8 0 24 0 3 0 0 28;
#62@37i39l101f1x9 19 7 0 25 0 3 0 0 28;
#48@38i48x3 6 5 1;
#2@39i49x2 4 6;
#65@40i50x4 8 13 12 6;
#70@41i47x2 4 14;
#29@42i44l101f1h1x3 6 15 2;
#19@43i51x3 6 16 15;
#29@44i43l101f1h1x3 6 17 4;
#28@45i45x4 8 18 16 17;
#65@46i46x4 8 19 18 6;
#28@47i56x4 8 20 12 19;
#65@48i52x4 8 21 20 6;
#65@49i53x4 8 22 11 6;
#65@50i54x4 8 23 10 6;
#65@51i55x4 8 24 9 6;
#65@52i57x4 8 25 8 6;
#29@53i41l101f1h1x3 6 26 5;
#65@54i42x4 8 27 26 6;
#28@55i58x4 8 28 7 27;
#65@56i59x4 8 29 28 6;
<7
<1
>1
>2
61
0:61:zi_property_logic_latency_checking[6].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n256
8:12:zi_rtld_n257
9:12:zi_rtld_n258
10:12:zi_rtld_n259
11:12:zi_rtld_n260
12:12:zi_rtld_n261
13:12:zi_rtld_n262
14:12:zi_rtld_n263
15:12:zi_rtld_n264
16:12:zi_rtld_n265
17:12:zi_rtld_n266
18:12:zi_rtld_n267
19:12:zi_rtld_n268
20:12:zi_rtld_n269
21:12:zi_rtld_n270
22:12:zi_rtld_n271
23:12:zi_rtld_n272
24:12:zi_rtld_n273
25:12:zi_rtld_n274
26:12:zi_rtld_n275
27:12:zi_rtld_n276
28:12:zi_rtld_n277
29:12:zi_rtld_n278
30:12:zi_rtld_n279
31:12:zi_rtld_n280
32:12:zi_rtld_n281
33:50:latency_checking[6].valid_latency0.__aim_pv_fire10
34:48:latency_checking[6].valid_latency0.__aim_pv_fsm0
35:48:latency_checking[6].valid_latency0.__aim_pv_fsm3
36:48:latency_checking[6].valid_latency0.__aim_pv_fsm4
37:48:latency_checking[6].valid_latency0.__aim_pv_fsm5
38:48:latency_checking[6].valid_latency0.__aim_pv_fsm6
39:48:latency_checking[6].valid_latency0.__aim_pv_fsm7
40:48:latency_checking[6].valid_latency0.__aim_pv_fsm8
41:15:zi_rtld_i150_30
42:14:zi_rtld_i266_1
43:15:zi_rtld_i267_38
44:14:zi_rtld_i269_2
45:12:zi_rtld_i270
46:15:zi_rtld_i271_27
47:12:zi_rtld_i272
48:15:zi_rtld_i273_37
49:15:zi_rtld_i274_38
50:15:zi_rtld_i275_37
51:15:zi_rtld_i276_38
52:15:zi_rtld_i278_38
53:15:zi_rtld_i280_38
54:15:zi_rtld_i282_38
55:15:zi_rtld_i284_38
56:15:zi_rtld_i286_38
57:12:zi_rtld_i288
58:15:zi_rtld_i289_38
59:15:zi_rtld_i290_37
60:15:zi_rtld_i291_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#97;
<4
>5
b31@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c28
#62@33i43l101f1x9 19 0 0 31 0 3 0 0 28;
#62@34i37l101f1x7 15 13 5 3 0 0 28;
#62@35i36l101f1x9 19 12 0 22 0 3 0 0 28;
#62@36i38l101f1x9 19 11 0 23 0 3 0 0 28;
#62@37i41l101f1x9 19 10 0 24 0 3 0 0 28;
#62@38i39l101f1x9 19 9 0 25 0 3 0 0 28;
#62@39i40l101f1x9 19 8 0 26 0 3 0 0 28;
#62@40i42l101f1x9 19 7 0 27 0 3 0 0 28;
#48@41i44x3 6 5 1;
#2@42i52x2 4 6;
#65@43i53x4 8 14 13 6;
#70@44i51x2 4 15;
#29@45i48l101f1h1x3 6 16 2;
#19@46i49x3 6 17 16;
#29@47i47l101f1h1x3 6 18 4;
#28@48i63x4 8 19 17 18;
#65@49i50x4 8 20 19 6;
#28@50i54x4 8 21 13 20;
#65@51i55x4 8 22 21 6;
#65@52i56x4 8 23 12 6;
#65@53i57x4 8 24 11 6;
#65@54i58x4 8 25 10 6;
#65@55i59x4 8 26 9 6;
#65@56i60x4 8 27 8 6;
#29@57i45l101f1h1x3 6 28 5;
#65@58i46x4 8 29 28 6;
#28@59i61x4 8 30 7 29;
#65@60i62x4 8 31 30 6;
<7
<1
>1
>2
65
0:61:zi_property_logic_latency_checking[7].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n282
8:12:zi_rtld_n283
9:12:zi_rtld_n284
10:12:zi_rtld_n285
11:12:zi_rtld_n286
12:12:zi_rtld_n287
13:12:zi_rtld_n288
14:12:zi_rtld_n289
15:12:zi_rtld_n290
16:12:zi_rtld_n291
17:12:zi_rtld_n292
18:12:zi_rtld_n293
19:12:zi_rtld_n294
20:12:zi_rtld_n295
21:12:zi_rtld_n296
22:12:zi_rtld_n297
23:12:zi_rtld_n298
24:12:zi_rtld_n299
25:12:zi_rtld_n300
26:12:zi_rtld_n301
27:12:zi_rtld_n302
28:12:zi_rtld_n303
29:12:zi_rtld_n304
30:12:zi_rtld_n305
31:12:zi_rtld_n306
32:12:zi_rtld_n307
33:12:zi_rtld_n308
34:12:zi_rtld_n309
35:50:latency_checking[7].valid_latency0.__aim_pv_fire11
36:48:latency_checking[7].valid_latency0.__aim_pv_fsm0
37:48:latency_checking[7].valid_latency0.__aim_pv_fsm3
38:48:latency_checking[7].valid_latency0.__aim_pv_fsm4
39:48:latency_checking[7].valid_latency0.__aim_pv_fsm5
40:48:latency_checking[7].valid_latency0.__aim_pv_fsm6
41:48:latency_checking[7].valid_latency0.__aim_pv_fsm7
42:48:latency_checking[7].valid_latency0.__aim_pv_fsm8
43:48:latency_checking[7].valid_latency0.__aim_pv_fsm9
44:15:zi_rtld_i150_30
45:14:zi_rtld_i293_1
46:15:zi_rtld_i294_38
47:14:zi_rtld_i296_2
48:12:zi_rtld_i297
49:15:zi_rtld_i298_27
50:12:zi_rtld_i299
51:15:zi_rtld_i300_37
52:15:zi_rtld_i301_38
53:15:zi_rtld_i302_37
54:15:zi_rtld_i303_38
55:15:zi_rtld_i305_38
56:15:zi_rtld_i307_38
57:15:zi_rtld_i309_38
58:15:zi_rtld_i311_38
59:15:zi_rtld_i313_38
60:15:zi_rtld_i315_38
61:12:zi_rtld_i317
62:15:zi_rtld_i318_38
63:15:zi_rtld_i319_37
64:15:zi_rtld_i320_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#98;
<4
>5
b33@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c30
#62@35i46l101f1x9 19 0 0 33 0 3 0 0 28;
#62@36i38l101f1x7 15 14 5 3 0 0 28;
#62@37i39l101f1x9 19 13 0 23 0 3 0 0 28;
#62@38i40l101f1x9 19 12 0 24 0 3 0 0 28;
#62@39i41l101f1x9 19 11 0 25 0 3 0 0 28;
#62@40i42l101f1x9 19 10 0 26 0 3 0 0 28;
#62@41i43l101f1x9 19 9 0 27 0 3 0 0 28;
#62@42i44l101f1x9 19 8 0 28 0 3 0 0 28;
#62@43i45l101f1x9 19 7 0 29 0 3 0 0 28;
#48@44i47x3 6 5 1;
#2@45i55x2 4 6;
#65@46i56x4 8 15 14 6;
#70@47i54x2 4 16;
#29@48i64l101f1h1x3 6 17 2;
#19@49i51x3 6 18 17;
#29@50i50l101f1h1x3 6 19 4;
#28@51i52x4 8 20 18 19;
#65@52i53x4 8 21 20 6;
#28@53i57x4 8 22 14 21;
#65@54i60x4 8 23 22 6;
#65@55i58x4 8 24 13 6;
#65@56i59x4 8 25 12 6;
#65@57i61x4 8 26 11 6;
#65@58i62x4 8 27 10 6;
#65@59i63x4 8 28 9 6;
#65@60i65x4 8 29 8 6;
#29@61i48l101f1h1x3 6 30 5;
#65@62i49x4 8 31 30 6;
#28@63i66x4 8 32 7 31;
#65@64i67x4 8 33 32 6;
<7
<1
>1
>2
69
0:61:zi_property_logic_latency_checking[8].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n310
8:12:zi_rtld_n311
9:12:zi_rtld_n312
10:12:zi_rtld_n313
11:12:zi_rtld_n314
12:12:zi_rtld_n315
13:12:zi_rtld_n316
14:12:zi_rtld_n317
15:12:zi_rtld_n318
16:12:zi_rtld_n319
17:12:zi_rtld_n320
18:12:zi_rtld_n321
19:12:zi_rtld_n322
20:12:zi_rtld_n323
21:12:zi_rtld_n324
22:12:zi_rtld_n325
23:12:zi_rtld_n326
24:12:zi_rtld_n327
25:12:zi_rtld_n328
26:12:zi_rtld_n329
27:12:zi_rtld_n330
28:12:zi_rtld_n331
29:12:zi_rtld_n332
30:12:zi_rtld_n333
31:12:zi_rtld_n334
32:12:zi_rtld_n335
33:12:zi_rtld_n336
34:12:zi_rtld_n337
35:12:zi_rtld_n338
36:12:zi_rtld_n339
37:50:latency_checking[8].valid_latency0.__aim_pv_fire12
38:48:latency_checking[8].valid_latency0.__aim_pv_fsm0
39:48:latency_checking[8].valid_latency0.__aim_pv_fsm3
40:48:latency_checking[8].valid_latency0.__aim_pv_fsm4
41:48:latency_checking[8].valid_latency0.__aim_pv_fsm5
42:48:latency_checking[8].valid_latency0.__aim_pv_fsm6
43:48:latency_checking[8].valid_latency0.__aim_pv_fsm7
44:48:latency_checking[8].valid_latency0.__aim_pv_fsm8
45:48:latency_checking[8].valid_latency0.__aim_pv_fsm9
46:49:latency_checking[8].valid_latency0.__aim_pv_fsm10
47:15:zi_rtld_i150_30
48:14:zi_rtld_i322_1
49:15:zi_rtld_i323_38
50:14:zi_rtld_i325_2
51:12:zi_rtld_i326
52:15:zi_rtld_i327_27
53:12:zi_rtld_i328
54:15:zi_rtld_i329_37
55:15:zi_rtld_i330_38
56:15:zi_rtld_i331_37
57:15:zi_rtld_i332_38
58:15:zi_rtld_i334_38
59:15:zi_rtld_i336_38
60:15:zi_rtld_i338_38
61:15:zi_rtld_i340_38
62:15:zi_rtld_i342_38
63:15:zi_rtld_i344_38
64:15:zi_rtld_i346_38
65:12:zi_rtld_i348
66:15:zi_rtld_i349_38
67:15:zi_rtld_i350_37
68:15:zi_rtld_i351_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#99;
<4
>5
b35@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c32
#62@37i49l101f1x9 19 0 0 35 0 3 0 0 28;
#62@38i40l101f1x7 15 15 5 3 0 0 28;
#62@39i48l101f1x9 19 14 0 24 0 3 0 0 28;
#62@40i42l101f1x9 19 13 0 25 0 3 0 0 28;
#62@41i41l101f1x9 19 12 0 26 0 3 0 0 28;
#62@42i43l101f1x9 19 11 0 27 0 3 0 0 28;
#62@43i44l101f1x9 19 10 0 28 0 3 0 0 28;
#62@44i45l101f1x9 19 9 0 29 0 3 0 0 28;
#62@45i46l101f1x9 19 8 0 30 0 3 0 0 28;
#62@46i47l101f1x9 19 7 0 31 0 3 0 0 28;
#48@47i52x3 6 5 1;
#2@48i57x2 4 6;
#65@49i58x4 8 16 15 6;
#70@50i63x2 4 17;
#29@51i53l101f1h1x3 6 18 2;
#19@52i54x3 6 19 18;
#29@53i51l101f1h1x3 6 20 4;
#28@54i55x4 8 21 19 20;
#65@55i56x4 8 22 21 6;
#28@56i59x4 8 23 15 22;
#65@57i60x4 8 24 23 6;
#65@58i71x4 8 25 14 6;
#65@59i61x4 8 26 13 6;
#65@60i62x4 8 27 12 6;
#65@61i64x4 8 28 11 6;
#65@62i65x4 8 29 10 6;
#65@63i66x4 8 30 9 6;
#65@64i67x4 8 31 8 6;
#29@65i69l101f1h1x3 6 32 5;
#65@66i50x4 8 33 32 6;
#28@67i68x4 8 34 7 33;
#65@68i70x4 8 35 34 6;
<7
<1
>1
>2
73
0:61:zi_property_logic_latency_checking[9].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n340
8:12:zi_rtld_n341
9:12:zi_rtld_n342
10:12:zi_rtld_n343
11:12:zi_rtld_n344
12:12:zi_rtld_n345
13:12:zi_rtld_n346
14:12:zi_rtld_n347
15:12:zi_rtld_n348
16:12:zi_rtld_n349
17:12:zi_rtld_n350
18:12:zi_rtld_n351
19:12:zi_rtld_n352
20:12:zi_rtld_n353
21:12:zi_rtld_n354
22:12:zi_rtld_n355
23:12:zi_rtld_n356
24:12:zi_rtld_n357
25:12:zi_rtld_n358
26:12:zi_rtld_n359
27:12:zi_rtld_n360
28:12:zi_rtld_n361
29:12:zi_rtld_n362
30:12:zi_rtld_n363
31:12:zi_rtld_n364
32:12:zi_rtld_n365
33:12:zi_rtld_n366
34:12:zi_rtld_n367
35:12:zi_rtld_n368
36:12:zi_rtld_n369
37:12:zi_rtld_n370
38:12:zi_rtld_n371
39:50:latency_checking[9].valid_latency0.__aim_pv_fire13
40:48:latency_checking[9].valid_latency0.__aim_pv_fsm0
41:48:latency_checking[9].valid_latency0.__aim_pv_fsm3
42:48:latency_checking[9].valid_latency0.__aim_pv_fsm4
43:48:latency_checking[9].valid_latency0.__aim_pv_fsm5
44:48:latency_checking[9].valid_latency0.__aim_pv_fsm6
45:48:latency_checking[9].valid_latency0.__aim_pv_fsm7
46:48:latency_checking[9].valid_latency0.__aim_pv_fsm8
47:48:latency_checking[9].valid_latency0.__aim_pv_fsm9
48:49:latency_checking[9].valid_latency0.__aim_pv_fsm10
49:49:latency_checking[9].valid_latency0.__aim_pv_fsm11
50:15:zi_rtld_i150_30
51:14:zi_rtld_i353_1
52:15:zi_rtld_i354_38
53:14:zi_rtld_i356_2
54:12:zi_rtld_i357
55:15:zi_rtld_i358_27
56:12:zi_rtld_i359
57:15:zi_rtld_i360_37
58:15:zi_rtld_i361_38
59:15:zi_rtld_i362_37
60:15:zi_rtld_i363_38
61:15:zi_rtld_i365_38
62:15:zi_rtld_i367_38
63:15:zi_rtld_i369_38
64:15:zi_rtld_i371_38
65:15:zi_rtld_i373_38
66:15:zi_rtld_i375_38
67:15:zi_rtld_i377_38
68:15:zi_rtld_i379_38
69:12:zi_rtld_i381
70:15:zi_rtld_i382_38
71:15:zi_rtld_i383_37
72:15:zi_rtld_i384_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#100;
<4
>5
b37@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c34
#62@39i52l101f1x9 19 0 0 37 0 3 0 0 28;
#62@40i42l101f1x7 15 16 5 3 0 0 28;
#62@41i43l101f1x9 19 15 0 25 0 3 0 0 28;
#62@42i44l101f1x9 19 14 0 26 0 3 0 0 28;
#62@43i45l101f1x9 19 13 0 27 0 3 0 0 28;
#62@44i46l101f1x9 19 12 0 28 0 3 0 0 28;
#62@45i47l101f1x9 19 11 0 29 0 3 0 0 28;
#62@46i48l101f1x9 19 10 0 30 0 3 0 0 28;
#62@47i49l101f1x9 19 9 0 31 0 3 0 0 28;
#62@48i50l101f1x9 19 8 0 32 0 3 0 0 28;
#62@49i51l101f1x9 19 7 0 33 0 3 0 0 28;
#48@50i66x3 6 5 1;
#2@51i60x2 4 6;
#65@52i73x4 8 17 16 6;
#70@53i59x2 4 18;
#29@54i55l101f1h1x3 6 19 2;
#19@55i56x3 6 20 19;
#29@56i64l101f1h1x3 6 21 4;
#28@57i57x4 8 22 20 21;
#65@58i58x4 8 23 22 6;
#28@59i61x4 8 24 16 23;
#65@60i62x4 8 25 24 6;
#65@61i63x4 8 26 15 6;
#65@62i65x4 8 27 14 6;
#65@63i68x4 8 28 13 6;
#65@64i67x4 8 29 12 6;
#65@65i69x4 8 30 11 6;
#65@66i70x4 8 31 10 6;
#65@67i71x4 8 32 9 6;
#65@68i72x4 8 33 8 6;
#29@69i53l101f1h1x3 6 34 5;
#65@70i54x4 8 35 34 6;
#28@71i74x4 8 36 7 35;
#65@72i75x4 8 37 36 6;
<7
<1
>1
>2
77
0:62:zi_property_logic_latency_checking[10].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n372
8:12:zi_rtld_n373
9:12:zi_rtld_n374
10:12:zi_rtld_n375
11:12:zi_rtld_n376
12:12:zi_rtld_n377
13:12:zi_rtld_n378
14:12:zi_rtld_n379
15:12:zi_rtld_n380
16:12:zi_rtld_n381
17:12:zi_rtld_n382
18:12:zi_rtld_n383
19:12:zi_rtld_n384
20:12:zi_rtld_n385
21:12:zi_rtld_n386
22:12:zi_rtld_n387
23:12:zi_rtld_n388
24:12:zi_rtld_n389
25:12:zi_rtld_n390
26:12:zi_rtld_n391
27:12:zi_rtld_n392
28:12:zi_rtld_n393
29:12:zi_rtld_n394
30:12:zi_rtld_n395
31:12:zi_rtld_n396
32:12:zi_rtld_n397
33:12:zi_rtld_n398
34:12:zi_rtld_n399
35:12:zi_rtld_n400
36:12:zi_rtld_n401
37:12:zi_rtld_n402
38:12:zi_rtld_n403
39:12:zi_rtld_n404
40:12:zi_rtld_n405
41:51:latency_checking[10].valid_latency0.__aim_pv_fire14
42:49:latency_checking[10].valid_latency0.__aim_pv_fsm0
43:49:latency_checking[10].valid_latency0.__aim_pv_fsm3
44:49:latency_checking[10].valid_latency0.__aim_pv_fsm4
45:49:latency_checking[10].valid_latency0.__aim_pv_fsm5
46:49:latency_checking[10].valid_latency0.__aim_pv_fsm6
47:49:latency_checking[10].valid_latency0.__aim_pv_fsm7
48:49:latency_checking[10].valid_latency0.__aim_pv_fsm8
49:49:latency_checking[10].valid_latency0.__aim_pv_fsm9
50:50:latency_checking[10].valid_latency0.__aim_pv_fsm10
51:50:latency_checking[10].valid_latency0.__aim_pv_fsm11
52:50:latency_checking[10].valid_latency0.__aim_pv_fsm12
53:15:zi_rtld_i150_30
54:14:zi_rtld_i386_1
55:15:zi_rtld_i387_38
56:14:zi_rtld_i389_2
57:12:zi_rtld_i390
58:15:zi_rtld_i391_27
59:12:zi_rtld_i392
60:15:zi_rtld_i393_37
61:15:zi_rtld_i394_38
62:15:zi_rtld_i395_37
63:15:zi_rtld_i396_38
64:15:zi_rtld_i398_38
65:15:zi_rtld_i400_38
66:15:zi_rtld_i402_38
67:15:zi_rtld_i404_38
68:15:zi_rtld_i406_38
69:15:zi_rtld_i408_38
70:15:zi_rtld_i410_38
71:15:zi_rtld_i412_38
72:15:zi_rtld_i414_38
73:12:zi_rtld_i416
74:15:zi_rtld_i417_38
75:15:zi_rtld_i418_37
76:15:zi_rtld_i419_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#101;
<4
>5
b39@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c36
#62@41i55l101f1x9 19 0 0 39 0 3 0 0 28;
#62@42i44l101f1x7 15 17 5 3 0 0 28;
#62@43i45l101f1x9 19 16 0 26 0 3 0 0 28;
#62@44i46l101f1x9 19 15 0 27 0 3 0 0 28;
#62@45i47l101f1x9 19 14 0 28 0 3 0 0 28;
#62@46i54l101f1x9 19 13 0 29 0 3 0 0 28;
#62@47i48l101f1x9 19 12 0 30 0 3 0 0 28;
#62@48i49l101f1x9 19 11 0 31 0 3 0 0 28;
#62@49i50l101f1x9 19 10 0 32 0 3 0 0 28;
#62@50i51l101f1x9 19 9 0 33 0 3 0 0 28;
#62@51i52l101f1x9 19 8 0 34 0 3 0 0 28;
#62@52i53l101f1x9 19 7 0 35 0 3 0 0 28;
#48@53i56x3 6 5 1;
#2@54i62x2 4 6;
#65@55i63x4 8 18 17 6;
#70@56i61x2 4 19;
#29@57i59l101f1h1x3 6 20 2;
#19@58i75x3 6 21 20;
#29@59i58l101f1h1x3 6 22 4;
#28@60i66x4 8 23 21 22;
#65@61i60x4 8 24 23 6;
#28@62i79x4 8 25 17 24;
#65@63i64x4 8 26 25 6;
#65@64i65x4 8 27 16 6;
#65@65i69x4 8 28 15 6;
#65@66i67x4 8 29 14 6;
#65@67i68x4 8 30 13 6;
#65@68i71x4 8 31 12 6;
#65@69i70x4 8 32 11 6;
#65@70i72x4 8 33 10 6;
#65@71i74x4 8 34 9 6;
#65@72i76x4 8 35 8 6;
#29@73i57l101f1h1x3 6 36 5;
#65@74i73x4 8 37 36 6;
#28@75i77x4 8 38 7 37;
#65@76i78x4 8 39 38 6;
<7
<1
>1
>2
81
0:62:zi_property_logic_latency_checking[11].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n406
8:12:zi_rtld_n407
9:12:zi_rtld_n408
10:12:zi_rtld_n409
11:12:zi_rtld_n410
12:12:zi_rtld_n411
13:12:zi_rtld_n412
14:12:zi_rtld_n413
15:12:zi_rtld_n414
16:12:zi_rtld_n415
17:12:zi_rtld_n416
18:12:zi_rtld_n417
19:12:zi_rtld_n418
20:12:zi_rtld_n419
21:12:zi_rtld_n420
22:12:zi_rtld_n421
23:12:zi_rtld_n422
24:12:zi_rtld_n423
25:12:zi_rtld_n424
26:12:zi_rtld_n425
27:12:zi_rtld_n426
28:12:zi_rtld_n427
29:12:zi_rtld_n428
30:12:zi_rtld_n429
31:12:zi_rtld_n430
32:12:zi_rtld_n431
33:12:zi_rtld_n432
34:12:zi_rtld_n433
35:12:zi_rtld_n434
36:12:zi_rtld_n435
37:12:zi_rtld_n436
38:12:zi_rtld_n437
39:12:zi_rtld_n438
40:12:zi_rtld_n439
41:12:zi_rtld_n440
42:12:zi_rtld_n441
43:51:latency_checking[11].valid_latency0.__aim_pv_fire15
44:49:latency_checking[11].valid_latency0.__aim_pv_fsm0
45:49:latency_checking[11].valid_latency0.__aim_pv_fsm3
46:49:latency_checking[11].valid_latency0.__aim_pv_fsm4
47:49:latency_checking[11].valid_latency0.__aim_pv_fsm5
48:49:latency_checking[11].valid_latency0.__aim_pv_fsm6
49:49:latency_checking[11].valid_latency0.__aim_pv_fsm7
50:49:latency_checking[11].valid_latency0.__aim_pv_fsm8
51:49:latency_checking[11].valid_latency0.__aim_pv_fsm9
52:50:latency_checking[11].valid_latency0.__aim_pv_fsm10
53:50:latency_checking[11].valid_latency0.__aim_pv_fsm11
54:50:latency_checking[11].valid_latency0.__aim_pv_fsm12
55:50:latency_checking[11].valid_latency0.__aim_pv_fsm13
56:15:zi_rtld_i150_30
57:14:zi_rtld_i421_1
58:15:zi_rtld_i422_38
59:14:zi_rtld_i424_2
60:12:zi_rtld_i425
61:15:zi_rtld_i426_27
62:12:zi_rtld_i427
63:15:zi_rtld_i428_37
64:15:zi_rtld_i429_38
65:15:zi_rtld_i430_37
66:15:zi_rtld_i431_38
67:15:zi_rtld_i433_38
68:15:zi_rtld_i435_38
69:15:zi_rtld_i437_38
70:15:zi_rtld_i439_38
71:15:zi_rtld_i441_38
72:15:zi_rtld_i443_38
73:15:zi_rtld_i445_38
74:15:zi_rtld_i447_38
75:15:zi_rtld_i449_38
76:15:zi_rtld_i451_38
77:12:zi_rtld_i453
78:15:zi_rtld_i454_38
79:15:zi_rtld_i455_37
80:15:zi_rtld_i456_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#102;
<4
>5
b41@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c38
#62@43i58l101f1x9 19 0 0 41 0 3 0 0 28;
#62@44i46l101f1x7 15 18 5 3 0 0 28;
#62@45i57l101f1x9 19 17 0 27 0 3 0 0 28;
#62@46i47l101f1x9 19 16 0 28 0 3 0 0 28;
#62@47i48l101f1x9 19 15 0 29 0 3 0 0 28;
#62@48i49l101f1x9 19 14 0 30 0 3 0 0 28;
#62@49i50l101f1x9 19 13 0 31 0 3 0 0 28;
#62@50i53l101f1x9 19 12 0 32 0 3 0 0 28;
#62@51i51l101f1x9 19 11 0 33 0 3 0 0 28;
#62@52i52l101f1x9 19 10 0 34 0 3 0 0 28;
#62@53i54l101f1x9 19 9 0 35 0 3 0 0 28;
#62@54i55l101f1x9 19 8 0 36 0 3 0 0 28;
#62@55i56l101f1x9 19 7 0 37 0 3 0 0 28;
#48@56i59x3 6 5 1;
#2@57i65x2 4 6;
#65@58i66x4 8 19 18 6;
#70@59i64x2 4 20;
#29@60i73l101f1h1x3 6 21 2;
#19@61i62x3 6 22 21;
#29@62i61l101f1h1x3 6 23 4;
#28@63i80x4 8 24 22 23;
#65@64i63x4 8 25 24 6;
#28@65i67x4 8 26 18 25;
#65@66i75x4 8 27 26 6;
#65@67i68x4 8 28 17 6;
#65@68i69x4 8 29 16 6;
#65@69i71x4 8 30 15 6;
#65@70i72x4 8 31 14 6;
#65@71i83x4 8 32 13 6;
#65@72i74x4 8 33 12 6;
#65@73i76x4 8 34 11 6;
#65@74i77x4 8 35 10 6;
#65@75i78x4 8 36 9 6;
#65@76i79x4 8 37 8 6;
#29@77i60l101f1h1x3 6 38 5;
#65@78i70x4 8 39 38 6;
#28@79i81x4 8 40 7 39;
#65@80i82x4 8 41 40 6;
<7
<1
>1
>2
85
0:62:zi_property_logic_latency_checking[12].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n442
8:12:zi_rtld_n443
9:12:zi_rtld_n444
10:12:zi_rtld_n445
11:12:zi_rtld_n446
12:12:zi_rtld_n447
13:12:zi_rtld_n448
14:12:zi_rtld_n449
15:12:zi_rtld_n450
16:12:zi_rtld_n451
17:12:zi_rtld_n452
18:12:zi_rtld_n453
19:12:zi_rtld_n454
20:12:zi_rtld_n455
21:12:zi_rtld_n456
22:12:zi_rtld_n457
23:12:zi_rtld_n458
24:12:zi_rtld_n459
25:12:zi_rtld_n460
26:12:zi_rtld_n461
27:12:zi_rtld_n462
28:12:zi_rtld_n463
29:12:zi_rtld_n464
30:12:zi_rtld_n465
31:12:zi_rtld_n466
32:12:zi_rtld_n467
33:12:zi_rtld_n468
34:12:zi_rtld_n469
35:12:zi_rtld_n470
36:12:zi_rtld_n471
37:12:zi_rtld_n472
38:12:zi_rtld_n473
39:12:zi_rtld_n474
40:12:zi_rtld_n475
41:12:zi_rtld_n476
42:12:zi_rtld_n477
43:12:zi_rtld_n478
44:12:zi_rtld_n479
45:51:latency_checking[12].valid_latency0.__aim_pv_fire16
46:49:latency_checking[12].valid_latency0.__aim_pv_fsm0
47:49:latency_checking[12].valid_latency0.__aim_pv_fsm3
48:49:latency_checking[12].valid_latency0.__aim_pv_fsm4
49:49:latency_checking[12].valid_latency0.__aim_pv_fsm5
50:49:latency_checking[12].valid_latency0.__aim_pv_fsm6
51:49:latency_checking[12].valid_latency0.__aim_pv_fsm7
52:49:latency_checking[12].valid_latency0.__aim_pv_fsm8
53:49:latency_checking[12].valid_latency0.__aim_pv_fsm9
54:50:latency_checking[12].valid_latency0.__aim_pv_fsm10
55:50:latency_checking[12].valid_latency0.__aim_pv_fsm11
56:50:latency_checking[12].valid_latency0.__aim_pv_fsm12
57:50:latency_checking[12].valid_latency0.__aim_pv_fsm13
58:50:latency_checking[12].valid_latency0.__aim_pv_fsm14
59:15:zi_rtld_i150_30
60:14:zi_rtld_i458_1
61:15:zi_rtld_i459_38
62:14:zi_rtld_i461_2
63:12:zi_rtld_i462
64:15:zi_rtld_i463_27
65:12:zi_rtld_i464
66:15:zi_rtld_i465_37
67:15:zi_rtld_i466_38
68:15:zi_rtld_i467_37
69:15:zi_rtld_i468_38
70:15:zi_rtld_i470_38
71:15:zi_rtld_i472_38
72:15:zi_rtld_i474_38
73:15:zi_rtld_i476_38
74:15:zi_rtld_i478_38
75:15:zi_rtld_i480_38
76:15:zi_rtld_i482_38
77:15:zi_rtld_i484_38
78:15:zi_rtld_i486_38
79:15:zi_rtld_i488_38
80:15:zi_rtld_i490_38
81:12:zi_rtld_i492
82:15:zi_rtld_i493_38
83:15:zi_rtld_i494_37
84:15:zi_rtld_i495_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#103;
<4
>5
b43@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c40
#62@45i61l101f1x9 19 0 0 43 0 3 0 0 28;
#62@46i48l101f1x7 15 19 5 3 0 0 28;
#62@47i56l101f1x9 19 18 0 28 0 3 0 0 28;
#62@48i49l101f1x9 19 17 0 29 0 3 0 0 28;
#62@49i50l101f1x9 19 16 0 30 0 3 0 0 28;
#62@50i51l101f1x9 19 15 0 31 0 3 0 0 28;
#62@51i52l101f1x9 19 14 0 32 0 3 0 0 28;
#62@52i53l101f1x9 19 13 0 33 0 3 0 0 28;
#62@53i54l101f1x9 19 12 0 34 0 3 0 0 28;
#62@54i55l101f1x9 19 11 0 35 0 3 0 0 28;
#62@55i57l101f1x9 19 10 0 36 0 3 0 0 28;
#62@56i58l101f1x9 19 9 0 37 0 3 0 0 28;
#62@57i59l101f1x9 19 8 0 38 0 3 0 0 28;
#62@58i60l101f1x9 19 7 0 39 0 3 0 0 28;
#48@59i62x3 6 5 1;
#2@60i80x2 4 6;
#65@61i78x4 8 20 19 6;
#70@62i69x2 4 21;
#29@63i76l101f1h1x3 6 22 2;
#19@64i71x3 6 23 22;
#29@65i64l101f1h1x3 6 24 4;
#28@66i74x4 8 25 23 24;
#65@67i65x4 8 26 25 6;
#28@68i66x4 8 27 19 26;
#65@69i67x4 8 28 27 6;
#65@70i68x4 8 29 18 6;
#65@71i82x4 8 30 17 6;
#65@72i70x4 8 31 16 6;
#65@73i72x4 8 32 15 6;
#65@74i79x4 8 33 14 6;
#65@75i73x4 8 34 13 6;
#65@76i75x4 8 35 12 6;
#65@77i77x4 8 36 11 6;
#65@78i81x4 8 37 10 6;
#65@79i83x4 8 38 9 6;
#65@80i85x4 8 39 8 6;
#29@81i84l101f1h1x3 6 40 5;
#65@82i63x4 8 41 40 6;
#28@83i86x4 8 42 7 41;
#65@84i87x4 8 43 42 6;
<7
<1
>1
>2
89
0:62:zi_property_logic_latency_checking[13].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n480
8:12:zi_rtld_n481
9:12:zi_rtld_n482
10:12:zi_rtld_n483
11:12:zi_rtld_n484
12:12:zi_rtld_n485
13:12:zi_rtld_n486
14:12:zi_rtld_n487
15:12:zi_rtld_n488
16:12:zi_rtld_n489
17:12:zi_rtld_n490
18:12:zi_rtld_n491
19:12:zi_rtld_n492
20:12:zi_rtld_n493
21:12:zi_rtld_n494
22:12:zi_rtld_n495
23:12:zi_rtld_n496
24:12:zi_rtld_n497
25:12:zi_rtld_n498
26:12:zi_rtld_n499
27:12:zi_rtld_n500
28:12:zi_rtld_n501
29:12:zi_rtld_n502
30:12:zi_rtld_n503
31:12:zi_rtld_n504
32:12:zi_rtld_n505
33:12:zi_rtld_n506
34:12:zi_rtld_n507
35:12:zi_rtld_n508
36:12:zi_rtld_n509
37:12:zi_rtld_n510
38:12:zi_rtld_n511
39:12:zi_rtld_n512
40:12:zi_rtld_n513
41:12:zi_rtld_n514
42:12:zi_rtld_n515
43:12:zi_rtld_n516
44:12:zi_rtld_n517
45:12:zi_rtld_n518
46:12:zi_rtld_n519
47:51:latency_checking[13].valid_latency0.__aim_pv_fire17
48:49:latency_checking[13].valid_latency0.__aim_pv_fsm0
49:49:latency_checking[13].valid_latency0.__aim_pv_fsm3
50:49:latency_checking[13].valid_latency0.__aim_pv_fsm4
51:49:latency_checking[13].valid_latency0.__aim_pv_fsm5
52:49:latency_checking[13].valid_latency0.__aim_pv_fsm6
53:49:latency_checking[13].valid_latency0.__aim_pv_fsm7
54:49:latency_checking[13].valid_latency0.__aim_pv_fsm8
55:49:latency_checking[13].valid_latency0.__aim_pv_fsm9
56:50:latency_checking[13].valid_latency0.__aim_pv_fsm10
57:50:latency_checking[13].valid_latency0.__aim_pv_fsm11
58:50:latency_checking[13].valid_latency0.__aim_pv_fsm12
59:50:latency_checking[13].valid_latency0.__aim_pv_fsm13
60:50:latency_checking[13].valid_latency0.__aim_pv_fsm14
61:50:latency_checking[13].valid_latency0.__aim_pv_fsm15
62:15:zi_rtld_i150_30
63:14:zi_rtld_i497_1
64:15:zi_rtld_i498_38
65:14:zi_rtld_i500_2
66:12:zi_rtld_i501
67:15:zi_rtld_i502_27
68:12:zi_rtld_i503
69:15:zi_rtld_i504_37
70:15:zi_rtld_i505_38
71:15:zi_rtld_i506_37
72:15:zi_rtld_i507_38
73:15:zi_rtld_i509_38
74:15:zi_rtld_i511_38
75:15:zi_rtld_i513_38
76:15:zi_rtld_i515_38
77:15:zi_rtld_i517_38
78:15:zi_rtld_i519_38
79:15:zi_rtld_i521_38
80:15:zi_rtld_i523_38
81:15:zi_rtld_i525_38
82:15:zi_rtld_i527_38
83:15:zi_rtld_i529_38
84:15:zi_rtld_i531_38
85:12:zi_rtld_i533
86:15:zi_rtld_i534_38
87:15:zi_rtld_i535_37
88:15:zi_rtld_i536_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#104;
<4
>5
b45@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c42
#62@47i64l101f1x9 19 0 0 45 0 3 0 0 28;
#62@48i62l101f1x7 15 20 5 3 0 0 28;
#62@49i50l101f1x9 19 19 0 29 0 3 0 0 28;
#62@50i63l101f1x9 19 18 0 30 0 3 0 0 28;
#62@51i60l101f1x9 19 17 0 31 0 3 0 0 28;
#62@52i51l101f1x9 19 16 0 32 0 3 0 0 28;
#62@53i52l101f1x9 19 15 0 33 0 3 0 0 28;
#62@54i56l101f1x9 19 14 0 34 0 3 0 0 28;
#62@55i53l101f1x9 19 13 0 35 0 3 0 0 28;
#62@56i54l101f1x9 19 12 0 36 0 3 0 0 28;
#62@57i55l101f1x9 19 11 0 37 0 3 0 0 28;
#62@58i57l101f1x9 19 10 0 38 0 3 0 0 28;
#62@59i58l101f1x9 19 9 0 39 0 3 0 0 28;
#62@60i59l101f1x9 19 8 0 40 0 3 0 0 28;
#62@61i61l101f1x9 19 7 0 41 0 3 0 0 28;
#48@62i71x3 6 5 1;
#2@63i90x2 4 6;
#65@64i72x4 8 21 20 6;
#70@65i70x2 4 22;
#29@66i67l101f1h1x3 6 23 2;
#19@67i68x3 6 24 23;
#29@68i85l101f1h1x3 6 25 4;
#28@69i69x4 8 26 24 25;
#65@70i78x4 8 27 26 6;
#28@71i73x4 8 28 20 27;
#65@72i74x4 8 29 28 6;
#65@73i80x4 8 30 19 6;
#65@74i75x4 8 31 18 6;
#65@75i76x4 8 32 17 6;
#65@76i77x4 8 33 16 6;
#65@77i79x4 8 34 15 6;
#65@78i87x4 8 35 14 6;
#65@79i81x4 8 36 13 6;
#65@80i82x4 8 37 12 6;
#65@81i83x4 8 38 11 6;
#65@82i84x4 8 39 10 6;
#65@83i86x4 8 40 9 6;
#65@84i88x4 8 41 8 6;
#29@85i65l101f1h1x3 6 42 5;
#65@86i66x4 8 43 42 6;
#28@87i89x4 8 44 7 43;
#65@88i91x4 8 45 44 6;
<7
<1
>1
>2
93
0:62:zi_property_logic_latency_checking[14].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n520
8:12:zi_rtld_n521
9:12:zi_rtld_n522
10:12:zi_rtld_n523
11:12:zi_rtld_n524
12:12:zi_rtld_n525
13:12:zi_rtld_n526
14:12:zi_rtld_n527
15:12:zi_rtld_n528
16:12:zi_rtld_n529
17:12:zi_rtld_n530
18:12:zi_rtld_n531
19:12:zi_rtld_n532
20:12:zi_rtld_n533
21:12:zi_rtld_n534
22:12:zi_rtld_n535
23:12:zi_rtld_n536
24:12:zi_rtld_n537
25:12:zi_rtld_n538
26:12:zi_rtld_n539
27:12:zi_rtld_n540
28:12:zi_rtld_n541
29:12:zi_rtld_n542
30:12:zi_rtld_n543
31:12:zi_rtld_n544
32:12:zi_rtld_n545
33:12:zi_rtld_n546
34:12:zi_rtld_n547
35:12:zi_rtld_n548
36:12:zi_rtld_n549
37:12:zi_rtld_n550
38:12:zi_rtld_n551
39:12:zi_rtld_n552
40:12:zi_rtld_n553
41:12:zi_rtld_n554
42:12:zi_rtld_n555
43:12:zi_rtld_n556
44:12:zi_rtld_n557
45:12:zi_rtld_n558
46:12:zi_rtld_n559
47:12:zi_rtld_n560
48:12:zi_rtld_n561
49:51:latency_checking[14].valid_latency0.__aim_pv_fire18
50:49:latency_checking[14].valid_latency0.__aim_pv_fsm0
51:49:latency_checking[14].valid_latency0.__aim_pv_fsm3
52:49:latency_checking[14].valid_latency0.__aim_pv_fsm4
53:49:latency_checking[14].valid_latency0.__aim_pv_fsm5
54:49:latency_checking[14].valid_latency0.__aim_pv_fsm6
55:49:latency_checking[14].valid_latency0.__aim_pv_fsm7
56:49:latency_checking[14].valid_latency0.__aim_pv_fsm8
57:49:latency_checking[14].valid_latency0.__aim_pv_fsm9
58:50:latency_checking[14].valid_latency0.__aim_pv_fsm10
59:50:latency_checking[14].valid_latency0.__aim_pv_fsm11
60:50:latency_checking[14].valid_latency0.__aim_pv_fsm12
61:50:latency_checking[14].valid_latency0.__aim_pv_fsm13
62:50:latency_checking[14].valid_latency0.__aim_pv_fsm14
63:50:latency_checking[14].valid_latency0.__aim_pv_fsm15
64:50:latency_checking[14].valid_latency0.__aim_pv_fsm16
65:15:zi_rtld_i150_30
66:14:zi_rtld_i538_1
67:15:zi_rtld_i539_38
68:14:zi_rtld_i541_2
69:12:zi_rtld_i542
70:15:zi_rtld_i543_27
71:12:zi_rtld_i544
72:15:zi_rtld_i545_37
73:15:zi_rtld_i546_38
74:15:zi_rtld_i547_37
75:15:zi_rtld_i548_38
76:15:zi_rtld_i550_38
77:15:zi_rtld_i552_38
78:15:zi_rtld_i554_38
79:15:zi_rtld_i556_38
80:15:zi_rtld_i558_38
81:15:zi_rtld_i560_38
82:15:zi_rtld_i562_38
83:15:zi_rtld_i564_38
84:15:zi_rtld_i566_38
85:15:zi_rtld_i568_38
86:15:zi_rtld_i570_38
87:15:zi_rtld_i572_38
88:15:zi_rtld_i574_38
89:12:zi_rtld_i576
90:15:zi_rtld_i577_38
91:15:zi_rtld_i578_37
92:15:zi_rtld_i579_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#105;
<4
>5
b47@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c44
#62@49i67l101f1x9 19 0 0 47 0 3 0 0 28;
#62@50i52l101f1x7 15 21 5 3 0 0 28;
#62@51i60l101f1x9 19 20 0 30 0 3 0 0 28;
#62@52i53l101f1x9 19 19 0 31 0 3 0 0 28;
#62@53i54l101f1x9 19 18 0 32 0 3 0 0 28;
#62@54i56l101f1x9 19 17 0 33 0 3 0 0 28;
#62@55i55l101f1x9 19 16 0 34 0 3 0 0 28;
#62@56i57l101f1x9 19 15 0 35 0 3 0 0 28;
#62@57i58l101f1x9 19 14 0 36 0 3 0 0 28;
#62@58i59l101f1x9 19 13 0 37 0 3 0 0 28;
#62@59i66l101f1x9 19 12 0 38 0 3 0 0 28;
#62@60i64l101f1x9 19 11 0 39 0 3 0 0 28;
#62@61i61l101f1x9 19 10 0 40 0 3 0 0 28;
#62@62i62l101f1x9 19 9 0 41 0 3 0 0 28;
#62@63i63l101f1x9 19 8 0 42 0 3 0 0 28;
#62@64i65l101f1x9 19 7 0 43 0 3 0 0 28;
#48@65i68x3 6 5 1;
#2@66i74x2 4 6;
#65@67i75x4 8 22 21 6;
#70@68i73x2 4 23;
#29@69i71l101f1h1x3 6 24 2;
#19@70i83x3 6 25 24;
#29@71i76l101f1h1x3 6 26 4;
#28@72i79x4 8 27 25 26;
#65@73i72x4 8 28 27 6;
#28@74i91x4 8 29 21 28;
#65@75i77x4 8 30 29 6;
#65@76i78x4 8 31 20 6;
#65@77i86x4 8 32 19 6;
#65@78i80x4 8 33 18 6;
#65@79i81x4 8 34 17 6;
#65@80i82x4 8 35 16 6;
#65@81i84x4 8 36 15 6;
#65@82i85x4 8 37 14 6;
#65@83i87x4 8 38 13 6;
#65@84i88x4 8 39 12 6;
#65@85i93x4 8 40 11 6;
#65@86i89x4 8 41 10 6;
#65@87i90x4 8 42 9 6;
#65@88i92x4 8 43 8 6;
#29@89i69l101f1h1x3 6 44 5;
#65@90i70x4 8 45 44 6;
#28@91i94x4 8 46 7 45;
#65@92i95x4 8 47 46 6;
<7
<1
>1
>2
97
0:62:zi_property_logic_latency_checking[15].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n562
8:12:zi_rtld_n563
9:12:zi_rtld_n564
10:12:zi_rtld_n565
11:12:zi_rtld_n566
12:12:zi_rtld_n567
13:12:zi_rtld_n568
14:12:zi_rtld_n569
15:12:zi_rtld_n570
16:12:zi_rtld_n571
17:12:zi_rtld_n572
18:12:zi_rtld_n573
19:12:zi_rtld_n574
20:12:zi_rtld_n575
21:12:zi_rtld_n576
22:12:zi_rtld_n577
23:12:zi_rtld_n578
24:12:zi_rtld_n579
25:12:zi_rtld_n580
26:12:zi_rtld_n581
27:12:zi_rtld_n582
28:12:zi_rtld_n583
29:12:zi_rtld_n584
30:12:zi_rtld_n585
31:12:zi_rtld_n586
32:12:zi_rtld_n587
33:12:zi_rtld_n588
34:12:zi_rtld_n589
35:12:zi_rtld_n590
36:12:zi_rtld_n591
37:12:zi_rtld_n592
38:12:zi_rtld_n593
39:12:zi_rtld_n594
40:12:zi_rtld_n595
41:12:zi_rtld_n596
42:12:zi_rtld_n597
43:12:zi_rtld_n598
44:12:zi_rtld_n599
45:12:zi_rtld_n600
46:12:zi_rtld_n601
47:12:zi_rtld_n602
48:12:zi_rtld_n603
49:12:zi_rtld_n604
50:12:zi_rtld_n605
51:51:latency_checking[15].valid_latency0.__aim_pv_fire19
52:49:latency_checking[15].valid_latency0.__aim_pv_fsm0
53:49:latency_checking[15].valid_latency0.__aim_pv_fsm3
54:49:latency_checking[15].valid_latency0.__aim_pv_fsm4
55:49:latency_checking[15].valid_latency0.__aim_pv_fsm5
56:49:latency_checking[15].valid_latency0.__aim_pv_fsm6
57:49:latency_checking[15].valid_latency0.__aim_pv_fsm7
58:49:latency_checking[15].valid_latency0.__aim_pv_fsm8
59:49:latency_checking[15].valid_latency0.__aim_pv_fsm9
60:50:latency_checking[15].valid_latency0.__aim_pv_fsm10
61:50:latency_checking[15].valid_latency0.__aim_pv_fsm11
62:50:latency_checking[15].valid_latency0.__aim_pv_fsm12
63:50:latency_checking[15].valid_latency0.__aim_pv_fsm13
64:50:latency_checking[15].valid_latency0.__aim_pv_fsm14
65:50:latency_checking[15].valid_latency0.__aim_pv_fsm15
66:50:latency_checking[15].valid_latency0.__aim_pv_fsm16
67:50:latency_checking[15].valid_latency0.__aim_pv_fsm17
68:15:zi_rtld_i150_30
69:14:zi_rtld_i581_1
70:15:zi_rtld_i582_38
71:14:zi_rtld_i584_2
72:12:zi_rtld_i585
73:15:zi_rtld_i586_27
74:12:zi_rtld_i587
75:15:zi_rtld_i588_37
76:15:zi_rtld_i589_38
77:15:zi_rtld_i590_37
78:15:zi_rtld_i591_38
79:15:zi_rtld_i593_38
80:15:zi_rtld_i595_38
81:15:zi_rtld_i597_38
82:15:zi_rtld_i599_38
83:15:zi_rtld_i601_38
84:15:zi_rtld_i603_38
85:15:zi_rtld_i605_38
86:15:zi_rtld_i607_38
87:15:zi_rtld_i609_38
88:15:zi_rtld_i611_38
89:15:zi_rtld_i613_38
90:15:zi_rtld_i615_38
91:15:zi_rtld_i617_38
92:15:zi_rtld_i619_38
93:12:zi_rtld_i621
94:15:zi_rtld_i622_38
95:15:zi_rtld_i623_37
96:15:zi_rtld_i624_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#106;
<4
>5
b49@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c46
#62@51i70l101f1x9 19 0 0 49 0 3 0 0 28;
#62@52i54l101f1x7 15 22 5 3 0 0 28;
#62@53i65l101f1x9 19 21 0 31 0 3 0 0 28;
#62@54i55l101f1x9 19 20 0 32 0 3 0 0 28;
#62@55i56l101f1x9 19 19 0 33 0 3 0 0 28;
#62@56i61l101f1x9 19 18 0 34 0 3 0 0 28;
#62@57i57l101f1x9 19 17 0 35 0 3 0 0 28;
#62@58i58l101f1x9 19 16 0 36 0 3 0 0 28;
#62@59i59l101f1x9 19 15 0 37 0 3 0 0 28;
#62@60i60l101f1x9 19 14 0 38 0 3 0 0 28;
#62@61i62l101f1x9 19 13 0 39 0 3 0 0 28;
#62@62i63l101f1x9 19 12 0 40 0 3 0 0 28;
#62@63i64l101f1x9 19 11 0 41 0 3 0 0 28;
#62@64i66l101f1x9 19 10 0 42 0 3 0 0 28;
#62@65i67l101f1x9 19 9 0 43 0 3 0 0 28;
#62@66i68l101f1x9 19 8 0 44 0 3 0 0 28;
#62@67i69l101f1x9 19 7 0 45 0 3 0 0 28;
#48@68i79x3 6 5 1;
#2@69i93x2 4 6;
#65@70i77x4 8 23 22 6;
#70@71i82x2 4 24;
#29@72i73l101f1h1x3 6 25 2;
#19@73i74x3 6 26 25;
#29@74i72l101f1h1x3 6 27 4;
#28@75i75x4 8 28 26 27;
#65@76i76x4 8 29 28 6;
#28@77i78x4 8 30 22 29;
#65@78i80x4 8 31 30 6;
#65@79i81x4 8 32 21 6;
#65@80i95x4 8 33 20 6;
#65@81i83x4 8 34 19 6;
#65@82i84x4 8 35 18 6;
#65@83i87x4 8 36 17 6;
#65@84i85x4 8 37 16 6;
#65@85i86x4 8 38 15 6;
#65@86i88x4 8 39 14 6;
#65@87i89x4 8 40 13 6;
#65@88i91x4 8 41 12 6;
#65@89i92x4 8 42 11 6;
#65@90i94x4 8 43 10 6;
#65@91i96x4 8 44 9 6;
#65@92i97x4 8 45 8 6;
#29@93i90l101f1h1x3 6 46 5;
#65@94i71x4 8 47 46 6;
#28@95i98x4 8 48 7 47;
#65@96i99x4 8 49 48 6;
<7
<1
>1
>2
101
0:62:zi_property_logic_latency_checking[16].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n606
8:12:zi_rtld_n607
9:12:zi_rtld_n608
10:12:zi_rtld_n609
11:12:zi_rtld_n610
12:12:zi_rtld_n611
13:12:zi_rtld_n612
14:12:zi_rtld_n613
15:12:zi_rtld_n614
16:12:zi_rtld_n615
17:12:zi_rtld_n616
18:12:zi_rtld_n617
19:12:zi_rtld_n618
20:12:zi_rtld_n619
21:12:zi_rtld_n620
22:12:zi_rtld_n621
23:12:zi_rtld_n622
24:12:zi_rtld_n623
25:12:zi_rtld_n624
26:12:zi_rtld_n625
27:12:zi_rtld_n626
28:12:zi_rtld_n627
29:12:zi_rtld_n628
30:12:zi_rtld_n629
31:12:zi_rtld_n630
32:12:zi_rtld_n631
33:12:zi_rtld_n632
34:12:zi_rtld_n633
35:12:zi_rtld_n634
36:12:zi_rtld_n635
37:12:zi_rtld_n636
38:12:zi_rtld_n637
39:12:zi_rtld_n638
40:12:zi_rtld_n639
41:12:zi_rtld_n640
42:12:zi_rtld_n641
43:12:zi_rtld_n642
44:12:zi_rtld_n643
45:12:zi_rtld_n644
46:12:zi_rtld_n645
47:12:zi_rtld_n646
48:12:zi_rtld_n647
49:12:zi_rtld_n648
50:12:zi_rtld_n649
51:12:zi_rtld_n650
52:12:zi_rtld_n651
53:51:latency_checking[16].valid_latency0.__aim_pv_fire20
54:49:latency_checking[16].valid_latency0.__aim_pv_fsm0
55:49:latency_checking[16].valid_latency0.__aim_pv_fsm3
56:49:latency_checking[16].valid_latency0.__aim_pv_fsm4
57:49:latency_checking[16].valid_latency0.__aim_pv_fsm5
58:49:latency_checking[16].valid_latency0.__aim_pv_fsm6
59:49:latency_checking[16].valid_latency0.__aim_pv_fsm7
60:49:latency_checking[16].valid_latency0.__aim_pv_fsm8
61:49:latency_checking[16].valid_latency0.__aim_pv_fsm9
62:50:latency_checking[16].valid_latency0.__aim_pv_fsm10
63:50:latency_checking[16].valid_latency0.__aim_pv_fsm11
64:50:latency_checking[16].valid_latency0.__aim_pv_fsm12
65:50:latency_checking[16].valid_latency0.__aim_pv_fsm13
66:50:latency_checking[16].valid_latency0.__aim_pv_fsm14
67:50:latency_checking[16].valid_latency0.__aim_pv_fsm15
68:50:latency_checking[16].valid_latency0.__aim_pv_fsm16
69:50:latency_checking[16].valid_latency0.__aim_pv_fsm17
70:50:latency_checking[16].valid_latency0.__aim_pv_fsm18
71:15:zi_rtld_i150_30
72:14:zi_rtld_i626_1
73:15:zi_rtld_i627_38
74:14:zi_rtld_i629_2
75:12:zi_rtld_i630
76:15:zi_rtld_i631_27
77:12:zi_rtld_i632
78:15:zi_rtld_i633_37
79:15:zi_rtld_i634_38
80:15:zi_rtld_i635_37
81:15:zi_rtld_i636_38
82:15:zi_rtld_i638_38
83:15:zi_rtld_i640_38
84:15:zi_rtld_i642_38
85:15:zi_rtld_i644_38
86:15:zi_rtld_i646_38
87:15:zi_rtld_i648_38
88:15:zi_rtld_i650_38
89:15:zi_rtld_i652_38
90:15:zi_rtld_i654_38
91:15:zi_rtld_i656_38
92:15:zi_rtld_i658_38
93:15:zi_rtld_i660_38
94:15:zi_rtld_i662_38
95:15:zi_rtld_i664_38
96:15:zi_rtld_i666_38
97:12:zi_rtld_i668
98:15:zi_rtld_i669_38
99:15:zi_rtld_i670_37
100:15:zi_rtld_i671_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#107;
<4
>5
b51@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
@51t2;
@52t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c48
#62@53i56l101f1x9 19 0 0 51 0 3 0 0 28;
#62@54i67l101f1x7 15 23 5 3 0 0 28;
#62@55i62l101f1x9 19 22 0 32 0 3 0 0 28;
#62@56i72l101f1x9 19 21 0 33 0 3 0 0 28;
#62@57i57l101f1x9 19 20 0 34 0 3 0 0 28;
#62@58i65l101f1x9 19 19 0 35 0 3 0 0 28;
#62@59i71l101f1x9 19 18 0 36 0 3 0 0 28;
#62@60i70l101f1x9 19 17 0 37 0 3 0 0 28;
#62@61i69l101f1x9 19 16 0 38 0 3 0 0 28;
#62@62i68l101f1x9 19 15 0 39 0 3 0 0 28;
#62@63i66l101f1x9 19 14 0 40 0 3 0 0 28;
#62@64i64l101f1x9 19 13 0 41 0 3 0 0 28;
#62@65i73l101f1x9 19 12 0 42 0 3 0 0 28;
#62@66i63l101f1x9 19 11 0 43 0 3 0 0 28;
#62@67i61l101f1x9 19 10 0 44 0 3 0 0 28;
#62@68i60l101f1x9 19 9 0 45 0 3 0 0 28;
#62@69i59l101f1x9 19 8 0 46 0 3 0 0 28;
#62@70i58l101f1x9 19 7 0 47 0 3 0 0 28;
#48@71i75x3 6 5 1;
#2@72i98x2 4 6;
#65@73i83x4 8 24 23 6;
#70@74i99x2 4 25;
#29@75i89l101f1h1x3 6 26 2;
#19@76i101x3 6 27 26;
#29@77i102l101f1h1x3 6 28 4;
#28@78i100x4 8 29 27 28;
#65@79i78x4 8 30 29 6;
#28@80i79x4 8 31 23 30;
#65@81i97x4 8 32 31 6;
#65@82i96x4 8 33 22 6;
#65@83i95x4 8 34 21 6;
#65@84i82x4 8 35 20 6;
#65@85i94x4 8 36 19 6;
#65@86i93x4 8 37 18 6;
#65@87i87x4 8 38 17 6;
#65@88i92x4 8 39 16 6;
#65@89i91x4 8 40 15 6;
#65@90i90x4 8 41 14 6;
#65@91i88x4 8 42 13 6;
#65@92i86x4 8 43 12 6;
#65@93i85x4 8 44 11 6;
#65@94i84x4 8 45 10 6;
#65@95i80x4 8 46 9 6;
#65@96i81x4 8 47 8 6;
#29@97i74l101f1h1x3 6 48 5;
#65@98i103x4 8 49 48 6;
#28@99i77x4 8 50 7 49;
#65@100i76x4 8 51 50 6;
<7
<1
>1
>2
105
0:62:zi_property_logic_latency_checking[17].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n652
8:12:zi_rtld_n653
9:12:zi_rtld_n654
10:12:zi_rtld_n655
11:12:zi_rtld_n656
12:12:zi_rtld_n657
13:12:zi_rtld_n658
14:12:zi_rtld_n659
15:12:zi_rtld_n660
16:12:zi_rtld_n661
17:12:zi_rtld_n662
18:12:zi_rtld_n663
19:12:zi_rtld_n664
20:12:zi_rtld_n665
21:12:zi_rtld_n666
22:12:zi_rtld_n667
23:12:zi_rtld_n668
24:12:zi_rtld_n669
25:12:zi_rtld_n670
26:12:zi_rtld_n671
27:12:zi_rtld_n672
28:12:zi_rtld_n673
29:12:zi_rtld_n674
30:12:zi_rtld_n675
31:12:zi_rtld_n676
32:12:zi_rtld_n677
33:12:zi_rtld_n678
34:12:zi_rtld_n679
35:12:zi_rtld_n680
36:12:zi_rtld_n681
37:12:zi_rtld_n682
38:12:zi_rtld_n683
39:12:zi_rtld_n684
40:12:zi_rtld_n685
41:12:zi_rtld_n686
42:12:zi_rtld_n687
43:12:zi_rtld_n688
44:12:zi_rtld_n689
45:12:zi_rtld_n690
46:12:zi_rtld_n691
47:12:zi_rtld_n692
48:12:zi_rtld_n693
49:12:zi_rtld_n694
50:12:zi_rtld_n695
51:12:zi_rtld_n696
52:12:zi_rtld_n697
53:12:zi_rtld_n698
54:12:zi_rtld_n699
55:51:latency_checking[17].valid_latency0.__aim_pv_fire21
56:49:latency_checking[17].valid_latency0.__aim_pv_fsm0
57:49:latency_checking[17].valid_latency0.__aim_pv_fsm3
58:49:latency_checking[17].valid_latency0.__aim_pv_fsm4
59:49:latency_checking[17].valid_latency0.__aim_pv_fsm5
60:49:latency_checking[17].valid_latency0.__aim_pv_fsm6
61:49:latency_checking[17].valid_latency0.__aim_pv_fsm7
62:49:latency_checking[17].valid_latency0.__aim_pv_fsm8
63:49:latency_checking[17].valid_latency0.__aim_pv_fsm9
64:50:latency_checking[17].valid_latency0.__aim_pv_fsm10
65:50:latency_checking[17].valid_latency0.__aim_pv_fsm11
66:50:latency_checking[17].valid_latency0.__aim_pv_fsm12
67:50:latency_checking[17].valid_latency0.__aim_pv_fsm13
68:50:latency_checking[17].valid_latency0.__aim_pv_fsm14
69:50:latency_checking[17].valid_latency0.__aim_pv_fsm15
70:50:latency_checking[17].valid_latency0.__aim_pv_fsm16
71:50:latency_checking[17].valid_latency0.__aim_pv_fsm17
72:50:latency_checking[17].valid_latency0.__aim_pv_fsm18
73:50:latency_checking[17].valid_latency0.__aim_pv_fsm19
74:15:zi_rtld_i150_30
75:14:zi_rtld_i673_1
76:15:zi_rtld_i674_38
77:14:zi_rtld_i676_2
78:12:zi_rtld_i677
79:15:zi_rtld_i678_27
80:12:zi_rtld_i679
81:15:zi_rtld_i680_37
82:15:zi_rtld_i681_38
83:15:zi_rtld_i682_37
84:15:zi_rtld_i683_38
85:15:zi_rtld_i685_38
86:15:zi_rtld_i687_38
87:15:zi_rtld_i689_38
88:15:zi_rtld_i691_38
89:15:zi_rtld_i693_38
90:15:zi_rtld_i695_38
91:15:zi_rtld_i697_38
92:15:zi_rtld_i699_38
93:15:zi_rtld_i701_38
94:15:zi_rtld_i703_38
95:15:zi_rtld_i705_38
96:15:zi_rtld_i707_38
97:15:zi_rtld_i709_38
98:15:zi_rtld_i711_38
99:15:zi_rtld_i713_38
100:15:zi_rtld_i715_38
101:12:zi_rtld_i717
102:15:zi_rtld_i718_38
103:15:zi_rtld_i719_37
104:15:zi_rtld_i720_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#108;
<4
>5
b53@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
@51t2;
@52t2;
@53t2;
@54t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c50
#62@55i76l101f1x9 19 0 0 53 0 3 0 0 28;
#62@56i58l101f1x7 15 24 5 3 0 0 28;
#62@57i59l101f1x9 19 23 0 33 0 3 0 0 28;
#62@58i64l101f1x9 19 22 0 34 0 3 0 0 28;
#62@59i60l101f1x9 19 21 0 35 0 3 0 0 28;
#62@60i61l101f1x9 19 20 0 36 0 3 0 0 28;
#62@61i73l101f1x9 19 19 0 37 0 3 0 0 28;
#62@62i62l101f1x9 19 18 0 38 0 3 0 0 28;
#62@63i63l101f1x9 19 17 0 39 0 3 0 0 28;
#62@64i65l101f1x9 19 16 0 40 0 3 0 0 28;
#62@65i66l101f1x9 19 15 0 41 0 3 0 0 28;
#62@66i67l101f1x9 19 14 0 42 0 3 0 0 28;
#62@67i68l101f1x9 19 13 0 43 0 3 0 0 28;
#62@68i69l101f1x9 19 12 0 44 0 3 0 0 28;
#62@69i70l101f1x9 19 11 0 45 0 3 0 0 28;
#62@70i71l101f1x9 19 10 0 46 0 3 0 0 28;
#62@71i72l101f1x9 19 9 0 47 0 3 0 0 28;
#62@72i74l101f1x9 19 8 0 48 0 3 0 0 28;
#62@73i75l101f1x9 19 7 0 49 0 3 0 0 28;
#48@74i77x3 6 5 1;
#2@75i85x2 4 6;
#65@76i86x4 8 25 24 6;
#70@77i84x2 4 26;
#29@78i81l101f1h1x3 6 27 2;
#19@79i82x3 6 28 27;
#29@80i80l101f1h1x3 6 29 4;
#28@81i96x4 8 30 28 29;
#65@82i83x4 8 31 30 6;
#28@83i87x4 8 32 24 31;
#65@84i88x4 8 33 32 6;
#65@85i89x4 8 34 23 6;
#65@86i98x4 8 35 22 6;
#65@87i90x4 8 36 21 6;
#65@88i91x4 8 37 20 6;
#65@89i92x4 8 38 19 6;
#65@90i93x4 8 39 18 6;
#65@91i94x4 8 40 17 6;
#65@92i95x4 8 41 16 6;
#65@93i97x4 8 42 15 6;
#65@94i104x4 8 43 14 6;
#65@95i99x4 8 44 13 6;
#65@96i100x4 8 45 12 6;
#65@97i101x4 8 46 11 6;
#65@98i102x4 8 47 10 6;
#65@99i103x4 8 48 9 6;
#65@100i105x4 8 49 8 6;
#29@101i78l101f1h1x3 6 50 5;
#65@102i79x4 8 51 50 6;
#28@103i106x4 8 52 7 51;
#65@104i107x4 8 53 52 6;
<7
<1
>1
>2
109
0:62:zi_property_logic_latency_checking[18].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n700
8:12:zi_rtld_n701
9:12:zi_rtld_n702
10:12:zi_rtld_n703
11:12:zi_rtld_n704
12:12:zi_rtld_n705
13:12:zi_rtld_n706
14:12:zi_rtld_n707
15:12:zi_rtld_n708
16:12:zi_rtld_n709
17:12:zi_rtld_n710
18:12:zi_rtld_n711
19:12:zi_rtld_n712
20:12:zi_rtld_n713
21:12:zi_rtld_n714
22:12:zi_rtld_n715
23:12:zi_rtld_n716
24:12:zi_rtld_n717
25:12:zi_rtld_n718
26:12:zi_rtld_n719
27:12:zi_rtld_n720
28:12:zi_rtld_n721
29:12:zi_rtld_n722
30:12:zi_rtld_n723
31:12:zi_rtld_n724
32:12:zi_rtld_n725
33:12:zi_rtld_n726
34:12:zi_rtld_n727
35:12:zi_rtld_n728
36:12:zi_rtld_n729
37:12:zi_rtld_n730
38:12:zi_rtld_n731
39:12:zi_rtld_n732
40:12:zi_rtld_n733
41:12:zi_rtld_n734
42:12:zi_rtld_n735
43:12:zi_rtld_n736
44:12:zi_rtld_n737
45:12:zi_rtld_n738
46:12:zi_rtld_n739
47:12:zi_rtld_n740
48:12:zi_rtld_n741
49:12:zi_rtld_n742
50:12:zi_rtld_n743
51:12:zi_rtld_n744
52:12:zi_rtld_n745
53:12:zi_rtld_n746
54:12:zi_rtld_n747
55:12:zi_rtld_n748
56:12:zi_rtld_n749
57:51:latency_checking[18].valid_latency0.__aim_pv_fire22
58:49:latency_checking[18].valid_latency0.__aim_pv_fsm0
59:49:latency_checking[18].valid_latency0.__aim_pv_fsm3
60:49:latency_checking[18].valid_latency0.__aim_pv_fsm4
61:49:latency_checking[18].valid_latency0.__aim_pv_fsm5
62:49:latency_checking[18].valid_latency0.__aim_pv_fsm6
63:49:latency_checking[18].valid_latency0.__aim_pv_fsm7
64:49:latency_checking[18].valid_latency0.__aim_pv_fsm8
65:49:latency_checking[18].valid_latency0.__aim_pv_fsm9
66:50:latency_checking[18].valid_latency0.__aim_pv_fsm10
67:50:latency_checking[18].valid_latency0.__aim_pv_fsm11
68:50:latency_checking[18].valid_latency0.__aim_pv_fsm12
69:50:latency_checking[18].valid_latency0.__aim_pv_fsm13
70:50:latency_checking[18].valid_latency0.__aim_pv_fsm14
71:50:latency_checking[18].valid_latency0.__aim_pv_fsm15
72:50:latency_checking[18].valid_latency0.__aim_pv_fsm16
73:50:latency_checking[18].valid_latency0.__aim_pv_fsm17
74:50:latency_checking[18].valid_latency0.__aim_pv_fsm18
75:50:latency_checking[18].valid_latency0.__aim_pv_fsm19
76:50:latency_checking[18].valid_latency0.__aim_pv_fsm20
77:15:zi_rtld_i150_30
78:14:zi_rtld_i722_1
79:15:zi_rtld_i723_38
80:14:zi_rtld_i725_2
81:12:zi_rtld_i726
82:15:zi_rtld_i727_27
83:12:zi_rtld_i728
84:15:zi_rtld_i729_37
85:15:zi_rtld_i730_38
86:15:zi_rtld_i731_37
87:15:zi_rtld_i732_38
88:15:zi_rtld_i734_38
89:15:zi_rtld_i736_38
90:15:zi_rtld_i738_38
91:15:zi_rtld_i740_38
92:15:zi_rtld_i742_38
93:15:zi_rtld_i744_38
94:15:zi_rtld_i746_38
95:15:zi_rtld_i748_38
96:15:zi_rtld_i750_38
97:15:zi_rtld_i752_38
98:15:zi_rtld_i754_38
99:15:zi_rtld_i756_38
100:15:zi_rtld_i758_38
101:15:zi_rtld_i760_38
102:15:zi_rtld_i762_38
103:15:zi_rtld_i764_38
104:15:zi_rtld_i766_38
105:12:zi_rtld_i768
106:15:zi_rtld_i769_38
107:15:zi_rtld_i770_37
108:15:zi_rtld_i771_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#109;
<4
>5
b55@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
@51t2;
@52t2;
@53t2;
@54t2;
@55t2;
@56t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c52
#62@57i79l101f1x9 19 0 0 55 0 3 0 0 28;
#62@58i60l101f1x7 15 25 5 3 0 0 28;
#62@59i61l101f1x9 19 24 0 34 0 3 0 0 28;
#62@60i75l101f1x9 19 23 0 35 0 3 0 0 28;
#62@61i62l101f1x9 19 22 0 36 0 3 0 0 28;
#62@62i63l101f1x9 19 21 0 37 0 3 0 0 28;
#62@63i64l101f1x9 19 20 0 38 0 3 0 0 28;
#62@64i65l101f1x9 19 19 0 39 0 3 0 0 28;
#62@65i66l101f1x9 19 18 0 40 0 3 0 0 28;
#62@66i67l101f1x9 19 17 0 41 0 3 0 0 28;
#62@67i68l101f1x9 19 16 0 42 0 3 0 0 28;
#62@68i69l101f1x9 19 15 0 43 0 3 0 0 28;
#62@69i70l101f1x9 19 14 0 44 0 3 0 0 28;
#62@70i71l101f1x9 19 13 0 45 0 3 0 0 28;
#62@71i72l101f1x9 19 12 0 46 0 3 0 0 28;
#62@72i73l101f1x9 19 11 0 47 0 3 0 0 28;
#62@73i74l101f1x9 19 10 0 48 0 3 0 0 28;
#62@74i76l101f1x9 19 9 0 49 0 3 0 0 28;
#62@75i77l101f1x9 19 8 0 50 0 3 0 0 28;
#62@76i78l101f1x9 19 7 0 51 0 3 0 0 28;
#48@77i80x3 6 5 1;
#2@78i85x2 4 6;
#65@79i86x4 8 26 25 6;
#70@80i93x2 4 27;
#29@81i82l101f1h1x3 6 28 2;
#19@82i89x3 6 29 28;
#29@83i105l101f1h1x3 6 30 4;
#28@84i83x4 8 31 29 30;
#65@85i84x4 8 32 31 6;
#28@86i87x4 8 33 25 32;
#65@87i88x4 8 34 33 6;
#65@88i90x4 8 35 24 6;
#65@89i98x4 8 36 23 6;
#65@90i91x4 8 37 22 6;
#65@91i92x4 8 38 21 6;
#65@92i94x4 8 39 20 6;
#65@93i95x4 8 40 19 6;
#65@94i96x4 8 41 18 6;
#65@95i97x4 8 42 17 6;
#65@96i99x4 8 43 16 6;
#65@97i100x4 8 44 15 6;
#65@98i101x4 8 45 14 6;
#65@99i102x4 8 46 13 6;
#65@100i103x4 8 47 12 6;
#65@101i104x4 8 48 11 6;
#65@102i106x4 8 49 10 6;
#65@103i108x4 8 50 9 6;
#65@104i109x4 8 51 8 6;
#29@105i81l101f1h1x3 6 52 5;
#65@106i107x4 8 53 52 6;
#28@107i110x4 8 54 7 53;
#65@108i111x4 8 55 54 6;
<7
<1
>1
>2
113
0:62:zi_property_logic_latency_checking[19].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n750
8:12:zi_rtld_n751
9:12:zi_rtld_n752
10:12:zi_rtld_n753
11:12:zi_rtld_n754
12:12:zi_rtld_n755
13:12:zi_rtld_n756
14:12:zi_rtld_n757
15:12:zi_rtld_n758
16:12:zi_rtld_n759
17:12:zi_rtld_n760
18:12:zi_rtld_n761
19:12:zi_rtld_n762
20:12:zi_rtld_n763
21:12:zi_rtld_n764
22:12:zi_rtld_n765
23:12:zi_rtld_n766
24:12:zi_rtld_n767
25:12:zi_rtld_n768
26:12:zi_rtld_n769
27:12:zi_rtld_n770
28:12:zi_rtld_n771
29:12:zi_rtld_n772
30:12:zi_rtld_n773
31:12:zi_rtld_n774
32:12:zi_rtld_n775
33:12:zi_rtld_n776
34:12:zi_rtld_n777
35:12:zi_rtld_n778
36:12:zi_rtld_n779
37:12:zi_rtld_n780
38:12:zi_rtld_n781
39:12:zi_rtld_n782
40:12:zi_rtld_n783
41:12:zi_rtld_n784
42:12:zi_rtld_n785
43:12:zi_rtld_n786
44:12:zi_rtld_n787
45:12:zi_rtld_n788
46:12:zi_rtld_n789
47:12:zi_rtld_n790
48:12:zi_rtld_n791
49:12:zi_rtld_n792
50:12:zi_rtld_n793
51:12:zi_rtld_n794
52:12:zi_rtld_n795
53:12:zi_rtld_n796
54:12:zi_rtld_n797
55:12:zi_rtld_n798
56:12:zi_rtld_n799
57:12:zi_rtld_n800
58:12:zi_rtld_n801
59:51:latency_checking[19].valid_latency0.__aim_pv_fire23
60:49:latency_checking[19].valid_latency0.__aim_pv_fsm0
61:49:latency_checking[19].valid_latency0.__aim_pv_fsm3
62:49:latency_checking[19].valid_latency0.__aim_pv_fsm4
63:49:latency_checking[19].valid_latency0.__aim_pv_fsm5
64:49:latency_checking[19].valid_latency0.__aim_pv_fsm6
65:49:latency_checking[19].valid_latency0.__aim_pv_fsm7
66:49:latency_checking[19].valid_latency0.__aim_pv_fsm8
67:49:latency_checking[19].valid_latency0.__aim_pv_fsm9
68:50:latency_checking[19].valid_latency0.__aim_pv_fsm10
69:50:latency_checking[19].valid_latency0.__aim_pv_fsm11
70:50:latency_checking[19].valid_latency0.__aim_pv_fsm12
71:50:latency_checking[19].valid_latency0.__aim_pv_fsm13
72:50:latency_checking[19].valid_latency0.__aim_pv_fsm14
73:50:latency_checking[19].valid_latency0.__aim_pv_fsm15
74:50:latency_checking[19].valid_latency0.__aim_pv_fsm16
75:50:latency_checking[19].valid_latency0.__aim_pv_fsm17
76:50:latency_checking[19].valid_latency0.__aim_pv_fsm18
77:50:latency_checking[19].valid_latency0.__aim_pv_fsm19
78:50:latency_checking[19].valid_latency0.__aim_pv_fsm20
79:50:latency_checking[19].valid_latency0.__aim_pv_fsm21
80:15:zi_rtld_i150_30
81:14:zi_rtld_i773_1
82:15:zi_rtld_i774_38
83:14:zi_rtld_i776_2
84:12:zi_rtld_i777
85:15:zi_rtld_i778_27
86:12:zi_rtld_i779
87:15:zi_rtld_i780_37
88:15:zi_rtld_i781_38
89:15:zi_rtld_i782_37
90:15:zi_rtld_i783_38
91:15:zi_rtld_i785_38
92:15:zi_rtld_i787_38
93:15:zi_rtld_i789_38
94:15:zi_rtld_i791_38
95:15:zi_rtld_i793_38
96:15:zi_rtld_i795_38
97:15:zi_rtld_i797_38
98:15:zi_rtld_i799_38
99:15:zi_rtld_i801_38
100:15:zi_rtld_i803_38
101:15:zi_rtld_i805_38
102:15:zi_rtld_i807_38
103:15:zi_rtld_i809_38
104:15:zi_rtld_i811_38
105:15:zi_rtld_i813_38
106:15:zi_rtld_i815_38
107:15:zi_rtld_i817_38
108:15:zi_rtld_i819_38
109:12:zi_rtld_i821
110:15:zi_rtld_i822_38
111:15:zi_rtld_i823_37
112:15:zi_rtld_i824_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#110;
<4
>5
b57@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
@51t2;
@52t2;
@53t2;
@54t2;
@55t2;
@56t2;
@57t2;
@58t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c54
#62@59i82l101f1x9 19 0 0 57 0 3 0 0 28;
#62@60i62l101f1x7 15 26 5 3 0 0 28;
#62@61i68l101f1x9 19 25 0 35 0 3 0 0 28;
#62@62i63l101f1x9 19 24 0 36 0 3 0 0 28;
#62@63i64l101f1x9 19 23 0 37 0 3 0 0 28;
#62@64i65l101f1x9 19 22 0 38 0 3 0 0 28;
#62@65i66l101f1x9 19 21 0 39 0 3 0 0 28;
#62@66i67l101f1x9 19 20 0 40 0 3 0 0 28;
#62@67i69l101f1x9 19 19 0 41 0 3 0 0 28;
#62@68i77l101f1x9 19 18 0 42 0 3 0 0 28;
#62@69i70l101f1x9 19 17 0 43 0 3 0 0 28;
#62@70i71l101f1x9 19 16 0 44 0 3 0 0 28;
#62@71i72l101f1x9 19 15 0 45 0 3 0 0 28;
#62@72i73l101f1x9 19 14 0 46 0 3 0 0 28;
#62@73i74l101f1x9 19 13 0 47 0 3 0 0 28;
#62@74i75l101f1x9 19 12 0 48 0 3 0 0 28;
#62@75i76l101f1x9 19 11 0 49 0 3 0 0 28;
#62@76i78l101f1x9 19 10 0 50 0 3 0 0 28;
#62@77i79l101f1x9 19 9 0 51 0 3 0 0 28;
#62@78i80l101f1x9 19 8 0 52 0 3 0 0 28;
#62@79i81l101f1x9 19 7 0 53 0 3 0 0 28;
#48@80i91x3 6 5 1;
#2@81i87x2 4 6;
#65@82i88x4 8 27 26 6;
#70@83i98x2 4 28;
#29@84i84l101f1h1x3 6 29 2;
#19@85i100x3 6 30 29;
#29@86i102l101f1h1x3 6 31 4;
#28@87i85x4 8 32 30 31;
#65@88i86x4 8 33 32 6;
#28@89i109x4 8 34 26 33;
#65@90i90x4 8 35 34 6;
#65@91i92x4 8 36 25 6;
#65@92i93x4 8 37 24 6;
#65@93i94x4 8 38 23 6;
#65@94i95x4 8 39 22 6;
#65@95i96x4 8 40 21 6;
#65@96i97x4 8 41 20 6;
#65@97i99x4 8 42 19 6;
#65@98i101x4 8 43 18 6;
#65@99i106x4 8 44 17 6;
#65@100i103x4 8 45 16 6;
#65@101i104x4 8 46 15 6;
#65@102i105x4 8 47 14 6;
#65@103i107x4 8 48 13 6;
#65@104i108x4 8 49 12 6;
#65@105i110x4 8 50 11 6;
#65@106i111x4 8 51 10 6;
#65@107i112x4 8 52 9 6;
#65@108i113x4 8 53 8 6;
#29@109i89l101f1h1x3 6 54 5;
#65@110i83x4 8 55 54 6;
#28@111i114x4 8 56 7 55;
#65@112i115x4 8 57 56 6;
<7
<1
>1
>2
117
0:62:zi_property_logic_latency_checking[20].valid_latency0_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:12:zi_rtld_n147
7:12:zi_rtld_n802
8:12:zi_rtld_n803
9:12:zi_rtld_n804
10:12:zi_rtld_n805
11:12:zi_rtld_n806
12:12:zi_rtld_n807
13:12:zi_rtld_n808
14:12:zi_rtld_n809
15:12:zi_rtld_n810
16:12:zi_rtld_n811
17:12:zi_rtld_n812
18:12:zi_rtld_n813
19:12:zi_rtld_n814
20:12:zi_rtld_n815
21:12:zi_rtld_n816
22:12:zi_rtld_n817
23:12:zi_rtld_n818
24:12:zi_rtld_n819
25:12:zi_rtld_n820
26:12:zi_rtld_n821
27:12:zi_rtld_n822
28:12:zi_rtld_n823
29:12:zi_rtld_n824
30:12:zi_rtld_n825
31:12:zi_rtld_n826
32:12:zi_rtld_n827
33:12:zi_rtld_n828
34:12:zi_rtld_n829
35:12:zi_rtld_n830
36:12:zi_rtld_n831
37:12:zi_rtld_n832
38:12:zi_rtld_n833
39:12:zi_rtld_n834
40:12:zi_rtld_n835
41:12:zi_rtld_n836
42:12:zi_rtld_n837
43:12:zi_rtld_n838
44:12:zi_rtld_n839
45:12:zi_rtld_n840
46:12:zi_rtld_n841
47:12:zi_rtld_n842
48:12:zi_rtld_n843
49:12:zi_rtld_n844
50:12:zi_rtld_n845
51:12:zi_rtld_n846
52:12:zi_rtld_n847
53:12:zi_rtld_n848
54:12:zi_rtld_n849
55:12:zi_rtld_n850
56:12:zi_rtld_n851
57:12:zi_rtld_n852
58:12:zi_rtld_n853
59:12:zi_rtld_n854
60:12:zi_rtld_n855
61:51:latency_checking[20].valid_latency0.__aim_pv_fire24
62:49:latency_checking[20].valid_latency0.__aim_pv_fsm0
63:49:latency_checking[20].valid_latency0.__aim_pv_fsm3
64:49:latency_checking[20].valid_latency0.__aim_pv_fsm4
65:49:latency_checking[20].valid_latency0.__aim_pv_fsm5
66:49:latency_checking[20].valid_latency0.__aim_pv_fsm6
67:49:latency_checking[20].valid_latency0.__aim_pv_fsm7
68:49:latency_checking[20].valid_latency0.__aim_pv_fsm8
69:49:latency_checking[20].valid_latency0.__aim_pv_fsm9
70:50:latency_checking[20].valid_latency0.__aim_pv_fsm10
71:50:latency_checking[20].valid_latency0.__aim_pv_fsm11
72:50:latency_checking[20].valid_latency0.__aim_pv_fsm12
73:50:latency_checking[20].valid_latency0.__aim_pv_fsm13
74:50:latency_checking[20].valid_latency0.__aim_pv_fsm14
75:50:latency_checking[20].valid_latency0.__aim_pv_fsm15
76:50:latency_checking[20].valid_latency0.__aim_pv_fsm16
77:50:latency_checking[20].valid_latency0.__aim_pv_fsm17
78:50:latency_checking[20].valid_latency0.__aim_pv_fsm18
79:50:latency_checking[20].valid_latency0.__aim_pv_fsm19
80:50:latency_checking[20].valid_latency0.__aim_pv_fsm20
81:50:latency_checking[20].valid_latency0.__aim_pv_fsm21
82:50:latency_checking[20].valid_latency0.__aim_pv_fsm22
83:15:zi_rtld_i150_30
84:14:zi_rtld_i826_1
85:15:zi_rtld_i827_38
86:14:zi_rtld_i829_2
87:12:zi_rtld_i830
88:15:zi_rtld_i831_27
89:12:zi_rtld_i832
90:15:zi_rtld_i833_37
91:15:zi_rtld_i834_38
92:15:zi_rtld_i835_37
93:15:zi_rtld_i836_38
94:15:zi_rtld_i838_38
95:15:zi_rtld_i840_38
96:15:zi_rtld_i842_38
97:15:zi_rtld_i844_38
98:15:zi_rtld_i846_38
99:15:zi_rtld_i848_38
100:15:zi_rtld_i850_38
101:15:zi_rtld_i852_38
102:15:zi_rtld_i854_38
103:15:zi_rtld_i856_38
104:15:zi_rtld_i858_38
105:15:zi_rtld_i860_38
106:15:zi_rtld_i862_38
107:15:zi_rtld_i864_38
108:15:zi_rtld_i866_38
109:15:zi_rtld_i868_38
110:15:zi_rtld_i870_38
111:15:zi_rtld_i872_38
112:15:zi_rtld_i874_38
113:12:zi_rtld_i876
114:15:zi_rtld_i877_38
115:15:zi_rtld_i878_37
116:15:zi_rtld_i879_38
<2
>3
4
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:2:0 
3:6:1 31 0
<3
>4
#111;
<4
>5
b59@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
@11t2;
@12t2;
@13t2;
@14t2;
@15t2;
@16t2;
@17t2;
@18t2;
@19t2;
@20t2;
@21t2;
@22t2;
@23t2;
@24t2;
@25t2;
@26t2;
@27t2;
@28t2;
@29t2;
@30t2;
@31t2;
@32t2;
@33t2;
@34t2;
@35t2;
@36t2;
@37t2;
@38t2;
@39t2;
@40t2;
@41t2;
@42t2;
@43t2;
@44t2;
@45t2;
@46t2;
@47t2;
@48t2;
@49t2;
@50t2;
@51t2;
@52t2;
@53t2;
@54t2;
@55t2;
@56t2;
@57t2;
@58t2;
@59t2;
@60t2;
<5
>6
b4@2x1t3;
@5x4t2;
@3x2t2;
@4x3t2;
<6
>7
c56
#62@61i85l101f1x9 19 0 0 59 0 3 0 0 28;
#62@62i64l101f1x7 15 27 5 3 0 0 28;
#62@63i65l101f1x9 19 26 0 36 0 3 0 0 28;
#62@64i71l101f1x9 19 25 0 37 0 3 0 0 28;
#62@65i66l101f1x9 19 24 0 38 0 3 0 0 28;
#62@66i67l101f1x9 19 23 0 39 0 3 0 0 28;
#62@67i79l101f1x9 19 22 0 40 0 3 0 0 28;
#62@68i68l101f1x9 19 21 0 41 0 3 0 0 28;
#62@69i69l101f1x9 19 20 0 42 0 3 0 0 28;
#62@70i70l101f1x9 19 19 0 43 0 3 0 0 28;
#62@71i72l101f1x9 19 18 0 44 0 3 0 0 28;
#62@72i73l101f1x9 19 17 0 45 0 3 0 0 28;
#62@73i74l101f1x9 19 16 0 46 0 3 0 0 28;
#62@74i75l101f1x9 19 15 0 47 0 3 0 0 28;
#62@75i76l101f1x9 19 14 0 48 0 3 0 0 28;
#62@76i77l101f1x9 19 13 0 49 0 3 0 0 28;
#62@77i84l101f1x9 19 12 0 50 0 3 0 0 28;
#62@78i78l101f1x9 19 11 0 51 0 3 0 0 28;
#62@79i80l101f1x9 19 10 0 52 0 3 0 0 28;
#62@80i81l101f1x9 19 9 0 53 0 3 0 0 28;
#62@81i82l101f1x9 19 8 0 54 0 3 0 0 28;
#62@82i83l101f1x9 19 7 0 55 0 3 0 0 28;
#48@83i108x3 6 5 1;
#2@84i90x2 4 6;
#65@85i91x4 8 28 27 6;
#70@86i115x2 4 29;
#29@87i89l101f1h1x3 6 30 2;
#19@88i117x3 6 31 30;
#29@89i88l101f1h1x3 6 32 4;
#28@90i101x4 8 33 31 32;
#65@91i114x4 8 34 33 6;
#28@92i92x4 8 35 27 34;
#65@93i93x4 8 36 35 6;
#65@94i94x4 8 37 26 6;
#65@95i95x4 8 38 25 6;
#65@96i104x4 8 39 24 6;
#65@97i96x4 8 40 23 6;
#65@98i97x4 8 41 22 6;
#65@99i98x4 8 42 21 6;
#65@100i99x4 8 43 20 6;
#65@101i100x4 8 44 19 6;
#65@102i102x4 8 45 18 6;
#65@103i103x4 8 46 17 6;
#65@104i110x4 8 47 16 6;
#65@105i105x4 8 48 15 6;
#65@106i106x4 8 49 14 6;
#65@107i107x4 8 50 13 6;
#65@108i109x4 8 51 12 6;
#65@109i111x4 8 52 11 6;
#65@110i112x4 8 53 10 6;
#65@111i113x4 8 54 9 6;
#65@112i119x4 8 55 8 6;
#29@113i86l101f1h1x3 6 56 5;
#65@114i87x4 8 57 56 6;
#28@115i116x4 8 58 7 57;
#65@116i118x4 8 59 58 6;
<7
<1
>1
>2
43
0:38:zi_property_logic_no_overflow_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:8:Overflow
4:5:SrcAE
5:5:SrcBE
6:12:zi_rtld_2290
7:12:zi_rtld_2291
8:12:zi_rtld_n856
9:12:zi_rtld_n858
10:12:zi_rtld_n859
11:12:zi_rtld_n860
12:12:zi_rtld_n861
13:12:zi_rtld_n862
14:12:zi_rtld_n863
15:12:zi_rtld_n864
16:12:zi_rtld_n865
17:12:zi_rtld_n866
18:12:zi_rtld_n867
19:12:zi_rtld_n868
20:12:zi_rtld_n869
21:12:zi_rtld_n870
22:12:zi_rtld_n871
23:26:no_overflow.__aim_pv_fire2
24:24:no_overflow.__aim_pv_nv5
25:25:no_overflow.__aim_pv_nvs3
26:16:zi_rip_23_s31_31
27:16:zi_rip_24_s31_31
28:14:zi_rtld_i881_1
29:15:zi_rtld_i883_27
30:15:zi_rtld_i884_38
31:15:zi_rtld_i885_27
32:15:zi_rtld_i886_40
33:12:zi_rtld_i887
34:15:zi_rtld_i888_38
35:15:zi_rtld_i889_37
36:15:zi_rtld_i890_38
37:15:zi_rtld_i892_37
38:15:zi_rtld_i893_38
39:14:zi_rtld_i895_1
40:12:zi_rtld_i896
41:15:zi_rtld_i897_38
42:15:zi_rtld_i898_38
<2
>3
6
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
2:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
4:2:0 
5:6:1 31 0
<3
>4
#112;
<4
>5
b21@2l25f1knmit0;
@3l45f1knt1;
@4l48f1knt2;
@5l33f1knmit3;
@6t4;
@7t4;
@8t4;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
<5
>6
b4@5x4t5;
@4x3t5;
@2x1t4;
@3x2t4;
<6
>7
c20
#62@23i28l106f1x9 19 0 0 15 0 1 6 0 24;
#62@24i27l106f1x9 19 0 0 21 0 1 6 0 24;
#62@25i26l106f1x9 19 0 0 17 0 1 6 0 24;
#49@26i44x3 6 6 4;
#49@27i45x3 6 5 3;
#2@28i38x2 4 7;
#19@29i39x3 6 8 2;
#65@30i40x3 7 9 10;
#19@31i41x3 6 10 9;
#40@32i35x4 8 12 5 6;
#29@33i36l106f1h1x3 6 11 12;
#65@34i37x4 8 13 11 7;
#28@35i42x4 8 14 10 13;
#65@36i43x4 8 15 14 7;
#28@37i29x4 8 16 9 13;
#65@38i30x4 8 17 16 7;
#2@39i31x2 4 18;
#29@40i32l106f1h1x3 6 19 12;
#65@41i33x3 7 20 10;
#65@42i34x4 8 21 20 18;
<7
<1
>1
>2
19
0:42:zi_property_logic_overflow_verify_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:8:Overflow
4:8:overflow
5:12:zi_rtld_n872
6:12:zi_rtld_n875
7:12:zi_rtld_n876
8:12:zi_rtld_n877
9:12:zi_rtld_n878
10:12:zi_rtld_n879
11:30:overflow_verify.__aim_pv_fire1
12:29:overflow_verify.__aim_pv_nvs2
13:14:zi_rtld_i900_1
14:15:zi_rtld_i901_41
15:15:zi_rtld_i903_38
16:15:zi_rtld_i904_27
17:15:zi_rtld_i905_38
18:15:zi_rtld_i907_38
<2
>3
3
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
2:2:0 
<3
>4
#113;
<4
>5
b9@2l25f1knmit0;
@3l45f1knt1;
@4l56f1knt0;
@5t2;
@6t2;
@7t2;
@8t2;
@9t2;
@10t2;
<5
>6
b3@2x1t2;
@4x3t2;
@3x2t2;
<6
>7
c8
#62@11i14l107f1x9 19 0 0 8 0 1 6 0 24;
#62@12i13l107f1x9 19 0 0 9 0 1 6 0 24;
#2@13i16x2 4 4;
#64@14i17x4 8 5 2 3;
#65@15i18x3 7 6 10;
#19@16i19x3 6 7 6;
#65@17i20x4 8 8 7 4;
#65@18i15x4 8 9 6 4;
<7
<1
>1
>2
43
0:44:zi_property_logic_overflow_checking_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:8:overflow
4:5:SrcAE
5:5:SrcBE
6:12:zi_rtld_2359
7:12:zi_rtld_2360
8:12:zi_rtld_n862
9:12:zi_rtld_n880
10:12:zi_rtld_n882
11:12:zi_rtld_n883
12:12:zi_rtld_n884
13:12:zi_rtld_n885
14:12:zi_rtld_n886
15:12:zi_rtld_n887
16:12:zi_rtld_n888
17:12:zi_rtld_n889
18:12:zi_rtld_n890
19:12:zi_rtld_n891
20:12:zi_rtld_n892
21:12:zi_rtld_n893
22:12:zi_rtld_n894
23:32:overflow_checking.__aim_pv_fire2
24:30:overflow_checking.__aim_pv_nv5
25:31:overflow_checking.__aim_pv_nvs3
26:16:zi_rip_25_s31_31
27:16:zi_rip_26_s31_31
28:15:zi_rtld_i886_40
29:14:zi_rtld_i909_1
30:15:zi_rtld_i911_27
31:15:zi_rtld_i912_38
32:15:zi_rtld_i913_27
33:12:zi_rtld_i914
34:15:zi_rtld_i915_38
35:15:zi_rtld_i916_37
36:15:zi_rtld_i917_38
37:15:zi_rtld_i919_37
38:15:zi_rtld_i920_38
39:14:zi_rtld_i922_1
40:12:zi_rtld_i923
41:15:zi_rtld_i924_38
42:15:zi_rtld_i925_38
<2
>3
5
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:2:0 
4:6:1 31 0
<3
>4
#114;
<4
>5
b21@2l25f1knmit0;
@3l56f1knt0;
@4l48f1knt1;
@5l33f1knmit2;
@6t3;
@7t3;
@8t3;
@9t3;
@10t3;
@11t3;
@12t3;
@13t3;
@14t3;
@15t3;
@16t3;
@17t3;
@18t3;
@19t3;
@20t3;
@21t3;
@22t3;
<5
>6
b4@5x4t4;
@4x3t4;
@2x1t3;
@3x2t3;
<6
>7
c20
#62@23i28l108f1x9 19 0 0 15 0 1 6 0 24;
#62@24i26l108f1x9 19 0 0 21 0 1 6 0 24;
#62@25i27l108f1x9 19 0 0 17 0 1 6 0 24;
#49@26i44x3 6 6 4;
#49@27i45x3 6 5 3;
#40@28i35x4 8 7 5 6;
#2@29i38x2 4 8;
#19@30i39x3 6 9 2;
#65@31i40x3 7 10 10;
#19@32i41x3 6 11 10;
#29@33i36l108f1h1x3 6 12 7;
#65@34i37x4 8 13 12 8;
#28@35i42x4 8 14 11 13;
#65@36i43x4 8 15 14 8;
#28@37i29x4 8 16 10 13;
#65@38i30x4 8 17 16 8;
#2@39i31x2 4 18;
#29@40i32l108f1h1x3 6 19 7;
#65@41i33x3 7 20 10;
#65@42i34x4 8 21 20 18;
<7
<1
>1
>2
3
0:18:zi_const_30'b0_o30
1:14:zi_const_30'b0
2:1:O
<2
>3
1
0:6:1 29 0
<3
>4
#115e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
5
0:21:zi_oper_32_o32_i30_i2
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
<2
>3
3
0:6:1 31 0
1:6:1 29 0
2:5:1 1 0
<3
>4
#116e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
47
0:47:zi_property_logic_arithemic_add_verify_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:13:ALU.ALUResult
3:5:ALUOP
4:13:ALUResult_ref
5:3:clk
6:12:zi_rtld_2404
7:12:zi_rtld_2405
8:12:zi_rtld_2406
9:12:zi_rtld_n895
10:12:zi_rtld_n896
11:12:zi_rtld_n898
12:12:zi_rtld_n899
13:12:zi_rtld_n900
14:12:zi_rtld_n901
15:12:zi_rtld_n902
16:12:zi_rtld_n903
17:12:zi_rtld_n904
18:12:zi_rtld_n905
19:12:zi_rtld_n906
20:12:zi_rtld_n907
21:12:zi_rtld_n908
22:12:zi_rtld_n909
23:12:zi_rtld_n910
24:12:zi_rtld_n911
25:35:arithemic_add_verify.__aim_pv_fire2
26:33:arithemic_add_verify.__aim_pv_nv5
27:34:arithemic_add_verify.__aim_pv_nvs3
28:14:zi_rtld_i927_1
29:15:zi_rtld_i928_42
30:12:zi_rtld_i929
31:15:zi_rtld_i930_38
32:15:zi_rtld_i931_27
33:14:zi_rtld_i932_4
34:14:zi_rtld_i932_9
35:15:zi_rtld_i932_43
36:15:zi_rtld_i932_65
37:12:zi_rtld_i933
38:15:zi_rtld_i934_38
39:15:zi_rtld_i935_37
40:15:zi_rtld_i936_38
41:15:zi_rtld_i938_37
42:15:zi_rtld_i939_38
43:14:zi_rtld_i941_1
44:12:zi_rtld_i942
45:15:zi_rtld_i943_38
46:15:zi_rtld_i944_38
<2
>3
7
0:6:1 31 0
1:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:6:1 29 0
5:2:0 
6:5:1 1 0
<3
>4
#117;
<4
>5
b23@2l198f1knh1t0;
@3l44f1knt1;
@4l51f1knt2;
@5l25f1knmit3;
@6t4;
@7t0;
@8t0;
@9t5;
@10t5;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
<5
>6
b4@5x4t5;
@3x2t6;
@2h1x1t0;
@4x3t0;
<6
>7
c22
#62@25i30l112f1x9 19 0 0 17 0 4 0 0 28;
#62@26i29l112f1x9 19 0 0 23 0 4 0 0 28;
#62@27i28l112f1x9 19 0 0 19 0 4 0 0 28;
#2@28i42x2 4 8;
#86@29i43x4 8 10 3 1;
#29@30i44l112f1h1x3 6 9 10;
#65@31i45x4 8 11 9 8;
#19@32i46x3 6 12 11;
#81@33i38x2 4 7;
#115@34i36x2 4 5;
#86@35i39x4 8 14 6 7;
#116@36i37x4 8 6 5 2;
#29@37i40l112f1h1x3 6 13 14;
#65@38i41x4 8 15 13 8;
#28@39i47x4 8 16 12 15;
#65@40i48x4 8 17 16 8;
#28@41i31x4 8 18 11 15;
#65@42i32x4 8 19 18 8;
#2@43i49x2 4 20;
#29@44i33l112f1h1x3 6 21 14;
#65@45i34x3 7 22 10;
#65@46i35x4 8 23 22 20;
<7
<1
>1
>2
3
0:14:zi_const_1_o32
1:10:zi_const_1
2:1:O
<2
>3
1
0:6:1 31 0
<3
>4
#118e1;
<4
>5
b0<5
>6
b1@2d1t0;
<6
>7
c0
<7
<1
>1
>2
47
0:47:zi_property_logic_arithemic_sub_verify_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:13:ALU.ALUResult
3:5:ALUOP
4:13:ALUResult_ref
5:3:clk
6:12:zi_rtld_2455
7:12:zi_rtld_2456
8:12:zi_rtld_2457
9:12:zi_rtld_n898
10:12:zi_rtld_n912
11:12:zi_rtld_n913
12:12:zi_rtld_n914
13:12:zi_rtld_n915
14:12:zi_rtld_n916
15:12:zi_rtld_n917
16:12:zi_rtld_n918
17:12:zi_rtld_n919
18:12:zi_rtld_n920
19:12:zi_rtld_n921
20:12:zi_rtld_n922
21:12:zi_rtld_n923
22:12:zi_rtld_n924
23:12:zi_rtld_n925
24:12:zi_rtld_n926
25:35:arithemic_sub_verify.__aim_pv_fire2
26:33:arithemic_sub_verify.__aim_pv_nv5
27:34:arithemic_sub_verify.__aim_pv_nvs3
28:15:zi_rtld_i928_42
29:14:zi_rtld_i946_1
30:12:zi_rtld_i947
31:15:zi_rtld_i948_38
32:15:zi_rtld_i949_27
33:14:zi_rtld_i950_9
34:15:zi_rtld_i950_10
35:15:zi_rtld_i950_44
36:15:zi_rtld_i950_65
37:12:zi_rtld_i951
38:15:zi_rtld_i952_38
39:15:zi_rtld_i953_37
40:15:zi_rtld_i954_38
41:15:zi_rtld_i956_37
42:15:zi_rtld_i957_38
43:14:zi_rtld_i959_1
44:12:zi_rtld_i960
45:15:zi_rtld_i961_38
46:15:zi_rtld_i962_38
<2
>3
7
0:6:1 31 0
1:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
2:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:6:1 29 0
5:2:0 
6:5:1 1 0
<3
>4
#119;
<4
>5
b23@2l198f1knh1t0;
@3l44f1knt1;
@4l51f1knt2;
@5l25f1knmit3;
@6t4;
@7t0;
@8t0;
@9t5;
@10t5;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
<5
>6
b4@5x4t5;
@3x2t6;
@2h1x1t0;
@4x3t0;
<6
>7
c22
#62@25i30l113f1x9 19 0 0 17 0 4 0 0 28;
#62@26i29l113f1x9 19 0 0 23 0 4 0 0 28;
#62@27i28l113f1x9 19 0 0 19 0 4 0 0 28;
#86@28i44x4 8 8 3 1;
#2@29i43x2 4 9;
#29@30i45l113f1h1x3 6 10 8;
#65@31i46x3 7 11 10;
#19@32i47x3 6 12 11;
#115@33i37x2 4 5;
#118@34i39x2 4 7;
#86@35i40x4 8 14 6 7;
#116@36i38x4 8 6 5 2;
#29@37i41l113f1h1x3 6 13 14;
#65@38i42x4 8 15 13 9;
#28@39i48x4 8 16 12 15;
#65@40i49x4 8 17 16 9;
#28@41i31x4 8 18 11 15;
#65@42i32x4 8 19 18 9;
#2@43i33x2 4 20;
#29@44i34l113f1h1x3 6 21 14;
#65@45i35x3 7 22 10;
#65@46i36x4 8 23 22 20;
<7
<1
>1
>2
20
0:47:zi_property_logic_arithemic_and_verify_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:12:zi_rtld_n927
4:12:zi_rtld_n928
5:12:zi_rtld_n929
6:12:zi_rtld_n930
7:12:zi_rtld_n931
8:12:zi_rtld_n932
9:12:zi_rtld_n933
10:35:arithemic_and_verify.__aim_pv_fire0
11:33:arithemic_and_verify.__aim_pv_nv2
12:34:arithemic_and_verify.__aim_pv_nvs1
13:14:zi_rtld_i964_1
14:14:zi_rtld_i965_2
15:15:zi_rtld_i966_38
16:15:zi_rtld_i968_38
17:14:zi_rtld_i970_1
18:14:zi_rtld_i971_2
19:15:zi_rtld_i972_38
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:2:0 
<3
>4
#120;
<4
>5
b8@2l25f1knmit0;
@3t1;
@4t1;
@5t1;
@6t1;
@7t1;
@8t1;
@9t1;
<5
>6
b1@2x1t1;
<6
>7
c10
#62@10i12l114f1x9 19 0 0 4 0 1 6 0 24;
#62@11i11l114f1x9 19 0 0 8 0 1 6 0 24;
#62@12i10l114f1x9 19 0 0 5 0 1 6 0 24;
#2@13i17x2 4 2;
#70@14i18x2 4 3;
#65@15i19x3 7 4 10;
#65@16i13x4 8 5 3 2;
#2@17i14x2 4 6;
#70@18i15x2 4 7;
#65@19i16x3 7 8 10;
<7
<1
>1
>2
20
0:46:zi_property_logic_arithemic_or_verify_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:3:clk
3:12:zi_rtld_n927
4:12:zi_rtld_n928
5:12:zi_rtld_n929
6:12:zi_rtld_n930
7:12:zi_rtld_n931
8:12:zi_rtld_n932
9:12:zi_rtld_n933
10:34:arithemic_or_verify.__aim_pv_fire0
11:32:arithemic_or_verify.__aim_pv_nv1
12:33:arithemic_or_verify.__aim_pv_nvs2
13:14:zi_rtld_i964_1
14:14:zi_rtld_i965_2
15:15:zi_rtld_i966_38
16:15:zi_rtld_i968_38
17:14:zi_rtld_i970_1
18:14:zi_rtld_i971_2
19:15:zi_rtld_i972_38
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:2:0 
<3
>4
#121;
<4
>5
b8@2l25f1knmit0;
@3t1;
@4t1;
@5t1;
@6t1;
@7t1;
@8t1;
@9t1;
<5
>6
b1@2x1t1;
<6
>7
c10
#62@10i12l115f1x9 19 0 0 4 0 1 6 0 24;
#62@11i11l115f1x9 19 0 0 8 0 1 6 0 24;
#62@12i10l115f1x9 19 0 0 5 0 1 6 0 24;
#2@13i17x2 4 2;
#70@14i18x2 4 3;
#65@15i19x3 7 4 10;
#65@16i13x4 8 5 3 2;
#2@17i14x2 4 6;
#70@18i15x2 4 7;
#65@19i16x3 7 8 10;
<7
<1
>1
>2
72
0:48:zi_property_logic_liveness_checking_ALU_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:13:ALU.ALUResult
3:3:clk
4:3:ins
5:4:Zero
6:12:zi_rtld_2561
7:12:zi_rtld_2562
8:12:zi_rtld_2563
9:11:zi_rtld_n56
10:12:zi_rtld_n934
11:12:zi_rtld_n935
12:12:zi_rtld_n936
13:12:zi_rtld_n937
14:12:zi_rtld_n938
15:12:zi_rtld_n939
16:12:zi_rtld_n940
17:12:zi_rtld_n941
18:12:zi_rtld_n943
19:12:zi_rtld_n944
20:12:zi_rtld_n945
21:12:zi_rtld_n946
22:12:zi_rtld_n947
23:12:zi_rtld_n948
24:12:zi_rtld_n949
25:12:zi_rtld_n950
26:12:zi_rtld_n951
27:12:zi_rtld_n952
28:12:zi_rtld_n953
29:12:zi_rtld_n954
30:12:zi_rtld_n955
31:12:zi_rtld_n956
32:12:zi_rtld_n957
33:12:zi_rtld_n958
34:12:zi_rtld_n959
35:12:zi_rtld_n960
36:12:zi_rtld_n961
37:36:liveness_checking_ALU.__aim_pv_fire0
38:35:liveness_checking_ALU.__aim_pv_fsm2
39:35:liveness_checking_ALU.__aim_pv_fsm5
40:35:liveness_checking_ALU.__aim_pv_fsm6
41:34:liveness_checking_ALU.__aim_pv_nv9
42:35:liveness_checking_ALU.__aim_pv_nvs4
43:39:liveness_checking_ALU.__aim_pv_pending7
44:14:zi_rtld_i46_28
45:14:zi_rtld_i977_1
46:14:zi_rtld_i978_2
47:15:zi_rtld_i979_38
48:12:zi_rtld_i981
49:15:zi_rtld_i982_38
50:15:zi_rtld_i983_45
51:15:zi_rtld_i985_45
52:15:zi_rtld_i986_11
53:15:zi_rtld_i986_31
54:15:zi_rtld_i986_46
55:15:zi_rtld_i986_66
56:15:zi_rtld_i988_38
57:15:zi_rtld_i989_37
58:15:zi_rtld_i990_38
59:15:zi_rtld_i993_27
60:15:zi_rtld_i994_37
61:15:zi_rtld_i995_45
62:15:zi_rtld_i996_27
63:15:zi_rtld_i997_37
64:15:zi_rtld_i999_37
65:16:zi_rtld_i1000_45
66:16:zi_rtld_i1001_37
67:16:zi_rtld_i1002_38
68:15:zi_rtld_i1004_1
69:13:zi_rtld_i1005
70:16:zi_rtld_i1006_38
71:16:zi_rtld_i1007_38
<2
>3
7
0:6:1 31 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:121:10 "logic[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:36:7 "logic" "<zin_internal>" 0 0 1 0 0
4:6:1 30 0
5:2:0 
6:5:1 8 0
<3
>4
#122;
<4
>5
b35@2l198f1knh1t0;
@3l25f1knmit1;
@4l49f1knt2;
@5l37f1knmot3;
@6t4;
@7t0;
@8t0;
@9t5;
@10t5;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
@25t5;
@26t5;
@27t5;
@28t5;
@29t5;
@30t5;
@31t5;
@32t5;
@33t5;
@34t5;
@35t5;
@36t5;
<5
>6
b4@2h1x1t0;
@5x4t5;
@4x3t6;
@3x2t5;
<6
>7
c35
#62@37i46l120f1x9 19 0 0 11 0 2 0 0 28;
#62@38i43l120f1x9 19 12 0 15 0 2 0 0 28;
#62@39i40l120f1x9 19 22 0 10 0 2 0 0 28;
#62@40i41l120f1x9 19 21 0 27 0 2 0 0 28;
#62@41i45l120f1x9 19 0 0 35 0 2 0 0 28;
#62@42i44l120f1x9 19 0 0 20 0 2 0 0 28;
#62@43i42l120f1x9 19 0 0 31 0 2 0 0 28;
#76@44i68x3 6 8 3;
#2@45i72x2 4 9;
#70@46i73x2 4 10;
#65@47i74x3 7 11 10;
#29@48i61l120f1h1x3 6 13 8;
#65@49i62x4 8 14 13 9;
#24@50i63x4 8 15 12 14;
#24@51i64x4 8 16 12 14;
#39@52i56x2 4 5;
#48@53i59x3 6 17 7;
#37@54i58x4 8 7 1 6;
#41@55i57x3 7 6 10;
#65@56i60x4 8 18 17 9;
#28@57i65x4 8 19 16 18;
#65@58i66x4 8 20 19 9;
#19@59i48x3 6 23 22;
#28@60i49x4 8 24 21 23;
#24@61i50x4 8 25 24 14;
#19@62i47x3 6 26 18;
#28@63i51x4 8 27 25 26;
#28@64i52x4 8 28 21 23;
#24@65i53x4 8 29 28 14;
#28@66i54x4 8 30 29 26;
#65@67i55x4 8 31 30 9;
#2@68i67x2 4 32;
#29@69i69l120f1h1x3 6 33 8;
#65@70i70x3 7 34 10;
#65@71i71x4 8 35 34 32;
<7
<1
>1
>2
90
0:52:zi_property_logic_liveness_checking_ALU_dis_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:13:ALU.ALUResult
3:3:clk
4:3:ins
5:4:Zero
6:11:zi_rtld_n56
7:12:zi_rtld_n962
8:12:zi_rtld_n963
9:12:zi_rtld_n964
10:12:zi_rtld_n965
11:12:zi_rtld_n966
12:12:zi_rtld_n967
13:12:zi_rtld_n968
14:12:zi_rtld_n969
15:12:zi_rtld_n970
16:12:zi_rtld_n971
17:12:zi_rtld_n972
18:12:zi_rtld_n973
19:12:zi_rtld_n974
20:12:zi_rtld_n975
21:12:zi_rtld_n976
22:12:zi_rtld_n977
23:12:zi_rtld_n978
24:12:zi_rtld_n979
25:12:zi_rtld_n980
26:12:zi_rtld_n981
27:12:zi_rtld_n982
28:12:zi_rtld_n983
29:12:zi_rtld_n984
30:12:zi_rtld_n985
31:12:zi_rtld_n986
32:12:zi_rtld_n987
33:12:zi_rtld_n988
34:12:zi_rtld_n989
35:12:zi_rtld_n990
36:12:zi_rtld_n991
37:12:zi_rtld_n992
38:12:zi_rtld_n993
39:12:zi_rtld_n994
40:12:zi_rtld_n995
41:12:zi_rtld_n996
42:12:zi_rtld_n997
43:12:zi_rtld_n998
44:12:zi_rtld_n999
45:13:zi_rtld_n1000
46:40:liveness_checking_ALU_dis.__aim_pv_fire0
47:39:liveness_checking_ALU_dis.__aim_pv_fsm3
48:39:liveness_checking_ALU_dis.__aim_pv_fsm6
49:39:liveness_checking_ALU_dis.__aim_pv_fsm7
50:39:liveness_checking_ALU_dis.__aim_pv_nv11
51:39:liveness_checking_ALU_dis.__aim_pv_nvs5
52:43:liveness_checking_ALU_dis.__aim_pv_pending8
53:14:zi_rtld_i46_28
54:15:zi_rtld_i1009_1
55:15:zi_rtld_i1010_2
56:16:zi_rtld_i1011_38
57:13:zi_rtld_i1013
58:13:zi_rtld_i1014
59:16:zi_rtld_i1015_27
60:16:zi_rtld_i1016_37
61:16:zi_rtld_i1017_38
62:16:zi_rtld_i1018_45
63:16:zi_rtld_i1019_37
64:16:zi_rtld_i1021_45
65:16:zi_rtld_i1022_30
66:13:zi_rtld_i1023
67:16:zi_rtld_i1024_38
68:16:zi_rtld_i1025_37
69:16:zi_rtld_i1026_37
70:16:zi_rtld_i1027_38
71:16:zi_rtld_i1030_27
72:16:zi_rtld_i1031_37
73:16:zi_rtld_i1032_45
74:16:zi_rtld_i1033_27
75:16:zi_rtld_i1034_37
76:16:zi_rtld_i1035_37
77:16:zi_rtld_i1037_37
78:16:zi_rtld_i1038_45
79:16:zi_rtld_i1039_37
80:16:zi_rtld_i1040_37
81:16:zi_rtld_i1041_38
82:15:zi_rtld_i1043_1
83:13:zi_rtld_i1044
84:13:zi_rtld_i1045
85:16:zi_rtld_i1046_27
86:16:zi_rtld_i1047_37
87:16:zi_rtld_i1048_38
88:16:zi_rtld_i1049_37
89:16:zi_rtld_i1050_38
<2
>3
6
0:6:1 31 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:121:10 "logic[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:36:7 "logic" "<zin_internal>" 0 0 1 0 0
4:2:0 
5:5:1 8 0
<3
>4
#123;
<4
>5
b44@2l198f1knh1t0;
@3l25f1knmit1;
@4l49f1knt2;
@5l37f1knmot3;
@6t4;
@7t4;
@8t4;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
<5
>6
b4@2h1x1t0;
@5x4t4;
@4x3t5;
@3x2t4;
<6
>7
c44
#62@46i55l122f1x9 19 0 0 8 0 2 0 0 28;
#62@47i52l122f1x9 19 9 0 16 0 2 0 0 28;
#62@48i49l122f1x9 19 25 0 7 0 2 0 0 28;
#62@49i50l122f1x9 19 24 0 31 0 2 0 0 28;
#62@50i54l122f1x9 19 0 0 44 0 2 0 0 28;
#62@51i53l122f1x9 19 0 0 23 0 2 0 0 28;
#62@52i51l122f1x9 19 0 0 36 0 2 0 0 28;
#76@53i82x3 6 5 3;
#2@54i89x2 4 6;
#70@55i90x2 4 7;
#65@56i91x3 7 8 10;
#29@57i71l122f1h1x3 6 10 5;
#29@58i70l122f1h1x3 6 11 4;
#19@59i92x3 6 12 11;
#28@60i72x4 8 13 10 12;
#65@61i73x4 8 14 13 6;
#24@62i74x4 8 15 9 14;
#28@63i75x4 8 16 15 12;
#24@64i77x4 8 17 9 14;
#48@65i66x3 6 19 1;
#29@66i67l122f1h1x3 6 18 19;
#65@67i68x4 8 20 18 6;
#28@68i69x4 8 21 20 12;
#28@69i88x4 8 22 17 21;
#65@70i78x4 8 23 22 6;
#19@71i58x3 6 26 25;
#28@72i59x4 8 27 24 26;
#24@73i60x4 8 28 27 14;
#19@74i56x3 6 29 20;
#28@75i57x4 8 30 29 12;
#28@76i61x4 8 31 28 30;
#28@77i62x4 8 32 24 26;
#24@78i76x4 8 33 32 14;
#28@79i63x4 8 34 33 30;
#28@80i64x4 8 35 34 12;
#65@81i65x4 8 36 35 6;
#2@82i79x2 4 37;
#29@83i83l122f1h1x3 6 38 5;
#29@84i80l122f1h1x3 6 39 4;
#19@85i81x3 6 40 39;
#28@86i84x4 8 41 38 40;
#65@87i85x4 8 42 41 37;
#28@88i86x4 8 43 42 40;
#65@89i87x4 8 44 43 37;
<7
<1
>1
>2
76
0:74:zi_property_logic_execution_latency_checking[0].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_2768
8:12:zi_rtld_2782
9:13:zi_rtld_n1001
10:13:zi_rtld_n1002
11:13:zi_rtld_n1003
12:13:zi_rtld_n1004
13:13:zi_rtld_n1005
14:13:zi_rtld_n1006
15:13:zi_rtld_n1007
16:13:zi_rtld_n1008
17:13:zi_rtld_n1009
18:13:zi_rtld_n1010
19:13:zi_rtld_n1011
20:13:zi_rtld_n1012
21:13:zi_rtld_n1013
22:13:zi_rtld_n1014
23:13:zi_rtld_n1015
24:13:zi_rtld_n1016
25:13:zi_rtld_n1017
26:13:zi_rtld_n1018
27:13:zi_rtld_n1019
28:13:zi_rtld_n1020
29:13:zi_rtld_n1021
30:13:zi_rtld_n1022
31:13:zi_rtld_n1023
32:13:zi_rtld_n1024
33:13:zi_rtld_n1025
34:13:zi_rtld_n1026
35:13:zi_rtld_n1027
36:13:zi_rtld_n1028
37:13:zi_rtld_n1029
38:13:zi_rtld_n1030
39:13:zi_rtld_n1031
40:62:execution_latency_checking[0].letency_execution.__aim_pv_fire4
41:60:execution_latency_checking[0].letency_execution.__aim_pv_nv9
42:61:execution_latency_checking[0].letency_execution.__aim_pv_nvs5
43:15:zi_rtld_i1052_1
44:13:zi_rtld_i1053
45:13:zi_rtld_i1054
46:16:zi_rtld_i1055_27
47:16:zi_rtld_i1056_37
48:16:zi_rtld_i1057_27
49:16:zi_rtld_i1058_10
50:16:zi_rtld_i1058_47
51:13:zi_rtld_i1059
52:16:zi_rtld_i1060_38
53:16:zi_rtld_i1061_27
54:16:zi_rtld_i1062_37
55:16:zi_rtld_i1063_10
56:16:zi_rtld_i1063_47
57:13:zi_rtld_i1064
58:16:zi_rtld_i1065_37
59:16:zi_rtld_i1066_38
60:16:zi_rtld_i1067_37
61:16:zi_rtld_i1068_38
62:16:zi_rtld_i1070_37
63:16:zi_rtld_i1071_37
64:16:zi_rtld_i1072_38
65:15:zi_rtld_i1074_1
66:13:zi_rtld_i1075
67:13:zi_rtld_i1076
68:13:zi_rtld_i1077
69:16:zi_rtld_i1078_27
70:16:zi_rtld_i1079_37
71:16:zi_rtld_i1080_27
72:16:zi_rtld_i1081_37
73:16:zi_rtld_i1082_38
74:16:zi_rtld_i1083_37
75:16:zi_rtld_i1084_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#124;
<4
>5
b38@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
<5
>6
b5@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
@2x1t3;
<6
>7
c36
#62@40i46l126f1x9 19 0 0 24 0 3 0 0 28;
#62@41i45l126f1x9 19 0 0 38 0 3 0 0 28;
#62@42i44l126f1x9 19 0 0 27 0 3 0 0 28;
#2@43i66x2 4 8;
#29@44i74l126f1h1x3 6 9 4;
#29@45i72l126f1h1x3 6 10 5;
#19@46i73x3 6 11 10;
#28@47i75x4 8 12 9 11;
#19@48i76x3 6 13 12;
#118@49i67x2 4 7;
#86@50i68x4 8 15 2 7;
#29@51i69l126f1h1x3 6 14 15;
#65@52i70x4 8 16 14 8;
#19@53i71x3 6 17 16;
#28@54i77x4 8 18 13 17;
#118@55i61x2 4 6;
#86@56i62x4 8 20 1 6;
#29@57i63l126f1h1x3 6 19 20;
#28@58i64x4 8 21 19 13;
#65@59i65x4 8 22 21 8;
#28@60i79x4 8 23 18 22;
#65@61i78x4 8 24 23 8;
#28@62i47x4 8 25 13 16;
#28@63i48x4 8 26 25 22;
#65@64i49x4 8 27 26 8;
#2@65i50x2 4 28;
#29@66i56l126f1h1x3 6 29 20;
#29@67i53l126f1h1x3 6 30 4;
#29@68i51l126f1h1x3 6 31 5;
#19@69i52x3 6 32 31;
#28@70i54x4 8 33 30 32;
#19@71i55x3 6 34 33;
#28@72i57x4 8 35 29 34;
#65@73i58x4 8 36 35 28;
#28@74i59x4 8 37 36 34;
#65@75i60x4 8 38 37 28;
<7
<1
>1
>2
106
0:74:zi_property_logic_execution_latency_checking[1].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_2858
8:12:zi_rtld_2877
9:13:zi_rtld_n1008
10:13:zi_rtld_n1013
11:13:zi_rtld_n1032
12:13:zi_rtld_n1033
13:13:zi_rtld_n1034
14:13:zi_rtld_n1035
15:13:zi_rtld_n1036
16:13:zi_rtld_n1037
17:13:zi_rtld_n1038
18:13:zi_rtld_n1039
19:13:zi_rtld_n1040
20:13:zi_rtld_n1041
21:13:zi_rtld_n1042
22:13:zi_rtld_n1043
23:13:zi_rtld_n1044
24:13:zi_rtld_n1045
25:13:zi_rtld_n1046
26:13:zi_rtld_n1047
27:13:zi_rtld_n1048
28:13:zi_rtld_n1049
29:13:zi_rtld_n1050
30:13:zi_rtld_n1051
31:13:zi_rtld_n1052
32:13:zi_rtld_n1053
33:13:zi_rtld_n1054
34:13:zi_rtld_n1055
35:13:zi_rtld_n1056
36:13:zi_rtld_n1057
37:13:zi_rtld_n1058
38:13:zi_rtld_n1059
39:13:zi_rtld_n1060
40:13:zi_rtld_n1061
41:13:zi_rtld_n1062
42:13:zi_rtld_n1063
43:13:zi_rtld_n1064
44:13:zi_rtld_n1065
45:13:zi_rtld_n1066
46:13:zi_rtld_n1067
47:13:zi_rtld_n1068
48:13:zi_rtld_n1069
49:13:zi_rtld_n1070
50:13:zi_rtld_n1071
51:13:zi_rtld_n1072
52:13:zi_rtld_n1073
53:13:zi_rtld_n1074
54:13:zi_rtld_n1075
55:62:execution_latency_checking[1].letency_execution.__aim_pv_fire6
56:61:execution_latency_checking[1].letency_execution.__aim_pv_fsm2
57:61:execution_latency_checking[1].letency_execution.__aim_pv_fsm4
58:61:execution_latency_checking[1].letency_execution.__aim_pv_nv11
59:61:execution_latency_checking[1].letency_execution.__aim_pv_nvs7
60:16:zi_rtld_i1058_10
61:16:zi_rtld_i1058_47
62:16:zi_rtld_i1063_10
63:16:zi_rtld_i1063_47
64:15:zi_rtld_i1086_1
65:13:zi_rtld_i1087
66:13:zi_rtld_i1088
67:16:zi_rtld_i1089_27
68:16:zi_rtld_i1090_37
69:16:zi_rtld_i1091_27
70:16:zi_rtld_i1092_38
71:15:zi_rtld_i1094_2
72:16:zi_rtld_i1095_27
73:16:zi_rtld_i1096_37
74:16:zi_rtld_i1097_27
75:13:zi_rtld_i1098
76:16:zi_rtld_i1099_37
77:16:zi_rtld_i1100_38
78:16:zi_rtld_i1101_37
79:16:zi_rtld_i1102_37
80:16:zi_rtld_i1103_37
81:16:zi_rtld_i1104_38
82:13:zi_rtld_i1106
83:16:zi_rtld_i1107_38
84:16:zi_rtld_i1108_37
85:16:zi_rtld_i1109_27
86:16:zi_rtld_i1110_37
87:16:zi_rtld_i1111_27
88:16:zi_rtld_i1112_37
89:16:zi_rtld_i1113_37
90:16:zi_rtld_i1114_45
91:16:zi_rtld_i1115_37
92:16:zi_rtld_i1116_38
93:16:zi_rtld_i1118_37
94:16:zi_rtld_i1119_38
95:15:zi_rtld_i1121_1
96:13:zi_rtld_i1122
97:13:zi_rtld_i1123
98:13:zi_rtld_i1124
99:16:zi_rtld_i1125_27
100:16:zi_rtld_i1126_37
101:16:zi_rtld_i1127_27
102:16:zi_rtld_i1128_37
103:16:zi_rtld_i1129_38
104:16:zi_rtld_i1130_37
105:16:zi_rtld_i1131_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#125;
<4
>5
b53@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
<5
>6
b5@3x2t3;
@4x3t4;
@6x5t4;
@2x1t3;
@5x4t4;
<6
>7
c51
#62@55i63l126f1x9 19 0 0 40 0 3 0 0 28;
#62@56i61l126f1x7 15 17 5 3 0 0 28;
#62@57i62l126f1x9 19 16 0 29 0 3 0 0 28;
#62@58i60l126f1x9 19 0 0 53 0 3 0 0 28;
#62@59i59l126f1x9 19 0 0 42 0 3 0 0 28;
#118@60i79x2 4 6;
#86@61i80x4 8 8 2 6;
#118@62i85x2 4 7;
#86@63i86x4 8 9 1 7;
#2@64i96x2 4 10;
#29@65i105l126f1h1x3 6 11 4;
#29@66i103l126f1h1x3 6 12 5;
#19@67i104x3 6 13 12;
#28@68i106x4 8 14 11 13;
#19@69i107x3 6 15 14;
#65@70i97x4 8 18 17 10;
#70@71i95x2 4 19;
#19@72i90x3 6 20 12;
#28@73i91x4 8 21 20 11;
#19@74i92x3 6 22 21;
#29@75i87l126f1h1x3 6 23 9;
#28@76i88x4 8 24 23 15;
#65@77i89x4 8 25 24 10;
#28@78i93x4 8 26 22 25;
#28@79i94x3 7 27 10;
#28@80i98x4 8 28 17 27;
#65@81i99x4 8 29 28 10;
#29@82i100l126f1h1x3 6 30 8;
#65@83i81x4 8 31 30 10;
#28@84i82x4 8 32 22 31;
#19@85i83x3 6 33 32;
#28@86i101x4 8 34 16 33;
#19@87i76x3 6 35 26;
#28@88i77x4 8 36 35 25;
#28@89i78x4 8 37 17 36;
#24@90i102x4 8 38 34 37;
#28@91i108x4 8 39 15 38;
#65@92i109x4 8 40 39 10;
#28@93i64x4 8 41 16 32;
#65@94i84x4 8 42 41 10;
#2@95i65x2 4 43;
#29@96i71l126f1h1x3 6 44 9;
#29@97i68l126f1h1x3 6 45 4;
#29@98i66l126f1h1x3 6 46 5;
#19@99i67x3 6 47 46;
#28@100i69x4 8 48 45 47;
#19@101i70x3 6 49 48;
#28@102i72x4 8 50 44 49;
#65@103i73x4 8 51 50 43;
#28@104i74x4 8 52 51 49;
#65@105i75x4 8 53 52 43;
<7
<1
>1
>2
116
0:74:zi_property_logic_execution_latency_checking[2].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_2996
8:12:zi_rtld_3011
9:13:zi_rtld_n1008
10:13:zi_rtld_n1013
11:13:zi_rtld_n1076
12:13:zi_rtld_n1077
13:13:zi_rtld_n1078
14:13:zi_rtld_n1079
15:13:zi_rtld_n1080
16:13:zi_rtld_n1081
17:13:zi_rtld_n1082
18:13:zi_rtld_n1083
19:13:zi_rtld_n1084
20:13:zi_rtld_n1085
21:13:zi_rtld_n1086
22:13:zi_rtld_n1087
23:13:zi_rtld_n1088
24:13:zi_rtld_n1089
25:13:zi_rtld_n1090
26:13:zi_rtld_n1091
27:13:zi_rtld_n1092
28:13:zi_rtld_n1093
29:13:zi_rtld_n1094
30:13:zi_rtld_n1095
31:13:zi_rtld_n1096
32:13:zi_rtld_n1097
33:13:zi_rtld_n1098
34:13:zi_rtld_n1099
35:13:zi_rtld_n1100
36:13:zi_rtld_n1101
37:13:zi_rtld_n1102
38:13:zi_rtld_n1103
39:13:zi_rtld_n1104
40:13:zi_rtld_n1105
41:13:zi_rtld_n1106
42:13:zi_rtld_n1107
43:13:zi_rtld_n1108
44:13:zi_rtld_n1109
45:13:zi_rtld_n1110
46:13:zi_rtld_n1111
47:13:zi_rtld_n1112
48:13:zi_rtld_n1113
49:13:zi_rtld_n1114
50:13:zi_rtld_n1115
51:13:zi_rtld_n1116
52:13:zi_rtld_n1117
53:13:zi_rtld_n1118
54:13:zi_rtld_n1119
55:13:zi_rtld_n1120
56:13:zi_rtld_n1121
57:13:zi_rtld_n1122
58:13:zi_rtld_n1123
59:13:zi_rtld_n1124
60:62:execution_latency_checking[2].letency_execution.__aim_pv_fire7
61:61:execution_latency_checking[2].letency_execution.__aim_pv_fsm2
62:61:execution_latency_checking[2].letency_execution.__aim_pv_fsm4
63:61:execution_latency_checking[2].letency_execution.__aim_pv_fsm5
64:61:execution_latency_checking[2].letency_execution.__aim_pv_nv12
65:61:execution_latency_checking[2].letency_execution.__aim_pv_nvs8
66:16:zi_rtld_i1058_10
67:16:zi_rtld_i1058_47
68:16:zi_rtld_i1063_10
69:16:zi_rtld_i1063_47
70:15:zi_rtld_i1133_1
71:13:zi_rtld_i1134
72:13:zi_rtld_i1135
73:16:zi_rtld_i1136_27
74:16:zi_rtld_i1137_37
75:16:zi_rtld_i1138_27
76:16:zi_rtld_i1139_38
77:15:zi_rtld_i1141_2
78:16:zi_rtld_i1142_27
79:16:zi_rtld_i1143_37
80:16:zi_rtld_i1144_27
81:13:zi_rtld_i1145
82:16:zi_rtld_i1146_37
83:16:zi_rtld_i1147_38
84:16:zi_rtld_i1148_37
85:16:zi_rtld_i1149_37
86:16:zi_rtld_i1150_37
87:16:zi_rtld_i1151_38
88:16:zi_rtld_i1153_37
89:16:zi_rtld_i1154_38
90:13:zi_rtld_i1156
91:16:zi_rtld_i1157_38
92:16:zi_rtld_i1158_37
93:16:zi_rtld_i1159_27
94:16:zi_rtld_i1160_37
95:16:zi_rtld_i1161_37
96:16:zi_rtld_i1162_45
97:16:zi_rtld_i1163_27
98:16:zi_rtld_i1164_37
99:16:zi_rtld_i1165_37
100:16:zi_rtld_i1166_45
101:16:zi_rtld_i1167_37
102:16:zi_rtld_i1168_38
103:16:zi_rtld_i1170_37
104:16:zi_rtld_i1171_38
105:15:zi_rtld_i1173_1
106:13:zi_rtld_i1174
107:13:zi_rtld_i1175
108:13:zi_rtld_i1176
109:16:zi_rtld_i1177_27
110:16:zi_rtld_i1178_37
111:16:zi_rtld_i1179_27
112:16:zi_rtld_i1180_37
113:16:zi_rtld_i1181_38
114:16:zi_rtld_i1182_37
115:16:zi_rtld_i1183_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#126;
<4
>5
b58@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
<5
>6
b5@3x2t3;
@4x3t4;
@6x5t4;
@2x1t3;
@5x4t4;
<6
>7
c56
#62@60i69l126f1x9 19 0 0 45 0 3 0 0 28;
#62@61i66l126f1x7 15 18 5 3 0 0 28;
#62@62i67l126f1x9 19 17 0 30 0 3 0 0 28;
#62@63i68l126f1x9 19 16 0 32 0 3 0 0 28;
#62@64i65l126f1x9 19 0 0 58 0 3 0 0 28;
#62@65i64l126f1x9 19 0 0 47 0 3 0 0 28;
#118@66i86x2 4 6;
#86@67i87x4 8 8 2 6;
#118@68i92x2 4 7;
#86@69i93x4 8 9 1 7;
#2@70i103x2 4 10;
#29@71i114l126f1h1x3 6 11 4;
#29@72i112l126f1h1x3 6 12 5;
#19@73i113x3 6 13 12;
#28@74i115x4 8 14 11 13;
#19@75i116x3 6 15 14;
#65@76i104x4 8 19 18 10;
#70@77i102x2 4 20;
#19@78i97x3 6 21 12;
#28@79i98x4 8 22 21 11;
#19@80i99x3 6 23 22;
#29@81i94l126f1h1x3 6 24 9;
#28@82i95x4 8 25 24 15;
#65@83i96x4 8 26 25 10;
#28@84i100x4 8 27 23 26;
#28@85i101x3 7 28 10;
#28@86i119x4 8 29 18 28;
#65@87i106x4 8 30 29 10;
#28@88i107x4 8 31 17 23;
#65@89i108x4 8 32 31 10;
#29@90i88l126f1h1x3 6 33 8;
#65@91i89x4 8 34 33 10;
#28@92i90x4 8 35 23 34;
#19@93i91x3 6 36 35;
#28@94i109x4 8 37 16 36;
#28@95i85x4 8 38 17 22;
#24@96i110x4 8 39 37 38;
#19@97i83x3 6 40 27;
#28@98i84x4 8 41 40 26;
#28@99i105x4 8 42 18 41;
#24@100i111x4 8 43 39 42;
#28@101i117x4 8 44 15 43;
#65@102i118x4 8 45 44 10;
#28@103i70x4 8 46 16 35;
#65@104i71x4 8 47 46 10;
#2@105i72x2 4 48;
#29@106i78l126f1h1x3 6 49 9;
#29@107i75l126f1h1x3 6 50 4;
#29@108i73l126f1h1x3 6 51 5;
#19@109i74x3 6 52 51;
#28@110i76x4 8 53 50 52;
#19@111i77x3 6 54 53;
#28@112i79x4 8 55 49 54;
#65@113i80x4 8 56 55 48;
#28@114i81x4 8 57 56 54;
#65@115i82x4 8 58 57 48;
<7
<1
>1
>2
126
0:74:zi_property_logic_execution_latency_checking[3].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_3150
8:12:zi_rtld_3261
9:13:zi_rtld_n1008
10:13:zi_rtld_n1013
11:13:zi_rtld_n1125
12:13:zi_rtld_n1126
13:13:zi_rtld_n1127
14:13:zi_rtld_n1128
15:13:zi_rtld_n1129
16:13:zi_rtld_n1130
17:13:zi_rtld_n1131
18:13:zi_rtld_n1132
19:13:zi_rtld_n1133
20:13:zi_rtld_n1134
21:13:zi_rtld_n1135
22:13:zi_rtld_n1136
23:13:zi_rtld_n1137
24:13:zi_rtld_n1138
25:13:zi_rtld_n1139
26:13:zi_rtld_n1140
27:13:zi_rtld_n1141
28:13:zi_rtld_n1142
29:13:zi_rtld_n1143
30:13:zi_rtld_n1144
31:13:zi_rtld_n1145
32:13:zi_rtld_n1146
33:13:zi_rtld_n1147
34:13:zi_rtld_n1148
35:13:zi_rtld_n1149
36:13:zi_rtld_n1150
37:13:zi_rtld_n1151
38:13:zi_rtld_n1152
39:13:zi_rtld_n1153
40:13:zi_rtld_n1154
41:13:zi_rtld_n1155
42:13:zi_rtld_n1156
43:13:zi_rtld_n1157
44:13:zi_rtld_n1158
45:13:zi_rtld_n1159
46:13:zi_rtld_n1160
47:13:zi_rtld_n1161
48:13:zi_rtld_n1162
49:13:zi_rtld_n1163
50:13:zi_rtld_n1164
51:13:zi_rtld_n1165
52:13:zi_rtld_n1166
53:13:zi_rtld_n1167
54:13:zi_rtld_n1168
55:13:zi_rtld_n1169
56:13:zi_rtld_n1170
57:13:zi_rtld_n1171
58:13:zi_rtld_n1172
59:13:zi_rtld_n1173
60:13:zi_rtld_n1174
61:13:zi_rtld_n1175
62:13:zi_rtld_n1176
63:13:zi_rtld_n1177
64:13:zi_rtld_n1178
65:62:execution_latency_checking[3].letency_execution.__aim_pv_fire8
66:61:execution_latency_checking[3].letency_execution.__aim_pv_fsm2
67:61:execution_latency_checking[3].letency_execution.__aim_pv_fsm4
68:61:execution_latency_checking[3].letency_execution.__aim_pv_fsm5
69:61:execution_latency_checking[3].letency_execution.__aim_pv_fsm6
70:61:execution_latency_checking[3].letency_execution.__aim_pv_nv13
71:61:execution_latency_checking[3].letency_execution.__aim_pv_nvs9
72:16:zi_rtld_i1058_10
73:16:zi_rtld_i1058_47
74:16:zi_rtld_i1063_10
75:16:zi_rtld_i1063_47
76:15:zi_rtld_i1185_1
77:13:zi_rtld_i1186
78:13:zi_rtld_i1187
79:16:zi_rtld_i1188_27
80:16:zi_rtld_i1189_37
81:16:zi_rtld_i1190_27
82:16:zi_rtld_i1191_38
83:15:zi_rtld_i1193_2
84:16:zi_rtld_i1194_27
85:16:zi_rtld_i1195_37
86:16:zi_rtld_i1196_27
87:13:zi_rtld_i1197
88:16:zi_rtld_i1198_37
89:16:zi_rtld_i1199_38
90:16:zi_rtld_i1200_37
91:16:zi_rtld_i1201_37
92:16:zi_rtld_i1202_37
93:16:zi_rtld_i1203_38
94:16:zi_rtld_i1205_37
95:16:zi_rtld_i1206_38
96:16:zi_rtld_i1208_37
97:16:zi_rtld_i1209_38
98:13:zi_rtld_i1211
99:16:zi_rtld_i1212_38
100:16:zi_rtld_i1213_37
101:16:zi_rtld_i1214_27
102:16:zi_rtld_i1215_37
103:16:zi_rtld_i1216_37
104:16:zi_rtld_i1217_45
105:16:zi_rtld_i1218_37
106:16:zi_rtld_i1219_45
107:16:zi_rtld_i1220_27
108:16:zi_rtld_i1221_37
109:16:zi_rtld_i1222_37
110:16:zi_rtld_i1223_45
111:16:zi_rtld_i1224_37
112:16:zi_rtld_i1225_38
113:16:zi_rtld_i1227_37
114:16:zi_rtld_i1228_38
115:15:zi_rtld_i1230_1
116:13:zi_rtld_i1231
117:13:zi_rtld_i1232
118:13:zi_rtld_i1233
119:16:zi_rtld_i1234_27
120:16:zi_rtld_i1235_37
121:16:zi_rtld_i1236_27
122:16:zi_rtld_i1237_37
123:16:zi_rtld_i1238_38
124:16:zi_rtld_i1239_37
125:16:zi_rtld_i1240_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#127;
<4
>5
b63@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
<5
>6
b5@3x2t3;
@4x3t4;
@6x5t4;
@2x1t3;
@5x4t4;
<6
>7
c61
#62@65i75l126f1x9 19 0 0 50 0 3 0 0 28;
#62@66i71l126f1x7 15 19 5 3 0 0 28;
#62@67i72l126f1x9 19 18 0 31 0 3 0 0 28;
#62@68i73l126f1x9 19 17 0 33 0 3 0 0 28;
#62@69i74l126f1x9 19 16 0 35 0 3 0 0 28;
#62@70i70l126f1x9 19 0 0 63 0 3 0 0 28;
#62@71i69l126f1x9 19 0 0 52 0 3 0 0 28;
#118@72i92x2 4 6;
#86@73i93x4 8 8 2 6;
#118@74i128x2 4 7;
#86@75i129x4 8 9 1 7;
#2@76i106x2 4 10;
#29@77i123l126f1h1x3 6 11 4;
#29@78i121l126f1h1x3 6 12 5;
#19@79i122x3 6 13 12;
#28@80i124x4 8 14 11 13;
#19@81i125x3 6 15 14;
#65@82i107x4 8 20 19 10;
#70@83i105x2 4 21;
#19@84i100x3 6 22 12;
#28@85i101x4 8 23 22 11;
#19@86i102x3 6 24 23;
#29@87i98l126f1h1x3 6 25 9;
#28@88i114x4 8 26 25 15;
#65@89i99x4 8 27 26 10;
#28@90i103x4 8 28 24 27;
#28@91i104x3 7 29 10;
#28@92i109x4 8 30 19 29;
#65@93i110x4 8 31 30 10;
#28@94i112x4 8 32 18 24;
#65@95i113x4 8 33 32 10;
#28@96i115x4 8 34 17 24;
#65@97i116x4 8 35 34 10;
#29@98i94l126f1h1x3 6 36 8;
#65@99i95x4 8 37 36 10;
#28@100i96x4 8 38 24 37;
#19@101i97x3 6 39 38;
#28@102i117x4 8 40 16 39;
#28@103i108x4 8 41 18 23;
#24@104i118x4 8 42 40 41;
#28@105i91x4 8 43 17 23;
#24@106i119x4 8 44 42 43;
#19@107i88x3 6 45 28;
#28@108i89x4 8 46 45 27;
#28@109i90x4 8 47 19 46;
#24@110i120x4 8 48 44 47;
#28@111i126x4 8 49 15 48;
#65@112i127x4 8 50 49 10;
#28@113i76x4 8 51 16 38;
#65@114i77x4 8 52 51 10;
#2@115i78x2 4 53;
#29@116i111l126f1h1x3 6 54 9;
#29@117i81l126f1h1x3 6 55 4;
#29@118i79l126f1h1x3 6 56 5;
#19@119i80x3 6 57 56;
#28@120i82x4 8 58 55 57;
#19@121i83x3 6 59 58;
#28@122i84x4 8 60 54 59;
#65@123i85x4 8 61 60 53;
#28@124i86x4 8 62 61 59;
#65@125i87x4 8 63 62 53;
<7
<1
>1
>2
136
0:74:zi_property_logic_execution_latency_checking[4].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_3331
8:12:zi_rtld_3405
9:13:zi_rtld_n1008
10:13:zi_rtld_n1013
11:13:zi_rtld_n1179
12:13:zi_rtld_n1180
13:13:zi_rtld_n1181
14:13:zi_rtld_n1182
15:13:zi_rtld_n1183
16:13:zi_rtld_n1184
17:13:zi_rtld_n1185
18:13:zi_rtld_n1186
19:13:zi_rtld_n1187
20:13:zi_rtld_n1188
21:13:zi_rtld_n1189
22:13:zi_rtld_n1190
23:13:zi_rtld_n1191
24:13:zi_rtld_n1192
25:13:zi_rtld_n1193
26:13:zi_rtld_n1194
27:13:zi_rtld_n1195
28:13:zi_rtld_n1196
29:13:zi_rtld_n1197
30:13:zi_rtld_n1198
31:13:zi_rtld_n1199
32:13:zi_rtld_n1200
33:13:zi_rtld_n1201
34:13:zi_rtld_n1202
35:13:zi_rtld_n1203
36:13:zi_rtld_n1204
37:13:zi_rtld_n1205
38:13:zi_rtld_n1206
39:13:zi_rtld_n1207
40:13:zi_rtld_n1208
41:13:zi_rtld_n1209
42:13:zi_rtld_n1210
43:13:zi_rtld_n1211
44:13:zi_rtld_n1212
45:13:zi_rtld_n1213
46:13:zi_rtld_n1214
47:13:zi_rtld_n1215
48:13:zi_rtld_n1216
49:13:zi_rtld_n1217
50:13:zi_rtld_n1218
51:13:zi_rtld_n1219
52:13:zi_rtld_n1220
53:13:zi_rtld_n1221
54:13:zi_rtld_n1222
55:13:zi_rtld_n1223
56:13:zi_rtld_n1224
57:13:zi_rtld_n1225
58:13:zi_rtld_n1226
59:13:zi_rtld_n1227
60:13:zi_rtld_n1228
61:13:zi_rtld_n1229
62:13:zi_rtld_n1230
63:13:zi_rtld_n1231
64:13:zi_rtld_n1232
65:13:zi_rtld_n1233
66:13:zi_rtld_n1234
67:13:zi_rtld_n1235
68:13:zi_rtld_n1236
69:13:zi_rtld_n1237
70:62:execution_latency_checking[4].letency_execution.__aim_pv_fire9
71:61:execution_latency_checking[4].letency_execution.__aim_pv_fsm2
72:61:execution_latency_checking[4].letency_execution.__aim_pv_fsm4
73:61:execution_latency_checking[4].letency_execution.__aim_pv_fsm5
74:61:execution_latency_checking[4].letency_execution.__aim_pv_fsm6
75:61:execution_latency_checking[4].letency_execution.__aim_pv_fsm7
76:61:execution_latency_checking[4].letency_execution.__aim_pv_nv14
77:62:execution_latency_checking[4].letency_execution.__aim_pv_nvs10
78:16:zi_rtld_i1058_10
79:16:zi_rtld_i1058_47
80:16:zi_rtld_i1063_10
81:16:zi_rtld_i1063_47
82:15:zi_rtld_i1242_1
83:13:zi_rtld_i1243
84:13:zi_rtld_i1244
85:16:zi_rtld_i1245_27
86:16:zi_rtld_i1246_37
87:16:zi_rtld_i1247_27
88:16:zi_rtld_i1248_38
89:15:zi_rtld_i1250_2
90:16:zi_rtld_i1251_27
91:16:zi_rtld_i1252_37
92:16:zi_rtld_i1253_27
93:13:zi_rtld_i1254
94:16:zi_rtld_i1255_37
95:16:zi_rtld_i1256_38
96:16:zi_rtld_i1257_37
97:16:zi_rtld_i1258_37
98:16:zi_rtld_i1259_37
99:16:zi_rtld_i1260_38
100:16:zi_rtld_i1262_37
101:16:zi_rtld_i1263_38
102:16:zi_rtld_i1265_37
103:16:zi_rtld_i1266_38
104:16:zi_rtld_i1268_37
105:16:zi_rtld_i1269_38
106:13:zi_rtld_i1271
107:16:zi_rtld_i1272_38
108:16:zi_rtld_i1273_37
109:16:zi_rtld_i1274_27
110:16:zi_rtld_i1275_37
111:16:zi_rtld_i1276_37
112:16:zi_rtld_i1277_45
113:16:zi_rtld_i1278_37
114:16:zi_rtld_i1279_45
115:16:zi_rtld_i1280_37
116:16:zi_rtld_i1281_45
117:16:zi_rtld_i1282_27
118:16:zi_rtld_i1283_37
119:16:zi_rtld_i1284_37
120:16:zi_rtld_i1285_45
121:16:zi_rtld_i1286_37
122:16:zi_rtld_i1287_38
123:16:zi_rtld_i1289_37
124:16:zi_rtld_i1290_38
125:15:zi_rtld_i1292_1
126:13:zi_rtld_i1293
127:13:zi_rtld_i1294
128:13:zi_rtld_i1295
129:16:zi_rtld_i1296_27
130:16:zi_rtld_i1297_37
131:16:zi_rtld_i1298_27
132:16:zi_rtld_i1299_37
133:16:zi_rtld_i1300_38
134:16:zi_rtld_i1301_37
135:16:zi_rtld_i1302_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#128;
<4
>5
b68@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
@65t4;
@66t4;
@67t4;
@68t4;
@69t4;
<5
>6
b5@3x2t3;
@4x3t4;
@6x5t4;
@2x1t3;
@5x4t4;
<6
>7
c66
#62@70i81l126f1x9 19 0 0 55 0 3 0 0 28;
#62@71i80l126f1x7 15 20 5 3 0 0 28;
#62@72i75l126f1x9 19 19 0 32 0 3 0 0 28;
#62@73i79l126f1x9 19 18 0 34 0 3 0 0 28;
#62@74i77l126f1x9 19 17 0 36 0 3 0 0 28;
#62@75i78l126f1x9 19 16 0 38 0 3 0 0 28;
#62@76i74l126f1x9 19 0 0 68 0 3 0 0 28;
#62@77i76l126f1x9 19 0 0 57 0 3 0 0 28;
#118@78i126x2 4 7;
#86@79i127x4 8 8 2 7;
#118@80i104x2 4 6;
#86@81i105x4 8 9 1 6;
#2@82i115x2 4 10;
#29@83i135l126f1h1x3 6 11 4;
#29@84i133l126f1h1x3 6 12 5;
#19@85i134x3 6 13 12;
#28@86i136x4 8 14 11 13;
#19@87i137x3 6 15 14;
#65@88i116x4 8 21 20 10;
#70@89i114x2 4 22;
#19@90i109x3 6 23 12;
#28@91i110x4 8 24 23 11;
#19@92i111x3 6 25 24;
#29@93i106l126f1h1x3 6 26 9;
#28@94i107x4 8 27 26 15;
#65@95i108x4 8 28 27 10;
#28@96i112x4 8 29 25 28;
#28@97i113x3 7 30 10;
#28@98i117x4 8 31 20 30;
#65@99i118x4 8 32 31 10;
#28@100i120x4 8 33 19 25;
#65@101i121x4 8 34 33 10;
#28@102i122x4 8 35 18 25;
#65@103i123x4 8 36 35 10;
#28@104i124x4 8 37 17 25;
#65@105i125x4 8 38 37 10;
#29@106i99l126f1h1x3 6 39 8;
#65@107i100x4 8 40 39 10;
#28@108i101x4 8 41 25 40;
#19@109i102x3 6 42 41;
#28@110i128x4 8 43 16 42;
#28@111i98x4 8 44 19 24;
#24@112i129x4 8 45 43 44;
#28@113i97x4 8 46 18 24;
#24@114i130x4 8 47 45 46;
#28@115i96x4 8 48 17 24;
#24@116i131x4 8 49 47 48;
#19@117i93x3 6 50 29;
#28@118i94x4 8 51 50 28;
#28@119i95x4 8 52 20 51;
#24@120i132x4 8 53 49 52;
#28@121i138x4 8 54 15 53;
#65@122i139x4 8 55 54 10;
#28@123i82x4 8 56 16 41;
#65@124i83x4 8 57 56 10;
#2@125i84x2 4 58;
#29@126i103l126f1h1x3 6 59 9;
#29@127i87l126f1h1x3 6 60 4;
#29@128i85l126f1h1x3 6 61 5;
#19@129i86x3 6 62 61;
#28@130i88x4 8 63 60 62;
#19@131i89x3 6 64 63;
#28@132i90x4 8 65 59 64;
#65@133i91x4 8 66 65 58;
#28@134i92x4 8 67 66 64;
#65@135i119x4 8 68 67 58;
<7
<1
>1
>2
146
0:74:zi_property_logic_execution_latency_checking[5].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:9:ALUResult
3:10:ALUResultE
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_3487
8:12:zi_rtld_3491
9:13:zi_rtld_n1008
10:13:zi_rtld_n1013
11:13:zi_rtld_n1238
12:13:zi_rtld_n1239
13:13:zi_rtld_n1240
14:13:zi_rtld_n1241
15:13:zi_rtld_n1242
16:13:zi_rtld_n1243
17:13:zi_rtld_n1244
18:13:zi_rtld_n1245
19:13:zi_rtld_n1246
20:13:zi_rtld_n1247
21:13:zi_rtld_n1248
22:13:zi_rtld_n1249
23:13:zi_rtld_n1250
24:13:zi_rtld_n1251
25:13:zi_rtld_n1252
26:13:zi_rtld_n1253
27:13:zi_rtld_n1254
28:13:zi_rtld_n1255
29:13:zi_rtld_n1256
30:13:zi_rtld_n1257
31:13:zi_rtld_n1258
32:13:zi_rtld_n1259
33:13:zi_rtld_n1260
34:13:zi_rtld_n1261
35:13:zi_rtld_n1262
36:13:zi_rtld_n1263
37:13:zi_rtld_n1264
38:13:zi_rtld_n1265
39:13:zi_rtld_n1266
40:13:zi_rtld_n1267
41:13:zi_rtld_n1268
42:13:zi_rtld_n1269
43:13:zi_rtld_n1270
44:13:zi_rtld_n1271
45:13:zi_rtld_n1272
46:13:zi_rtld_n1273
47:13:zi_rtld_n1274
48:13:zi_rtld_n1275
49:13:zi_rtld_n1276
50:13:zi_rtld_n1277
51:13:zi_rtld_n1278
52:13:zi_rtld_n1279
53:13:zi_rtld_n1280
54:13:zi_rtld_n1281
55:13:zi_rtld_n1282
56:13:zi_rtld_n1283
57:13:zi_rtld_n1284
58:13:zi_rtld_n1285
59:13:zi_rtld_n1286
60:13:zi_rtld_n1287
61:13:zi_rtld_n1288
62:13:zi_rtld_n1289
63:13:zi_rtld_n1290
64:13:zi_rtld_n1291
65:13:zi_rtld_n1292
66:13:zi_rtld_n1293
67:13:zi_rtld_n1294
68:13:zi_rtld_n1295
69:13:zi_rtld_n1296
70:13:zi_rtld_n1297
71:13:zi_rtld_n1298
72:13:zi_rtld_n1299
73:13:zi_rtld_n1300
74:13:zi_rtld_n1301
75:63:execution_latency_checking[5].letency_execution.__aim_pv_fire10
76:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm2
77:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm4
78:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm5
79:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm6
80:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm7
81:61:execution_latency_checking[5].letency_execution.__aim_pv_fsm8
82:61:execution_latency_checking[5].letency_execution.__aim_pv_nv15
83:62:execution_latency_checking[5].letency_execution.__aim_pv_nvs11
84:16:zi_rtld_i1058_10
85:16:zi_rtld_i1058_47
86:16:zi_rtld_i1063_10
87:16:zi_rtld_i1063_47
88:15:zi_rtld_i1304_1
89:13:zi_rtld_i1305
90:13:zi_rtld_i1306
91:16:zi_rtld_i1307_27
92:16:zi_rtld_i1308_37
93:16:zi_rtld_i1309_27
94:16:zi_rtld_i1310_38
95:15:zi_rtld_i1312_2
96:16:zi_rtld_i1313_27
97:16:zi_rtld_i1314_37
98:16:zi_rtld_i1315_27
99:13:zi_rtld_i1316
100:16:zi_rtld_i1317_37
101:16:zi_rtld_i1318_38
102:16:zi_rtld_i1319_37
103:16:zi_rtld_i1320_37
104:16:zi_rtld_i1321_37
105:16:zi_rtld_i1322_38
106:16:zi_rtld_i1324_37
107:16:zi_rtld_i1325_38
108:16:zi_rtld_i1327_37
109:16:zi_rtld_i1328_38
110:16:zi_rtld_i1330_37
111:16:zi_rtld_i1331_38
112:16:zi_rtld_i1333_37
113:16:zi_rtld_i1334_38
114:13:zi_rtld_i1336
115:16:zi_rtld_i1337_38
116:16:zi_rtld_i1338_37
117:16:zi_rtld_i1339_27
118:16:zi_rtld_i1340_37
119:16:zi_rtld_i1341_37
120:16:zi_rtld_i1342_45
121:16:zi_rtld_i1343_37
122:16:zi_rtld_i1344_45
123:16:zi_rtld_i1345_37
124:16:zi_rtld_i1346_45
125:16:zi_rtld_i1347_37
126:16:zi_rtld_i1348_45
127:16:zi_rtld_i1349_27
128:16:zi_rtld_i1350_37
129:16:zi_rtld_i1351_37
130:16:zi_rtld_i1352_45
131:16:zi_rtld_i1353_37
132:16:zi_rtld_i1354_38
133:16:zi_rtld_i1356_37
134:16:zi_rtld_i1357_38
135:15:zi_rtld_i1359_1
136:13:zi_rtld_i1360
137:13:zi_rtld_i1361
138:13:zi_rtld_i1362
139:16:zi_rtld_i1363_27
140:16:zi_rtld_i1364_37
141:16:zi_rtld_i1365_27
142:16:zi_rtld_i1366_37
143:16:zi_rtld_i1367_38
144:16:zi_rtld_i1368_37
145:16:zi_rtld_i1369_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#129;
<4
>5
b73@2l50f1knt0;
@3l52f1knt0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
@65t4;
@66t4;
@67t4;
@68t4;
@69t4;
@70t4;
@71t4;
@72t4;
@73t4;
@74t4;
<5
>6
b5@3x2t3;
@4x3t4;
@6x5t4;
@2x1t3;
@5x4t4;
<6
>7
c71
#62@75i87l126f1x9 19 0 0 60 0 3 0 0 28;
#62@76i80l126f1x7 15 21 5 3 0 0 28;
#62@77i81l126f1x9 19 20 0 33 0 3 0 0 28;
#62@78i83l126f1x9 19 19 0 35 0 3 0 0 28;
#62@79i84l126f1x9 19 18 0 37 0 3 0 0 28;
#62@80i85l126f1x9 19 17 0 39 0 3 0 0 28;
#62@81i86l126f1x9 19 16 0 41 0 3 0 0 28;
#62@82i79l126f1x9 19 0 0 73 0 3 0 0 28;
#62@83i82l126f1x9 19 0 0 62 0 3 0 0 28;
#118@84i101x2 4 6;
#86@85i102x4 8 8 2 6;
#118@86i103x2 4 7;
#86@87i104x4 8 9 1 7;
#2@88i116x2 4 10;
#29@89i141l126f1h1x3 6 11 4;
#29@90i137l126f1h1x3 6 12 5;
#19@91i139x3 6 13 12;
#28@92i143x4 8 14 11 13;
#19@93i145x3 6 15 14;
#65@94i118x4 8 22 21 10;
#70@95i148x2 4 23;
#19@96i108x3 6 24 12;
#28@97i129x4 8 25 24 11;
#19@98i110x3 6 26 25;
#29@99i106l126f1h1x3 6 27 9;
#28@100i131x4 8 28 27 15;
#65@101i133x4 8 29 28 10;
#28@102i112x4 8 30 26 29;
#28@103i114x3 7 31 10;
#28@104i119x4 8 32 21 31;
#65@105i120x4 8 33 32 10;
#28@106i121x4 8 34 20 26;
#65@107i122x4 8 35 34 10;
#28@108i123x4 8 36 19 26;
#65@109i124x4 8 37 36 10;
#28@110i126x4 8 38 18 26;
#65@111i127x4 8 39 38 10;
#28@112i140x4 8 40 17 26;
#65@113i136x4 8 41 40 10;
#29@114i138l126f1h1x3 6 42 8;
#65@115i115x4 8 43 42 10;
#28@116i144x4 8 44 26 43;
#19@117i142x3 6 45 44;
#28@118i128x4 8 46 16 45;
#28@119i117x4 8 47 20 25;
#24@120i149x4 8 48 46 47;
#28@121i107x4 8 49 19 25;
#24@122i130x4 8 50 48 49;
#28@123i109x4 8 51 18 25;
#24@124i132x4 8 52 50 51;
#28@125i105x4 8 53 17 25;
#24@126i134x4 8 54 52 53;
#19@127i111x3 6 55 30;
#28@128i113x4 8 56 55 29;
#28@129i100x4 8 57 21 56;
#24@130i135x4 8 58 54 57;
#28@131i146x4 8 59 15 58;
#65@132i147x4 8 60 59 10;
#28@133i88x4 8 61 16 44;
#65@134i89x4 8 62 61 10;
#2@135i90x2 4 63;
#29@136i95l126f1h1x3 6 64 9;
#29@137i125l126f1h1x3 6 65 4;
#29@138i91l126f1h1x3 6 66 5;
#19@139i92x3 6 67 66;
#28@140i93x4 8 68 65 67;
#19@141i94x3 6 69 68;
#28@142i96x4 8 70 64 69;
#65@143i97x4 8 71 70 63;
#28@144i98x4 8 72 71 69;
#65@145i99x4 8 73 72 63;
<7
<1
>1
>2
83
0:53:zi_property_logic_liveness_checking_datapath_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:5:clear
4:3:clk
5:6:enable
6:4:Zero
7:12:zi_rtld_3699
8:12:zi_rtld_3700
9:12:zi_rtld_3701
10:13:zi_rtld_n1302
11:13:zi_rtld_n1303
12:13:zi_rtld_n1304
13:13:zi_rtld_n1305
14:13:zi_rtld_n1306
15:13:zi_rtld_n1307
16:13:zi_rtld_n1308
17:13:zi_rtld_n1309
18:13:zi_rtld_n1310
19:13:zi_rtld_n1311
20:13:zi_rtld_n1312
21:13:zi_rtld_n1313
22:13:zi_rtld_n1315
23:13:zi_rtld_n1316
24:13:zi_rtld_n1317
25:13:zi_rtld_n1318
26:13:zi_rtld_n1319
27:13:zi_rtld_n1320
28:13:zi_rtld_n1321
29:13:zi_rtld_n1322
30:13:zi_rtld_n1323
31:13:zi_rtld_n1324
32:13:zi_rtld_n1325
33:13:zi_rtld_n1326
34:13:zi_rtld_n1327
35:13:zi_rtld_n1328
36:13:zi_rtld_n1329
37:13:zi_rtld_n1330
38:13:zi_rtld_n1331
39:13:zi_rtld_n1332
40:13:zi_rtld_n1333
41:13:zi_rtld_n1334
42:13:zi_rtld_n1335
43:41:liveness_checking_datapath.__aim_pv_fire0
44:40:liveness_checking_datapath.__aim_pv_fsm3
45:40:liveness_checking_datapath.__aim_pv_fsm6
46:40:liveness_checking_datapath.__aim_pv_fsm7
47:40:liveness_checking_datapath.__aim_pv_nv11
48:40:liveness_checking_datapath.__aim_pv_nvs5
49:44:liveness_checking_datapath.__aim_pv_pending8
50:15:zi_rtld_i1371_1
51:15:zi_rtld_i1372_2
52:16:zi_rtld_i1373_38
53:13:zi_rtld_i1375
54:16:zi_rtld_i1376_27
55:13:zi_rtld_i1377
56:16:zi_rtld_i1378_37
57:16:zi_rtld_i1379_38
58:16:zi_rtld_i1380_45
59:16:zi_rtld_i1382_45
60:16:zi_rtld_i1383_11
61:16:zi_rtld_i1383_31
62:16:zi_rtld_i1383_46
63:16:zi_rtld_i1383_66
64:16:zi_rtld_i1385_38
65:16:zi_rtld_i1386_37
66:16:zi_rtld_i1387_38
67:16:zi_rtld_i1390_27
68:16:zi_rtld_i1391_37
69:16:zi_rtld_i1392_45
70:16:zi_rtld_i1393_27
71:16:zi_rtld_i1394_37
72:16:zi_rtld_i1396_37
73:16:zi_rtld_i1397_45
74:16:zi_rtld_i1398_37
75:16:zi_rtld_i1399_38
76:15:zi_rtld_i1401_1
77:13:zi_rtld_i1402
78:16:zi_rtld_i1403_27
79:13:zi_rtld_i1404
80:16:zi_rtld_i1405_37
81:16:zi_rtld_i1406_38
82:16:zi_rtld_i1407_38
<2
>3
6
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 30 0
4:6:1 31 0
5:2:0 
<3
>4
#130;
<4
>5
b41@2l36f1knmot0;
@3l27f1knmit1;
@4l25f1knmit1;
@5l28f1knmit1;
@6l37f1knmot2;
@7t3;
@8t4;
@9t4;
@10t5;
@11t5;
@12t5;
@13t5;
@14t5;
@15t5;
@16t5;
@17t5;
@18t5;
@19t5;
@20t5;
@21t5;
@22t5;
@23t5;
@24t5;
@25t5;
@26t5;
@27t5;
@28t5;
@29t5;
@30t5;
@31t5;
@32t5;
@33t5;
@34t5;
@35t5;
@36t5;
@37t5;
@38t5;
@39t5;
@40t5;
@41t5;
@42t5;
<5
>6
b5@6x5t5;
@2x1t4;
@5x4t5;
@3x2t5;
@4x3t5;
<6
>7
c40
#62@43i53l130f1x9 19 0 0 11 0 3 0 0 28;
#62@44i49l130f1x9 19 12 0 18 0 3 0 0 28;
#62@45i47l130f1x9 19 25 0 10 0 3 0 0 28;
#62@46i52l130f1x9 19 24 0 30 0 3 0 0 28;
#62@47i51l130f1x9 19 0 0 41 0 3 0 0 28;
#62@48i50l130f1x9 19 0 0 23 0 3 0 0 28;
#62@49i48l130f1x9 19 0 0 34 0 3 0 0 28;
#2@50i84x2 4 9;
#70@51i85x2 4 10;
#65@52i86x3 7 11 10;
#29@53i65l130f1h1x3 6 13 2;
#19@54i66x3 6 14 13;
#29@55i64l130f1h1x3 6 15 4;
#28@56i67x4 8 16 14 15;
#65@57i68x4 8 17 16 9;
#24@58i69x4 8 18 12 17;
#24@59i74x4 8 19 12 17;
#39@60i70x2 4 6;
#48@61i73x3 6 20 8;
#37@62i72x4 8 8 1 7;
#41@63i71x3 7 7 10;
#65@64i63x4 8 21 20 9;
#28@65i75x4 8 22 19 21;
#65@66i76x4 8 23 22 9;
#19@67i55x3 6 26 25;
#28@68i56x4 8 27 24 26;
#24@69i57x4 8 28 27 17;
#19@70i54x3 6 29 21;
#28@71i58x4 8 30 28 29;
#28@72i59x4 8 31 24 26;
#24@73i60x4 8 32 31 17;
#28@74i61x4 8 33 32 29;
#65@75i62x4 8 34 33 9;
#2@76i77x2 4 35;
#29@77i79l130f1h1x3 6 36 2;
#19@78i80x3 6 37 36;
#29@79i78l130f1h1x3 6 38 4;
#28@80i81x4 8 39 37 38;
#65@81i82x4 8 40 39 35;
#65@82i83x4 8 41 40 35;
<7
<1
>1
>2
110
0:58:zi_property_logic_liveness_checking_ALU_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:13:ALU.ALUResult
3:3:clk
4:20:Execution.ALUResultE
5:3:rst
6:4:Zero
7:12:zi_rtld_n975
8:13:zi_rtld_n1336
9:13:zi_rtld_n1337
10:13:zi_rtld_n1338
11:13:zi_rtld_n1339
12:13:zi_rtld_n1340
13:13:zi_rtld_n1341
14:13:zi_rtld_n1342
15:13:zi_rtld_n1343
16:13:zi_rtld_n1344
17:13:zi_rtld_n1345
18:13:zi_rtld_n1346
19:13:zi_rtld_n1347
20:13:zi_rtld_n1348
21:13:zi_rtld_n1349
22:13:zi_rtld_n1350
23:13:zi_rtld_n1351
24:13:zi_rtld_n1352
25:13:zi_rtld_n1353
26:13:zi_rtld_n1354
27:13:zi_rtld_n1355
28:13:zi_rtld_n1356
29:13:zi_rtld_n1357
30:13:zi_rtld_n1358
31:13:zi_rtld_n1361
32:13:zi_rtld_n1362
33:13:zi_rtld_n1363
34:13:zi_rtld_n1364
35:13:zi_rtld_n1365
36:13:zi_rtld_n1366
37:13:zi_rtld_n1367
38:13:zi_rtld_n1368
39:13:zi_rtld_n1369
40:13:zi_rtld_n1370
41:13:zi_rtld_n1371
42:13:zi_rtld_n1372
43:13:zi_rtld_n1373
44:13:zi_rtld_n1374
45:13:zi_rtld_n1375
46:13:zi_rtld_n1376
47:13:zi_rtld_n1377
48:13:zi_rtld_n1378
49:13:zi_rtld_n1379
50:13:zi_rtld_n1380
51:13:zi_rtld_n1381
52:13:zi_rtld_n1382
53:13:zi_rtld_n1383
54:13:zi_rtld_n1384
55:13:zi_rtld_n1385
56:13:zi_rtld_n1386
57:46:liveness_checking_ALU_execution.__aim_pv_fire7
58:45:liveness_checking_ALU_execution.__aim_pv_fsm2
59:45:liveness_checking_ALU_execution.__aim_pv_fsm4
60:45:liveness_checking_ALU_execution.__aim_pv_fsm5
61:45:liveness_checking_ALU_execution.__aim_pv_nv12
62:45:liveness_checking_ALU_execution.__aim_pv_nvs8
63:16:zi_rtld_i1022_30
64:15:zi_rtld_i1409_1
65:13:zi_rtld_i1410
66:13:zi_rtld_i1411
67:16:zi_rtld_i1412_27
68:16:zi_rtld_i1413_37
69:16:zi_rtld_i1414_27
70:16:zi_rtld_i1415_38
71:15:zi_rtld_i1417_2
72:16:zi_rtld_i1418_27
73:16:zi_rtld_i1419_37
74:16:zi_rtld_i1420_27
75:13:zi_rtld_i1421
76:16:zi_rtld_i1422_37
77:16:zi_rtld_i1423_38
78:16:zi_rtld_i1424_37
79:16:zi_rtld_i1425_37
80:16:zi_rtld_i1426_37
81:16:zi_rtld_i1427_38
82:16:zi_rtld_i1429_37
83:16:zi_rtld_i1430_38
84:16:zi_rtld_i1432_42
85:16:zi_rtld_i1434_38
86:16:zi_rtld_i1435_37
87:16:zi_rtld_i1436_27
88:16:zi_rtld_i1437_37
89:16:zi_rtld_i1438_37
90:16:zi_rtld_i1439_45
91:16:zi_rtld_i1440_27
92:16:zi_rtld_i1441_37
93:16:zi_rtld_i1442_37
94:16:zi_rtld_i1443_45
95:16:zi_rtld_i1444_37
96:16:zi_rtld_i1445_38
97:16:zi_rtld_i1447_37
98:16:zi_rtld_i1448_38
99:15:zi_rtld_i1450_1
100:13:zi_rtld_i1451
101:13:zi_rtld_i1452
102:13:zi_rtld_i1453
103:16:zi_rtld_i1454_27
104:16:zi_rtld_i1455_37
105:16:zi_rtld_i1456_27
106:16:zi_rtld_i1457_37
107:16:zi_rtld_i1458_38
108:16:zi_rtld_i1459_37
109:16:zi_rtld_i1460_38
<2
>3
4
0:6:1 31 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:2:0 
<3
>4
#131;
<4
>5
b55@2l198f1knh1t0;
@3l25f1knmit1;
@4l326f1knh1t0;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t3;
@10t3;
@11t3;
@12t3;
@13t3;
@14t3;
@15t3;
@16t3;
@17t3;
@18t3;
@19t3;
@20t3;
@21t3;
@22t3;
@23t3;
@24t3;
@25t3;
@26t3;
@27t3;
@28t3;
@29t3;
@30t3;
@31t3;
@32t3;
@33t3;
@34t3;
@35t3;
@36t3;
@37t3;
@38t3;
@39t3;
@40t3;
@41t3;
@42t3;
@43t3;
@44t3;
@45t3;
@46t3;
@47t3;
@48t3;
@49t3;
@50t3;
@51t3;
@52t3;
@53t3;
@54t3;
@55t3;
@56t3;
<5
>6
b5@4h1x3t0;
@2h1x1t0;
@3x2t3;
@6x5t3;
@5x4t3;
<6
>7
c53
#62@57i66l132f1x9 19 0 0 42 0 2 0 0 28;
#62@58i63l132f1x7 15 15 5 2 0 0 28;
#62@59i64l132f1x9 19 14 0 27 0 2 0 0 28;
#62@60i65l132f1x9 19 13 0 29 0 2 0 0 28;
#62@61i62l132f1x9 19 0 0 55 0 2 0 0 28;
#62@62i61l132f1x9 19 0 0 44 0 2 0 0 28;
#48@63i88x3 6 6 1;
#2@64i97x2 4 7;
#29@65i109l132f1h1x3 6 8 4;
#29@66i107l132f1h1x3 6 9 5;
#19@67i108x3 6 10 9;
#28@68i110x4 8 11 8 10;
#19@69i111x3 6 12 11;
#65@70i98x4 8 16 15 7;
#70@71i96x2 4 17;
#19@72i103x3 6 18 9;
#28@73i92x4 8 19 18 8;
#19@74i93x3 6 20 19;
#29@75i89l132f1h1x3 6 21 6;
#28@76i90x4 8 22 21 12;
#65@77i91x4 8 23 22 7;
#28@78i94x4 8 24 20 23;
#28@79i95x3 7 25 10;
#28@80i99x4 8 26 15 25;
#65@81i100x4 8 27 26 7;
#28@82i101x4 8 28 14 20;
#65@83i102x4 8 29 28 7;
#86@84i84x4 8 30 3 1;
#65@85i85x4 8 31 30 7;
#28@86i86x4 8 32 20 31;
#19@87i87x3 6 33 32;
#28@88i104x4 8 34 13 33;
#28@89i83x4 8 35 14 19;
#24@90i105x4 8 36 34 35;
#19@91i80x3 6 37 24;
#28@92i81x4 8 38 37 23;
#28@93i82x4 8 39 15 38;
#24@94i106x4 8 40 36 39;
#28@95i112x4 8 41 12 40;
#65@96i113x4 8 42 41 7;
#28@97i67x4 8 43 13 32;
#65@98i68x4 8 44 43 7;
#2@99i69x2 4 45;
#29@100i75l132f1h1x3 6 46 6;
#29@101i72l132f1h1x3 6 47 4;
#29@102i70l132f1h1x3 6 48 5;
#19@103i71x3 6 49 48;
#28@104i73x4 8 50 47 49;
#19@105i74x3 6 51 50;
#28@106i76x4 8 52 46 51;
#65@107i77x4 8 53 52 45;
#28@108i78x4 8 54 53 51;
#65@109i79x4 8 55 54 45;
<7
<1
>1
>2
103
0:55:zi_property_logic_liveness_checking_ALU_Memory_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultM
3:3:clk
4:3:ins
5:3:rst
6:4:Zero
7:11:zi_rtld_n56
8:12:zi_rtld_n147
9:13:zi_rtld_n1387
10:13:zi_rtld_n1388
11:13:zi_rtld_n1389
12:13:zi_rtld_n1390
13:13:zi_rtld_n1391
14:13:zi_rtld_n1392
15:13:zi_rtld_n1393
16:13:zi_rtld_n1394
17:13:zi_rtld_n1395
18:13:zi_rtld_n1396
19:13:zi_rtld_n1397
20:13:zi_rtld_n1398
21:13:zi_rtld_n1399
22:13:zi_rtld_n1400
23:13:zi_rtld_n1401
24:13:zi_rtld_n1402
25:13:zi_rtld_n1403
26:13:zi_rtld_n1404
27:13:zi_rtld_n1405
28:13:zi_rtld_n1406
29:13:zi_rtld_n1407
30:13:zi_rtld_n1408
31:13:zi_rtld_n1409
32:13:zi_rtld_n1410
33:13:zi_rtld_n1411
34:13:zi_rtld_n1412
35:13:zi_rtld_n1413
36:13:zi_rtld_n1414
37:13:zi_rtld_n1415
38:13:zi_rtld_n1416
39:13:zi_rtld_n1417
40:13:zi_rtld_n1418
41:13:zi_rtld_n1419
42:13:zi_rtld_n1420
43:13:zi_rtld_n1421
44:13:zi_rtld_n1422
45:13:zi_rtld_n1423
46:13:zi_rtld_n1424
47:13:zi_rtld_n1425
48:13:zi_rtld_n1426
49:13:zi_rtld_n1427
50:13:zi_rtld_n1428
51:13:zi_rtld_n1429
52:13:zi_rtld_n1430
53:43:liveness_checking_ALU_Memory.__aim_pv_fire0
54:42:liveness_checking_ALU_Memory.__aim_pv_fsm4
55:42:liveness_checking_ALU_Memory.__aim_pv_fsm7
56:42:liveness_checking_ALU_Memory.__aim_pv_fsm8
57:42:liveness_checking_ALU_Memory.__aim_pv_nv13
58:42:liveness_checking_ALU_Memory.__aim_pv_nvs6
59:46:liveness_checking_ALU_Memory.__aim_pv_pending9
60:14:zi_rtld_i46_28
61:15:zi_rtld_i150_30
62:15:zi_rtld_i1462_1
63:15:zi_rtld_i1463_2
64:16:zi_rtld_i1464_38
65:13:zi_rtld_i1466
66:13:zi_rtld_i1467
67:13:zi_rtld_i1468
68:16:zi_rtld_i1469_27
69:16:zi_rtld_i1470_37
70:16:zi_rtld_i1471_27
71:16:zi_rtld_i1472_37
72:16:zi_rtld_i1473_38
73:16:zi_rtld_i1474_45
74:16:zi_rtld_i1475_37
75:16:zi_rtld_i1477_45
76:13:zi_rtld_i1478
77:16:zi_rtld_i1479_38
78:16:zi_rtld_i1480_37
79:16:zi_rtld_i1481_37
80:16:zi_rtld_i1482_38
81:16:zi_rtld_i1485_27
82:16:zi_rtld_i1486_37
83:16:zi_rtld_i1487_45
84:16:zi_rtld_i1488_27
85:16:zi_rtld_i1489_37
86:16:zi_rtld_i1490_37
87:16:zi_rtld_i1492_37
88:16:zi_rtld_i1493_45
89:16:zi_rtld_i1494_37
90:16:zi_rtld_i1495_37
91:16:zi_rtld_i1496_38
92:15:zi_rtld_i1498_1
93:13:zi_rtld_i1499
94:13:zi_rtld_i1500
95:13:zi_rtld_i1501
96:16:zi_rtld_i1502_27
97:16:zi_rtld_i1503_37
98:16:zi_rtld_i1504_27
99:16:zi_rtld_i1505_37
100:16:zi_rtld_i1506_38
101:16:zi_rtld_i1507_37
102:16:zi_rtld_i1508_38
<2
>3
7
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:121:10 "logic[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:36:7 "logic" "<zin_internal>" 0 0 1 0 0
4:2:0 
5:6:1 31 0
6:5:1 8 0
<3
>4
#132;
<4
>5
b51@2l36f1knmot0;
@3l25f1knmit1;
@4l49f1knt2;
@5l26f1knmit1;
@6l37f1knmot3;
@7t4;
@8t4;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
<5
>6
b5@6x5t4;
@2x1t5;
@5x4t4;
@4x3t6;
@3x2t4;
<6
>7
c50
#62@53i63l134f1x9 19 0 0 10 0 2 0 0 28;
#62@54i59l134f1x9 19 11 0 21 0 2 0 0 28;
#62@55i57l134f1x9 19 29 0 9 0 2 0 0 28;
#62@56i61l134f1x9 19 28 0 35 0 2 0 0 28;
#62@57i62l134f1x9 19 0 0 51 0 2 0 0 28;
#62@58i60l134f1x9 19 0 0 27 0 2 0 0 28;
#62@59i58l134f1x9 19 0 0 40 0 2 0 0 28;
#76@60i103x3 6 6 3;
#48@61i93x3 6 7 1;
#2@62i102x2 4 8;
#70@63i104x2 4 9;
#65@64i105x3 7 10 10;
#29@65i82l134f1h1x3 6 12 6;
#29@66i79l134f1h1x3 6 13 4;
#29@67i77l134f1h1x3 6 14 5;
#19@68i78x3 6 15 14;
#28@69i80x4 8 16 13 15;
#19@70i81x3 6 17 16;
#28@71i83x4 8 18 12 17;
#65@72i84x4 8 19 18 8;
#24@73i89x4 8 20 11 19;
#28@74i85x4 8 21 20 17;
#24@75i86x4 8 22 11 19;
#29@76i74l134f1h1x3 6 23 7;
#65@77i75x4 8 24 23 8;
#28@78i76x4 8 25 24 17;
#28@79i87x4 8 26 22 25;
#65@80i88x4 8 27 26 8;
#19@81i65x3 6 30 29;
#28@82i66x4 8 31 28 30;
#24@83i67x4 8 32 31 19;
#19@84i106x3 6 33 24;
#28@85i64x4 8 34 33 17;
#28@86i68x4 8 35 32 34;
#28@87i69x4 8 36 28 30;
#24@88i70x4 8 37 36 19;
#28@89i71x4 8 38 37 34;
#28@90i72x4 8 39 38 17;
#65@91i73x4 8 40 39 8;
#2@92i90x2 4 41;
#29@93i97l134f1h1x3 6 42 6;
#29@94i94l134f1h1x3 6 43 4;
#29@95i91l134f1h1x3 6 44 5;
#19@96i92x3 6 45 44;
#28@97i95x4 8 46 43 45;
#19@98i96x3 6 47 46;
#28@99i98x4 8 48 42 47;
#65@100i99x4 8 49 48 41;
#28@101i100x4 8 50 49 47;
#65@102i101x4 8 51 50 41;
<7
<1
>1
>2
76
0:71:zi_property_logic_Memory_latency_checking[0].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4061
8:12:zi_rtld_4075
9:13:zi_rtld_n1008
10:13:zi_rtld_n1431
11:13:zi_rtld_n1432
12:13:zi_rtld_n1433
13:13:zi_rtld_n1434
14:13:zi_rtld_n1435
15:13:zi_rtld_n1436
16:13:zi_rtld_n1437
17:13:zi_rtld_n1438
18:13:zi_rtld_n1439
19:13:zi_rtld_n1440
20:13:zi_rtld_n1441
21:13:zi_rtld_n1442
22:13:zi_rtld_n1443
23:13:zi_rtld_n1444
24:13:zi_rtld_n1445
25:13:zi_rtld_n1446
26:13:zi_rtld_n1447
27:13:zi_rtld_n1448
28:13:zi_rtld_n1449
29:13:zi_rtld_n1450
30:13:zi_rtld_n1451
31:13:zi_rtld_n1452
32:13:zi_rtld_n1453
33:13:zi_rtld_n1454
34:13:zi_rtld_n1455
35:13:zi_rtld_n1456
36:13:zi_rtld_n1457
37:13:zi_rtld_n1458
38:13:zi_rtld_n1459
39:13:zi_rtld_n1460
40:59:Memory_latency_checking[0].letency_execution.__aim_pv_fire4
41:57:Memory_latency_checking[0].letency_execution.__aim_pv_nv9
42:58:Memory_latency_checking[0].letency_execution.__aim_pv_nvs5
43:16:zi_rtld_i1058_10
44:16:zi_rtld_i1058_47
45:15:zi_rtld_i1510_1
46:13:zi_rtld_i1511
47:13:zi_rtld_i1512
48:16:zi_rtld_i1513_27
49:16:zi_rtld_i1514_37
50:16:zi_rtld_i1515_27
51:16:zi_rtld_i1516_10
52:16:zi_rtld_i1516_47
53:13:zi_rtld_i1517
54:16:zi_rtld_i1518_38
55:16:zi_rtld_i1519_27
56:16:zi_rtld_i1520_37
57:13:zi_rtld_i1521
58:16:zi_rtld_i1522_37
59:16:zi_rtld_i1523_38
60:16:zi_rtld_i1524_37
61:16:zi_rtld_i1525_38
62:16:zi_rtld_i1527_37
63:16:zi_rtld_i1528_37
64:16:zi_rtld_i1529_38
65:15:zi_rtld_i1531_1
66:13:zi_rtld_i1532
67:13:zi_rtld_i1533
68:13:zi_rtld_i1534
69:16:zi_rtld_i1535_27
70:16:zi_rtld_i1536_37
71:16:zi_rtld_i1537_27
72:16:zi_rtld_i1538_37
73:16:zi_rtld_i1539_38
74:16:zi_rtld_i1540_37
75:16:zi_rtld_i1541_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#133;
<4
>5
b38@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
<5
>6
b5@4x3t4;
@2x1t3;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c36
#62@40i46l138f1x9 19 0 0 24 0 3 0 0 28;
#62@41i45l138f1x9 19 0 0 38 0 3 0 0 28;
#62@42i44l138f1x9 19 0 0 27 0 3 0 0 28;
#118@43i61x2 4 6;
#86@44i62x4 8 8 1 6;
#2@45i66x2 4 9;
#29@46i74l138f1h1x3 6 10 4;
#29@47i72l138f1h1x3 6 11 5;
#19@48i73x3 6 12 11;
#28@49i75x4 8 13 10 12;
#19@50i76x3 6 14 13;
#118@51i67x2 4 7;
#86@52i68x4 8 16 2 7;
#29@53i69l138f1h1x3 6 15 16;
#65@54i70x4 8 17 15 9;
#19@55i71x3 6 18 17;
#28@56i77x4 8 19 14 18;
#29@57i63l138f1h1x3 6 20 8;
#28@58i64x4 8 21 20 14;
#65@59i65x4 8 22 21 9;
#28@60i78x4 8 23 19 22;
#65@61i79x4 8 24 23 9;
#28@62i47x4 8 25 14 17;
#28@63i48x4 8 26 25 22;
#65@64i49x4 8 27 26 9;
#2@65i50x2 4 28;
#29@66i56l138f1h1x3 6 29 8;
#29@67i53l138f1h1x3 6 30 4;
#29@68i51l138f1h1x3 6 31 5;
#19@69i52x3 6 32 31;
#28@70i54x4 8 33 30 32;
#19@71i55x3 6 34 33;
#28@72i57x4 8 35 29 34;
#65@73i58x4 8 36 35 28;
#28@74i59x4 8 37 36 34;
#65@75i60x4 8 38 37 28;
<7
<1
>1
>2
106
0:71:zi_property_logic_Memory_latency_checking[1].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4144
8:12:zi_rtld_4163
9:13:zi_rtld_n1008
10:13:zi_rtld_n1438
11:13:zi_rtld_n1461
12:13:zi_rtld_n1462
13:13:zi_rtld_n1463
14:13:zi_rtld_n1464
15:13:zi_rtld_n1465
16:13:zi_rtld_n1466
17:13:zi_rtld_n1467
18:13:zi_rtld_n1468
19:13:zi_rtld_n1469
20:13:zi_rtld_n1470
21:13:zi_rtld_n1471
22:13:zi_rtld_n1472
23:13:zi_rtld_n1473
24:13:zi_rtld_n1474
25:13:zi_rtld_n1475
26:13:zi_rtld_n1476
27:13:zi_rtld_n1477
28:13:zi_rtld_n1478
29:13:zi_rtld_n1479
30:13:zi_rtld_n1480
31:13:zi_rtld_n1481
32:13:zi_rtld_n1482
33:13:zi_rtld_n1483
34:13:zi_rtld_n1484
35:13:zi_rtld_n1485
36:13:zi_rtld_n1486
37:13:zi_rtld_n1487
38:13:zi_rtld_n1488
39:13:zi_rtld_n1489
40:13:zi_rtld_n1490
41:13:zi_rtld_n1491
42:13:zi_rtld_n1492
43:13:zi_rtld_n1493
44:13:zi_rtld_n1494
45:13:zi_rtld_n1495
46:13:zi_rtld_n1496
47:13:zi_rtld_n1497
48:13:zi_rtld_n1498
49:13:zi_rtld_n1499
50:13:zi_rtld_n1500
51:13:zi_rtld_n1501
52:13:zi_rtld_n1502
53:13:zi_rtld_n1503
54:13:zi_rtld_n1504
55:59:Memory_latency_checking[1].letency_execution.__aim_pv_fire6
56:58:Memory_latency_checking[1].letency_execution.__aim_pv_fsm2
57:58:Memory_latency_checking[1].letency_execution.__aim_pv_fsm4
58:58:Memory_latency_checking[1].letency_execution.__aim_pv_nv11
59:58:Memory_latency_checking[1].letency_execution.__aim_pv_nvs7
60:16:zi_rtld_i1058_10
61:16:zi_rtld_i1058_47
62:16:zi_rtld_i1516_10
63:16:zi_rtld_i1516_47
64:15:zi_rtld_i1543_1
65:13:zi_rtld_i1544
66:13:zi_rtld_i1545
67:16:zi_rtld_i1546_27
68:16:zi_rtld_i1547_37
69:16:zi_rtld_i1548_27
70:16:zi_rtld_i1549_38
71:15:zi_rtld_i1551_2
72:16:zi_rtld_i1552_27
73:16:zi_rtld_i1553_37
74:16:zi_rtld_i1554_27
75:13:zi_rtld_i1555
76:16:zi_rtld_i1556_37
77:16:zi_rtld_i1557_38
78:16:zi_rtld_i1558_37
79:16:zi_rtld_i1559_37
80:16:zi_rtld_i1560_37
81:16:zi_rtld_i1561_38
82:13:zi_rtld_i1563
83:16:zi_rtld_i1564_38
84:16:zi_rtld_i1565_37
85:16:zi_rtld_i1566_27
86:16:zi_rtld_i1567_37
87:16:zi_rtld_i1568_27
88:16:zi_rtld_i1569_37
89:16:zi_rtld_i1570_37
90:16:zi_rtld_i1571_45
91:16:zi_rtld_i1572_37
92:16:zi_rtld_i1573_38
93:16:zi_rtld_i1575_37
94:16:zi_rtld_i1576_38
95:15:zi_rtld_i1578_1
96:13:zi_rtld_i1579
97:13:zi_rtld_i1580
98:13:zi_rtld_i1581
99:16:zi_rtld_i1582_27
100:16:zi_rtld_i1583_37
101:16:zi_rtld_i1584_27
102:16:zi_rtld_i1585_37
103:16:zi_rtld_i1586_38
104:16:zi_rtld_i1587_37
105:16:zi_rtld_i1588_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#134;
<4
>5
b53@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
<5
>6
b5@2x1t3;
@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c51
#62@55i63l138f1x9 19 0 0 40 0 3 0 0 28;
#62@56i61l138f1x7 15 17 5 3 0 0 28;
#62@57i62l138f1x9 19 16 0 29 0 3 0 0 28;
#62@58i60l138f1x9 19 0 0 53 0 3 0 0 28;
#62@59i59l138f1x9 19 0 0 42 0 3 0 0 28;
#118@60i84x2 4 7;
#86@61i85x4 8 8 1 7;
#118@62i74x2 4 6;
#86@63i75x4 8 9 2 6;
#2@64i95x2 4 10;
#29@65i105l138f1h1x3 6 11 4;
#29@66i103l138f1h1x3 6 12 5;
#19@67i104x3 6 13 12;
#28@68i106x4 8 14 11 13;
#19@69i107x3 6 15 14;
#65@70i96x4 8 18 17 10;
#70@71i94x2 4 19;
#19@72i89x3 6 20 12;
#28@73i90x4 8 21 20 11;
#19@74i91x3 6 22 21;
#29@75i86l138f1h1x3 6 23 8;
#28@76i87x4 8 24 23 15;
#65@77i88x4 8 25 24 10;
#28@78i92x4 8 26 22 25;
#28@79i93x3 7 27 10;
#28@80i97x4 8 28 17 27;
#65@81i98x4 8 29 28 10;
#29@82i77l138f1h1x3 6 30 9;
#65@83i79x4 8 31 30 10;
#28@84i81x4 8 32 22 31;
#19@85i83x3 6 33 32;
#28@86i100x4 8 34 16 33;
#19@87i68x3 6 35 26;
#28@88i70x4 8 36 35 25;
#28@89i72x4 8 37 17 36;
#24@90i102x4 8 38 34 37;
#28@91i108x4 8 39 15 38;
#65@92i109x4 8 40 39 10;
#28@93i64x4 8 41 16 32;
#65@94i65x4 8 42 41 10;
#2@95i66x2 4 43;
#29@96i78l138f1h1x3 6 44 8;
#29@97i76l138f1h1x3 6 45 4;
#29@98i80l138f1h1x3 6 46 5;
#19@99i73x3 6 47 46;
#28@100i82x4 8 48 45 47;
#19@101i99x3 6 49 48;
#28@102i67x4 8 50 44 49;
#65@103i69x4 8 51 50 43;
#28@104i71x4 8 52 51 49;
#65@105i101x4 8 53 52 43;
<7
<1
>1
>2
116
0:71:zi_property_logic_Memory_latency_checking[2].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4304
8:12:zi_rtld_4373
9:13:zi_rtld_n1008
10:13:zi_rtld_n1438
11:13:zi_rtld_n1505
12:13:zi_rtld_n1506
13:13:zi_rtld_n1507
14:13:zi_rtld_n1508
15:13:zi_rtld_n1509
16:13:zi_rtld_n1510
17:13:zi_rtld_n1511
18:13:zi_rtld_n1512
19:13:zi_rtld_n1513
20:13:zi_rtld_n1514
21:13:zi_rtld_n1515
22:13:zi_rtld_n1516
23:13:zi_rtld_n1517
24:13:zi_rtld_n1518
25:13:zi_rtld_n1519
26:13:zi_rtld_n1520
27:13:zi_rtld_n1521
28:13:zi_rtld_n1522
29:13:zi_rtld_n1523
30:13:zi_rtld_n1524
31:13:zi_rtld_n1525
32:13:zi_rtld_n1526
33:13:zi_rtld_n1527
34:13:zi_rtld_n1528
35:13:zi_rtld_n1529
36:13:zi_rtld_n1530
37:13:zi_rtld_n1531
38:13:zi_rtld_n1532
39:13:zi_rtld_n1533
40:13:zi_rtld_n1534
41:13:zi_rtld_n1535
42:13:zi_rtld_n1536
43:13:zi_rtld_n1537
44:13:zi_rtld_n1538
45:13:zi_rtld_n1539
46:13:zi_rtld_n1540
47:13:zi_rtld_n1541
48:13:zi_rtld_n1542
49:13:zi_rtld_n1543
50:13:zi_rtld_n1544
51:13:zi_rtld_n1545
52:13:zi_rtld_n1546
53:13:zi_rtld_n1547
54:13:zi_rtld_n1548
55:13:zi_rtld_n1549
56:13:zi_rtld_n1550
57:13:zi_rtld_n1551
58:13:zi_rtld_n1552
59:13:zi_rtld_n1553
60:59:Memory_latency_checking[2].letency_execution.__aim_pv_fire7
61:58:Memory_latency_checking[2].letency_execution.__aim_pv_fsm2
62:58:Memory_latency_checking[2].letency_execution.__aim_pv_fsm4
63:58:Memory_latency_checking[2].letency_execution.__aim_pv_fsm5
64:58:Memory_latency_checking[2].letency_execution.__aim_pv_nv12
65:58:Memory_latency_checking[2].letency_execution.__aim_pv_nvs8
66:16:zi_rtld_i1058_10
67:16:zi_rtld_i1058_47
68:16:zi_rtld_i1516_10
69:16:zi_rtld_i1516_47
70:15:zi_rtld_i1590_1
71:13:zi_rtld_i1591
72:13:zi_rtld_i1592
73:16:zi_rtld_i1593_27
74:16:zi_rtld_i1594_37
75:16:zi_rtld_i1595_27
76:16:zi_rtld_i1596_38
77:15:zi_rtld_i1598_2
78:16:zi_rtld_i1599_27
79:16:zi_rtld_i1600_37
80:16:zi_rtld_i1601_27
81:13:zi_rtld_i1602
82:16:zi_rtld_i1603_37
83:16:zi_rtld_i1604_38
84:16:zi_rtld_i1605_37
85:16:zi_rtld_i1606_37
86:16:zi_rtld_i1607_37
87:16:zi_rtld_i1608_38
88:16:zi_rtld_i1610_37
89:16:zi_rtld_i1611_38
90:13:zi_rtld_i1613
91:16:zi_rtld_i1614_38
92:16:zi_rtld_i1615_37
93:16:zi_rtld_i1616_27
94:16:zi_rtld_i1617_37
95:16:zi_rtld_i1618_37
96:16:zi_rtld_i1619_45
97:16:zi_rtld_i1620_27
98:16:zi_rtld_i1621_37
99:16:zi_rtld_i1622_37
100:16:zi_rtld_i1623_45
101:16:zi_rtld_i1624_37
102:16:zi_rtld_i1625_38
103:16:zi_rtld_i1627_37
104:16:zi_rtld_i1628_38
105:15:zi_rtld_i1630_1
106:13:zi_rtld_i1631
107:13:zi_rtld_i1632
108:13:zi_rtld_i1633
109:16:zi_rtld_i1634_27
110:16:zi_rtld_i1635_37
111:16:zi_rtld_i1636_27
112:16:zi_rtld_i1637_37
113:16:zi_rtld_i1638_38
114:16:zi_rtld_i1639_37
115:16:zi_rtld_i1640_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#135;
<4
>5
b58@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
<5
>6
b5@2x1t3;
@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c56
#62@60i69l138f1x9 19 0 0 45 0 3 0 0 28;
#62@61i65l138f1x7 15 18 5 3 0 0 28;
#62@62i66l138f1x9 19 17 0 30 0 3 0 0 28;
#62@63i67l138f1x9 19 16 0 32 0 3 0 0 28;
#62@64i68l138f1x9 19 0 0 58 0 3 0 0 28;
#62@65i64l138f1x9 19 0 0 47 0 3 0 0 28;
#118@66i91x2 4 6;
#86@67i92x4 8 8 1 6;
#118@68i113x2 4 7;
#86@69i114x4 8 9 2 7;
#2@70i102x2 4 10;
#29@71i115l138f1h1x3 6 11 4;
#29@72i111l138f1h1x3 6 12 5;
#19@73i112x3 6 13 12;
#28@74i116x4 8 14 11 13;
#19@75i117x3 6 15 14;
#65@76i103x4 8 19 18 10;
#70@77i101x2 4 20;
#19@78i96x3 6 21 12;
#28@79i97x4 8 22 21 11;
#19@80i98x3 6 23 22;
#29@81i93l138f1h1x3 6 24 8;
#28@82i94x4 8 25 24 15;
#65@83i95x4 8 26 25 10;
#28@84i99x4 8 27 23 26;
#28@85i100x3 7 28 10;
#28@86i104x4 8 29 18 28;
#65@87i107x4 8 30 29 10;
#28@88i105x4 8 31 17 23;
#65@89i106x4 8 32 31 10;
#29@90i87l138f1h1x3 6 33 9;
#65@91i88x4 8 34 33 10;
#28@92i89x4 8 35 23 34;
#19@93i90x3 6 36 35;
#28@94i108x4 8 37 16 36;
#28@95i86x4 8 38 17 22;
#24@96i109x4 8 39 37 38;
#19@97i83x3 6 40 27;
#28@98i84x4 8 41 40 26;
#28@99i85x4 8 42 18 41;
#24@100i110x4 8 43 39 42;
#28@101i118x4 8 44 15 43;
#65@102i119x4 8 45 44 10;
#28@103i70x4 8 46 16 35;
#65@104i71x4 8 47 46 10;
#2@105i72x2 4 48;
#29@106i78l138f1h1x3 6 49 8;
#29@107i75l138f1h1x3 6 50 4;
#29@108i73l138f1h1x3 6 51 5;
#19@109i74x3 6 52 51;
#28@110i76x4 8 53 50 52;
#19@111i77x3 6 54 53;
#28@112i79x4 8 55 49 54;
#65@113i80x4 8 56 55 48;
#28@114i81x4 8 57 56 54;
#65@115i82x4 8 58 57 48;
<7
<1
>1
>2
126
0:71:zi_property_logic_Memory_latency_checking[3].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4443
8:12:zi_rtld_4458
9:13:zi_rtld_n1008
10:13:zi_rtld_n1438
11:13:zi_rtld_n1554
12:13:zi_rtld_n1555
13:13:zi_rtld_n1556
14:13:zi_rtld_n1557
15:13:zi_rtld_n1558
16:13:zi_rtld_n1559
17:13:zi_rtld_n1560
18:13:zi_rtld_n1561
19:13:zi_rtld_n1562
20:13:zi_rtld_n1563
21:13:zi_rtld_n1564
22:13:zi_rtld_n1565
23:13:zi_rtld_n1566
24:13:zi_rtld_n1567
25:13:zi_rtld_n1568
26:13:zi_rtld_n1569
27:13:zi_rtld_n1570
28:13:zi_rtld_n1571
29:13:zi_rtld_n1572
30:13:zi_rtld_n1573
31:13:zi_rtld_n1574
32:13:zi_rtld_n1575
33:13:zi_rtld_n1576
34:13:zi_rtld_n1577
35:13:zi_rtld_n1578
36:13:zi_rtld_n1579
37:13:zi_rtld_n1580
38:13:zi_rtld_n1581
39:13:zi_rtld_n1582
40:13:zi_rtld_n1583
41:13:zi_rtld_n1584
42:13:zi_rtld_n1585
43:13:zi_rtld_n1586
44:13:zi_rtld_n1587
45:13:zi_rtld_n1588
46:13:zi_rtld_n1589
47:13:zi_rtld_n1590
48:13:zi_rtld_n1591
49:13:zi_rtld_n1592
50:13:zi_rtld_n1593
51:13:zi_rtld_n1594
52:13:zi_rtld_n1595
53:13:zi_rtld_n1596
54:13:zi_rtld_n1597
55:13:zi_rtld_n1598
56:13:zi_rtld_n1599
57:13:zi_rtld_n1600
58:13:zi_rtld_n1601
59:13:zi_rtld_n1602
60:13:zi_rtld_n1603
61:13:zi_rtld_n1604
62:13:zi_rtld_n1605
63:13:zi_rtld_n1606
64:13:zi_rtld_n1607
65:59:Memory_latency_checking[3].letency_execution.__aim_pv_fire8
66:58:Memory_latency_checking[3].letency_execution.__aim_pv_fsm2
67:58:Memory_latency_checking[3].letency_execution.__aim_pv_fsm4
68:58:Memory_latency_checking[3].letency_execution.__aim_pv_fsm5
69:58:Memory_latency_checking[3].letency_execution.__aim_pv_fsm6
70:58:Memory_latency_checking[3].letency_execution.__aim_pv_nv13
71:58:Memory_latency_checking[3].letency_execution.__aim_pv_nvs9
72:16:zi_rtld_i1058_10
73:16:zi_rtld_i1058_47
74:16:zi_rtld_i1516_10
75:16:zi_rtld_i1516_47
76:15:zi_rtld_i1642_1
77:13:zi_rtld_i1643
78:13:zi_rtld_i1644
79:16:zi_rtld_i1645_27
80:16:zi_rtld_i1646_37
81:16:zi_rtld_i1647_27
82:16:zi_rtld_i1648_38
83:15:zi_rtld_i1650_2
84:16:zi_rtld_i1651_27
85:16:zi_rtld_i1652_37
86:16:zi_rtld_i1653_27
87:13:zi_rtld_i1654
88:16:zi_rtld_i1655_37
89:16:zi_rtld_i1656_38
90:16:zi_rtld_i1657_37
91:16:zi_rtld_i1658_37
92:16:zi_rtld_i1659_37
93:16:zi_rtld_i1660_38
94:16:zi_rtld_i1662_37
95:16:zi_rtld_i1663_38
96:16:zi_rtld_i1665_37
97:16:zi_rtld_i1666_38
98:13:zi_rtld_i1668
99:16:zi_rtld_i1669_38
100:16:zi_rtld_i1670_37
101:16:zi_rtld_i1671_27
102:16:zi_rtld_i1672_37
103:16:zi_rtld_i1673_37
104:16:zi_rtld_i1674_45
105:16:zi_rtld_i1675_37
106:16:zi_rtld_i1676_45
107:16:zi_rtld_i1677_27
108:16:zi_rtld_i1678_37
109:16:zi_rtld_i1679_37
110:16:zi_rtld_i1680_45
111:16:zi_rtld_i1681_37
112:16:zi_rtld_i1682_38
113:16:zi_rtld_i1684_37
114:16:zi_rtld_i1685_38
115:15:zi_rtld_i1687_1
116:13:zi_rtld_i1688
117:13:zi_rtld_i1689
118:13:zi_rtld_i1690
119:16:zi_rtld_i1691_27
120:16:zi_rtld_i1692_37
121:16:zi_rtld_i1693_27
122:16:zi_rtld_i1694_37
123:16:zi_rtld_i1695_38
124:16:zi_rtld_i1696_37
125:16:zi_rtld_i1697_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#136;
<4
>5
b63@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
<5
>6
b5@2x1t3;
@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c61
#62@65i75l138f1x9 19 0 0 50 0 3 0 0 28;
#62@66i71l138f1x7 15 19 5 3 0 0 28;
#62@67i72l138f1x9 19 18 0 31 0 3 0 0 28;
#62@68i73l138f1x9 19 17 0 33 0 3 0 0 28;
#62@69i74l138f1x9 19 16 0 35 0 3 0 0 28;
#62@70i70l138f1x9 19 0 0 63 0 3 0 0 28;
#62@71i69l138f1x9 19 0 0 52 0 3 0 0 28;
#118@72i98x2 4 7;
#86@73i99x4 8 8 1 7;
#118@74i92x2 4 6;
#86@75i93x4 8 9 2 6;
#2@76i108x2 4 10;
#29@77i125l138f1h1x3 6 11 4;
#29@78i123l138f1h1x3 6 12 5;
#19@79i124x3 6 13 12;
#28@80i126x4 8 14 11 13;
#19@81i127x3 6 15 14;
#65@82i109x4 8 20 19 10;
#70@83i115x2 4 21;
#19@84i103x3 6 22 12;
#28@85i104x4 8 23 22 11;
#19@86i105x3 6 24 23;
#29@87i100l138f1h1x3 6 25 8;
#28@88i101x4 8 26 25 15;
#65@89i102x4 8 27 26 10;
#28@90i106x4 8 28 24 27;
#28@91i107x3 7 29 10;
#28@92i111x4 8 30 19 29;
#65@93i112x4 8 31 30 10;
#28@94i113x4 8 32 18 24;
#65@95i114x4 8 33 32 10;
#28@96i116x4 8 34 17 24;
#65@97i117x4 8 35 34 10;
#29@98i94l138f1h1x3 6 36 9;
#65@99i95x4 8 37 36 10;
#28@100i96x4 8 38 24 37;
#19@101i97x3 6 39 38;
#28@102i119x4 8 40 16 39;
#28@103i91x4 8 41 18 23;
#24@104i120x4 8 42 40 41;
#28@105i90x4 8 43 17 23;
#24@106i121x4 8 44 42 43;
#19@107i87x3 6 45 28;
#28@108i88x4 8 46 45 27;
#28@109i89x4 8 47 19 46;
#24@110i122x4 8 48 44 47;
#28@111i128x4 8 49 15 48;
#65@112i129x4 8 50 49 10;
#28@113i76x4 8 51 16 38;
#65@114i118x4 8 52 51 10;
#2@115i77x2 4 53;
#29@116i82l138f1h1x3 6 54 8;
#29@117i110l138f1h1x3 6 55 4;
#29@118i78l138f1h1x3 6 56 5;
#19@119i79x3 6 57 56;
#28@120i80x4 8 58 55 57;
#19@121i81x3 6 59 58;
#28@122i83x4 8 60 54 59;
#65@123i84x4 8 61 60 53;
#28@124i85x4 8 62 61 59;
#65@125i86x4 8 63 62 53;
<7
<1
>1
>2
136
0:71:zi_property_logic_Memory_latency_checking[4].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4613
8:12:zi_rtld_4628
9:13:zi_rtld_n1008
10:13:zi_rtld_n1438
11:13:zi_rtld_n1608
12:13:zi_rtld_n1609
13:13:zi_rtld_n1610
14:13:zi_rtld_n1611
15:13:zi_rtld_n1612
16:13:zi_rtld_n1613
17:13:zi_rtld_n1614
18:13:zi_rtld_n1615
19:13:zi_rtld_n1616
20:13:zi_rtld_n1617
21:13:zi_rtld_n1618
22:13:zi_rtld_n1619
23:13:zi_rtld_n1620
24:13:zi_rtld_n1621
25:13:zi_rtld_n1622
26:13:zi_rtld_n1623
27:13:zi_rtld_n1624
28:13:zi_rtld_n1625
29:13:zi_rtld_n1626
30:13:zi_rtld_n1627
31:13:zi_rtld_n1628
32:13:zi_rtld_n1629
33:13:zi_rtld_n1630
34:13:zi_rtld_n1631
35:13:zi_rtld_n1632
36:13:zi_rtld_n1633
37:13:zi_rtld_n1634
38:13:zi_rtld_n1635
39:13:zi_rtld_n1636
40:13:zi_rtld_n1637
41:13:zi_rtld_n1638
42:13:zi_rtld_n1639
43:13:zi_rtld_n1640
44:13:zi_rtld_n1641
45:13:zi_rtld_n1642
46:13:zi_rtld_n1643
47:13:zi_rtld_n1644
48:13:zi_rtld_n1645
49:13:zi_rtld_n1646
50:13:zi_rtld_n1647
51:13:zi_rtld_n1648
52:13:zi_rtld_n1649
53:13:zi_rtld_n1650
54:13:zi_rtld_n1651
55:13:zi_rtld_n1652
56:13:zi_rtld_n1653
57:13:zi_rtld_n1654
58:13:zi_rtld_n1655
59:13:zi_rtld_n1656
60:13:zi_rtld_n1657
61:13:zi_rtld_n1658
62:13:zi_rtld_n1659
63:13:zi_rtld_n1660
64:13:zi_rtld_n1661
65:13:zi_rtld_n1662
66:13:zi_rtld_n1663
67:13:zi_rtld_n1664
68:13:zi_rtld_n1665
69:13:zi_rtld_n1666
70:59:Memory_latency_checking[4].letency_execution.__aim_pv_fire9
71:58:Memory_latency_checking[4].letency_execution.__aim_pv_fsm2
72:58:Memory_latency_checking[4].letency_execution.__aim_pv_fsm4
73:58:Memory_latency_checking[4].letency_execution.__aim_pv_fsm5
74:58:Memory_latency_checking[4].letency_execution.__aim_pv_fsm6
75:58:Memory_latency_checking[4].letency_execution.__aim_pv_fsm7
76:58:Memory_latency_checking[4].letency_execution.__aim_pv_nv14
77:59:Memory_latency_checking[4].letency_execution.__aim_pv_nvs10
78:16:zi_rtld_i1058_10
79:16:zi_rtld_i1058_47
80:16:zi_rtld_i1516_10
81:16:zi_rtld_i1516_47
82:15:zi_rtld_i1699_1
83:13:zi_rtld_i1700
84:13:zi_rtld_i1701
85:16:zi_rtld_i1702_27
86:16:zi_rtld_i1703_37
87:16:zi_rtld_i1704_27
88:16:zi_rtld_i1705_38
89:15:zi_rtld_i1707_2
90:16:zi_rtld_i1708_27
91:16:zi_rtld_i1709_37
92:16:zi_rtld_i1710_27
93:13:zi_rtld_i1711
94:16:zi_rtld_i1712_37
95:16:zi_rtld_i1713_38
96:16:zi_rtld_i1714_37
97:16:zi_rtld_i1715_37
98:16:zi_rtld_i1716_37
99:16:zi_rtld_i1717_38
100:16:zi_rtld_i1719_37
101:16:zi_rtld_i1720_38
102:16:zi_rtld_i1722_37
103:16:zi_rtld_i1723_38
104:16:zi_rtld_i1725_37
105:16:zi_rtld_i1726_38
106:13:zi_rtld_i1728
107:16:zi_rtld_i1729_38
108:16:zi_rtld_i1730_37
109:16:zi_rtld_i1731_27
110:16:zi_rtld_i1732_37
111:16:zi_rtld_i1733_37
112:16:zi_rtld_i1734_45
113:16:zi_rtld_i1735_37
114:16:zi_rtld_i1736_45
115:16:zi_rtld_i1737_37
116:16:zi_rtld_i1738_45
117:16:zi_rtld_i1739_27
118:16:zi_rtld_i1740_37
119:16:zi_rtld_i1741_37
120:16:zi_rtld_i1742_45
121:16:zi_rtld_i1743_37
122:16:zi_rtld_i1744_38
123:16:zi_rtld_i1746_37
124:16:zi_rtld_i1747_38
125:15:zi_rtld_i1749_1
126:13:zi_rtld_i1750
127:13:zi_rtld_i1751
128:13:zi_rtld_i1752
129:16:zi_rtld_i1753_27
130:16:zi_rtld_i1754_37
131:16:zi_rtld_i1755_27
132:16:zi_rtld_i1756_37
133:16:zi_rtld_i1757_38
134:16:zi_rtld_i1758_37
135:16:zi_rtld_i1759_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#137;
<4
>5
b68@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
@65t4;
@66t4;
@67t4;
@68t4;
@69t4;
<5
>6
b5@2x1t3;
@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c66
#62@70i81l138f1x9 19 0 0 55 0 3 0 0 28;
#62@71i76l138f1x7 15 20 5 3 0 0 28;
#62@72i77l138f1x9 19 19 0 32 0 3 0 0 28;
#62@73i78l138f1x9 19 18 0 34 0 3 0 0 28;
#62@74i79l138f1x9 19 17 0 36 0 3 0 0 28;
#62@75i80l138f1x9 19 16 0 38 0 3 0 0 28;
#62@76i74l138f1x9 19 0 0 68 0 3 0 0 28;
#62@77i75l138f1x9 19 0 0 57 0 3 0 0 28;
#118@78i106x2 4 7;
#86@79i107x4 8 8 1 7;
#118@80i100x2 4 6;
#86@81i101x4 8 9 2 6;
#2@82i110x2 4 10;
#29@83i135l138f1h1x3 6 11 4;
#29@84i133l138f1h1x3 6 12 5;
#19@85i134x3 6 13 12;
#28@86i136x4 8 14 11 13;
#19@87i137x3 6 15 14;
#65@88i119x4 8 21 20 10;
#70@89i109x2 4 22;
#19@90i111x3 6 23 12;
#28@91i113x4 8 24 23 11;
#19@92i115x3 6 25 24;
#29@93i120l138f1h1x3 6 26 8;
#28@94i117x4 8 27 26 15;
#65@95i122x4 8 28 27 10;
#28@96i125x4 8 29 25 28;
#28@97i108x3 7 30 10;
#28@98i112x4 8 31 20 30;
#65@99i114x4 8 32 31 10;
#28@100i116x4 8 33 19 25;
#65@101i118x4 8 34 33 10;
#28@102i121x4 8 35 18 25;
#65@103i123x4 8 36 35 10;
#28@104i126x4 8 37 17 25;
#65@105i127x4 8 38 37 10;
#29@106i102l138f1h1x3 6 39 9;
#65@107i103x4 8 40 39 10;
#28@108i105x4 8 41 25 40;
#19@109i104x3 6 42 41;
#28@110i128x4 8 43 16 42;
#28@111i99x4 8 44 19 24;
#24@112i129x4 8 45 43 44;
#28@113i98x4 8 46 18 24;
#24@114i130x4 8 47 45 46;
#28@115i97x4 8 48 17 24;
#24@116i131x4 8 49 47 48;
#19@117i94x3 6 50 29;
#28@118i95x4 8 51 50 28;
#28@119i96x4 8 52 20 51;
#24@120i132x4 8 53 49 52;
#28@121i138x4 8 54 15 53;
#65@122i139x4 8 55 54 10;
#28@123i82x4 8 56 16 41;
#65@124i83x4 8 57 56 10;
#2@125i84x2 4 58;
#29@126i90l138f1h1x3 6 59 8;
#29@127i87l138f1h1x3 6 60 4;
#29@128i85l138f1h1x3 6 61 5;
#19@129i86x3 6 62 61;
#28@130i88x4 8 63 60 62;
#19@131i89x3 6 64 63;
#28@132i91x4 8 65 59 64;
#65@133i92x4 8 66 65 58;
#28@134i93x4 8 67 66 64;
#65@135i124x4 8 68 67 58;
<7
<1
>1
>2
146
0:71:zi_property_logic_Memory_latency_checking[5].letency_execution_datapath
1:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
2:10:ALUResultE
3:10:ALUResultM
4:3:clk
5:3:rst
6:4:Zero
7:12:zi_rtld_4844
8:12:zi_rtld_4892
9:13:zi_rtld_n1008
10:13:zi_rtld_n1438
11:13:zi_rtld_n1667
12:13:zi_rtld_n1668
13:13:zi_rtld_n1669
14:13:zi_rtld_n1670
15:13:zi_rtld_n1671
16:13:zi_rtld_n1672
17:13:zi_rtld_n1673
18:13:zi_rtld_n1674
19:13:zi_rtld_n1675
20:13:zi_rtld_n1676
21:13:zi_rtld_n1677
22:13:zi_rtld_n1678
23:13:zi_rtld_n1679
24:13:zi_rtld_n1680
25:13:zi_rtld_n1681
26:13:zi_rtld_n1682
27:13:zi_rtld_n1683
28:13:zi_rtld_n1684
29:13:zi_rtld_n1685
30:13:zi_rtld_n1686
31:13:zi_rtld_n1687
32:13:zi_rtld_n1688
33:13:zi_rtld_n1689
34:13:zi_rtld_n1690
35:13:zi_rtld_n1691
36:13:zi_rtld_n1692
37:13:zi_rtld_n1693
38:13:zi_rtld_n1694
39:13:zi_rtld_n1695
40:13:zi_rtld_n1696
41:13:zi_rtld_n1697
42:13:zi_rtld_n1698
43:13:zi_rtld_n1699
44:13:zi_rtld_n1700
45:13:zi_rtld_n1701
46:13:zi_rtld_n1702
47:13:zi_rtld_n1703
48:13:zi_rtld_n1704
49:13:zi_rtld_n1705
50:13:zi_rtld_n1706
51:13:zi_rtld_n1707
52:13:zi_rtld_n1708
53:13:zi_rtld_n1709
54:13:zi_rtld_n1710
55:13:zi_rtld_n1711
56:13:zi_rtld_n1712
57:13:zi_rtld_n1713
58:13:zi_rtld_n1714
59:13:zi_rtld_n1715
60:13:zi_rtld_n1716
61:13:zi_rtld_n1717
62:13:zi_rtld_n1718
63:13:zi_rtld_n1719
64:13:zi_rtld_n1720
65:13:zi_rtld_n1721
66:13:zi_rtld_n1722
67:13:zi_rtld_n1723
68:13:zi_rtld_n1724
69:13:zi_rtld_n1725
70:13:zi_rtld_n1726
71:13:zi_rtld_n1727
72:13:zi_rtld_n1728
73:13:zi_rtld_n1729
74:13:zi_rtld_n1730
75:60:Memory_latency_checking[5].letency_execution.__aim_pv_fire10
76:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm2
77:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm4
78:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm5
79:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm6
80:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm7
81:58:Memory_latency_checking[5].letency_execution.__aim_pv_fsm8
82:58:Memory_latency_checking[5].letency_execution.__aim_pv_nv15
83:59:Memory_latency_checking[5].letency_execution.__aim_pv_nvs11
84:16:zi_rtld_i1058_10
85:16:zi_rtld_i1058_47
86:16:zi_rtld_i1516_10
87:16:zi_rtld_i1516_47
88:15:zi_rtld_i1761_1
89:13:zi_rtld_i1762
90:13:zi_rtld_i1763
91:16:zi_rtld_i1764_27
92:16:zi_rtld_i1765_37
93:16:zi_rtld_i1766_27
94:16:zi_rtld_i1767_38
95:15:zi_rtld_i1769_2
96:16:zi_rtld_i1770_27
97:16:zi_rtld_i1771_37
98:16:zi_rtld_i1772_27
99:13:zi_rtld_i1773
100:16:zi_rtld_i1774_37
101:16:zi_rtld_i1775_38
102:16:zi_rtld_i1776_37
103:16:zi_rtld_i1777_37
104:16:zi_rtld_i1778_37
105:16:zi_rtld_i1779_38
106:16:zi_rtld_i1781_37
107:16:zi_rtld_i1782_38
108:16:zi_rtld_i1784_37
109:16:zi_rtld_i1785_38
110:16:zi_rtld_i1787_37
111:16:zi_rtld_i1788_38
112:16:zi_rtld_i1790_37
113:16:zi_rtld_i1791_38
114:13:zi_rtld_i1793
115:16:zi_rtld_i1794_38
116:16:zi_rtld_i1795_37
117:16:zi_rtld_i1796_27
118:16:zi_rtld_i1797_37
119:16:zi_rtld_i1798_37
120:16:zi_rtld_i1799_45
121:16:zi_rtld_i1800_37
122:16:zi_rtld_i1801_45
123:16:zi_rtld_i1802_37
124:16:zi_rtld_i1803_45
125:16:zi_rtld_i1804_37
126:16:zi_rtld_i1805_45
127:16:zi_rtld_i1806_27
128:16:zi_rtld_i1807_37
129:16:zi_rtld_i1808_37
130:16:zi_rtld_i1809_45
131:16:zi_rtld_i1810_37
132:16:zi_rtld_i1811_38
133:16:zi_rtld_i1813_37
134:16:zi_rtld_i1814_38
135:15:zi_rtld_i1816_1
136:13:zi_rtld_i1817
137:13:zi_rtld_i1818
138:13:zi_rtld_i1819
139:16:zi_rtld_i1820_27
140:16:zi_rtld_i1821_37
141:16:zi_rtld_i1822_27
142:16:zi_rtld_i1823_37
143:16:zi_rtld_i1824_38
144:16:zi_rtld_i1825_37
145:16:zi_rtld_i1826_38
<2
>3
5
0:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:6:1 31 0
4:2:0 
<3
>4
#138;
<4
>5
b73@2l52f1knt0;
@3l36f1knmot0;
@4l25f1knmit1;
@5l26f1knmit1;
@6l37f1knmot2;
@7t3;
@8t3;
@9t4;
@10t4;
@11t4;
@12t4;
@13t4;
@14t4;
@15t4;
@16t4;
@17t4;
@18t4;
@19t4;
@20t4;
@21t4;
@22t4;
@23t4;
@24t4;
@25t4;
@26t4;
@27t4;
@28t4;
@29t4;
@30t4;
@31t4;
@32t4;
@33t4;
@34t4;
@35t4;
@36t4;
@37t4;
@38t4;
@39t4;
@40t4;
@41t4;
@42t4;
@43t4;
@44t4;
@45t4;
@46t4;
@47t4;
@48t4;
@49t4;
@50t4;
@51t4;
@52t4;
@53t4;
@54t4;
@55t4;
@56t4;
@57t4;
@58t4;
@59t4;
@60t4;
@61t4;
@62t4;
@63t4;
@64t4;
@65t4;
@66t4;
@67t4;
@68t4;
@69t4;
@70t4;
@71t4;
@72t4;
@73t4;
@74t4;
<5
>6
b5@2x1t3;
@4x3t4;
@6x5t4;
@3x2t3;
@5x4t4;
<6
>7
c71
#62@75i87l138f1x9 19 0 0 60 0 3 0 0 28;
#62@76i80l138f1x7 15 21 5 3 0 0 28;
#62@77i81l138f1x9 19 20 0 33 0 3 0 0 28;
#62@78i86l138f1x9 19 19 0 35 0 3 0 0 28;
#62@79i82l138f1x9 19 18 0 37 0 3 0 0 28;
#62@80i84l138f1x9 19 17 0 39 0 3 0 0 28;
#62@81i83l138f1x9 19 16 0 41 0 3 0 0 28;
#62@82i85l138f1x9 19 0 0 73 0 3 0 0 28;
#62@83i79l138f1x9 19 0 0 62 0 3 0 0 28;
#118@84i135x2 4 7;
#86@85i136x4 8 8 1 7;
#118@86i122x2 4 6;
#86@87i123x4 8 9 2 6;
#2@88i119x2 4 10;
#29@89i145l138f1h1x3 6 11 4;
#29@90i143l138f1h1x3 6 12 5;
#19@91i144x3 6 13 12;
#28@92i146x4 8 14 11 13;
#19@93i147x3 6 15 14;
#65@94i120x4 8 22 21 10;
#70@95i118x2 4 23;
#19@96i113x3 6 24 12;
#28@97i114x4 8 25 24 11;
#19@98i115x3 6 26 25;
#29@99i111l138f1h1x3 6 27 8;
#28@100i112x4 8 28 27 15;
#65@101i130x4 8 29 28 10;
#28@102i116x4 8 30 26 29;
#28@103i117x3 7 31 10;
#28@104i124x4 8 32 21 31;
#65@105i125x4 8 33 32 10;
#28@106i126x4 8 34 20 26;
#65@107i127x4 8 35 34 10;
#28@108i128x4 8 36 19 26;
#65@109i129x4 8 37 36 10;
#28@110i131x4 8 38 18 26;
#65@111i132x4 8 39 38 10;
#28@112i133x4 8 40 17 26;
#65@113i134x4 8 41 40 10;
#29@114i107l138f1h1x3 6 42 9;
#65@115i108x4 8 43 42 10;
#28@116i109x4 8 44 26 43;
#19@117i110x3 6 45 44;
#28@118i137x4 8 46 16 45;
#28@119i106x4 8 47 20 25;
#24@120i138x4 8 48 46 47;
#28@121i105x4 8 49 19 25;
#24@122i139x4 8 50 48 49;
#28@123i104x4 8 51 18 25;
#24@124i140x4 8 52 50 51;
#28@125i103x4 8 53 17 25;
#24@126i141x4 8 54 52 53;
#19@127i100x3 6 55 30;
#28@128i101x4 8 56 55 29;
#28@129i102x4 8 57 21 56;
#24@130i142x4 8 58 54 57;
#28@131i148x4 8 59 15 58;
#65@132i149x4 8 60 59 10;
#28@133i88x4 8 61 16 44;
#65@134i89x4 8 62 61 10;
#2@135i90x2 4 63;
#29@136i95l138f1h1x3 6 64 8;
#29@137i121l138f1h1x3 6 65 4;
#29@138i91l138f1h1x3 6 66 5;
#19@139i92x3 6 67 66;
#28@140i93x4 8 68 65 67;
#19@141i94x3 6 69 68;
#28@142i96x4 8 70 64 69;
#65@143i97x4 8 71 70 63;
#28@144i98x4 8 72 71 69;
#65@145i99x4 8 73 72 63;
<7
<1
>1
>2
4
0:15:zi_assign_o3_i3
1:9:zi_assign
2:1:O
3:1:I
<2
>3
1
0:5:1 2 0
<3
>4
#139e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t0;
<6
>7
c0
<7
<1
>1
>2
5
0:19:zi_oper_32_o9_i1_i8
1:10:zi_oper_32
2:1:O
3:2:I1
4:2:I2
<2
>3
3
0:5:1 8 0
1:2:0 
2:5:1 7 0
<3
>4
#140e1;
<4
>5
b0<5
>6
b3@2d1t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
5
0:43:zi_property_ins_stability_datapath_i4_i9_i1
1:34:zi_property_ins_stability_datapath
2:2:I0
3:2:I1
4:2:I2
<2
>3
3
0:5:1 3 0
1:5:1 8 0
2:2:0 
<3
>4
#141e1;
<4
>5
b0<5
>6
b3@2t0;
@3t1;
@4t2;
<6
>7
c0
<7
<1
>1
>2
6
0:69:zi_property_ins_latency_checking[0].ins_latency_test_datapath_i8_3*i1
1:61:zi_property_ins_latency_checking[0].ins_latency_test_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:5:1 7 0
1:2:0 
<3
>4
#142e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t1;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:69:zi_property_ins_latency_checking[1].ins_latency_test_datapath_3*i1_i8
1:61:zi_property_ins_latency_checking[1].ins_latency_test_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:5:1 7 0
<3
>4
#143e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:69:zi_property_ins_latency_checking[2].ins_latency_test_datapath_3*i1_i8
1:61:zi_property_ins_latency_checking[2].ins_latency_test_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:5:1 7 0
<3
>4
#144e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
3
0:33:zi_property_ovl_check_datapath_i1
1:30:zi_property_ovl_check_datapath
2:2:I0
<2
>3
1
0:2:0 
<3
>4
#145e1;
<4
>5
b0<5
>6
b1@2t0;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[0].valid_latency0_datapath_i32_3*i1
1:55:zi_property_latency_checking[0].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:6:1 31 0
1:2:0 
<3
>4
#146e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t1;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[1].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[1].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#147e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[2].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[2].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#148e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[3].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[3].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#149e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[4].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[4].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#150e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[5].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[5].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#151e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[6].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[6].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#152e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[7].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[7].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#153e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[8].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[8].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#154e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:64:zi_property_latency_checking[9].valid_latency0_datapath_3*i1_i32
1:55:zi_property_latency_checking[9].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#155e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[10].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[10].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#156e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[11].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[11].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#157e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[12].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[12].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#158e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[13].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[13].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#159e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[14].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[14].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#160e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[15].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[15].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#161e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[16].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[16].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#162e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[17].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[17].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#163e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[18].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[18].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#164e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[19].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[19].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#165e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:65:zi_property_latency_checking[20].valid_latency0_datapath_3*i1_i32
1:56:zi_property_latency_checking[20].valid_latency0_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#166e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t0;
@5t1;
<6
>7
c0
<7
<1
>1
>2
6
0:44:zi_property_no_overflow_datapath_i1_2*i32_i1
1:32:zi_property_no_overflow_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#167e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t1;
@5t0;
<6
>7
c0
<7
<1
>1
>2
5
0:41:zi_property_overflow_verify_datapath_3*i1
1:36:zi_property_overflow_verify_datapath
2:2:I0
3:2:I1
4:2:I2
<2
>3
1
0:2:0 
<3
>4
#168e1;
<4
>5
b0<5
>6
b3@2t0;
@3t0;
@4t0;
<6
>7
c0
<7
<1
>1
>2
6
0:50:zi_property_overflow_checking_datapath_i1_2*i32_i1
1:38:zi_property_overflow_checking_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#169e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t1;
@5t0;
<6
>7
c0
<7
<1
>1
>2
6
0:53:zi_property_arithemic_add_verify_datapath_2*i32_i2_i1
1:41:zi_property_arithemic_add_verify_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
3
0:6:1 31 0
1:5:1 1 0
2:2:0 
<3
>4
#170e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t1;
@5t2;
<6
>7
c0
<7
<1
>1
>2
6
0:53:zi_property_arithemic_sub_verify_datapath_2*i32_i2_i1
1:41:zi_property_arithemic_sub_verify_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
3
0:6:1 31 0
1:5:1 1 0
2:2:0 
<3
>4
#171e1;
<4
>5
b0<5
>6
b4@2t0;
@3t0;
@4t1;
@5t2;
<6
>7
c0
<7
<1
>1
>2
3
0:44:zi_property_arithemic_and_verify_datapath_i1
1:41:zi_property_arithemic_and_verify_datapath
2:2:I0
<2
>3
1
0:2:0 
<3
>4
#172e1;
<4
>5
b0<5
>6
b1@2t0;
<6
>7
c0
<7
<1
>1
>2
3
0:43:zi_property_arithemic_or_verify_datapath_i1
1:40:zi_property_arithemic_or_verify_datapath
2:2:I0
<2
>3
1
0:2:0 
<3
>4
#173e1;
<4
>5
b0<5
>6
b1@2t0;
<6
>7
c0
<7
<1
>1
>2
6
0:55:zi_property_liveness_checking_ALU_datapath_i1_i9_i32_i1
1:42:zi_property_liveness_checking_ALU_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
3
0:2:0 
1:5:1 8 0
2:6:1 31 0
<3
>4
#174e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t2;
@5t0;
<6
>7
c0
<7
<1
>1
>2
6
0:59:zi_property_liveness_checking_ALU_dis_datapath_i1_i9_i1_i32
1:46:zi_property_liveness_checking_ALU_dis_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
<2
>3
3
0:2:0 
1:5:1 8 0
2:6:1 31 0
<3
>4
#175e1;
<4
>5
b0<5
>6
b4@2t0;
@3t1;
@4t0;
@5t2;
<6
>7
c0
<7
<1
>1
>2
7
0:82:zi_property_execution_latency_checking[0].letency_execution_datapath_2*i1_2*i32_i1
1:68:zi_property_execution_latency_checking[0].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#176e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t1;
@5t1;
@6t0;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_execution_latency_checking[1].letency_execution_datapath_3*i1_2*i32
1:68:zi_property_execution_latency_checking[1].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#177e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_execution_latency_checking[2].letency_execution_datapath_3*i1_2*i32
1:68:zi_property_execution_latency_checking[2].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#178e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_execution_latency_checking[3].letency_execution_datapath_3*i1_2*i32
1:68:zi_property_execution_latency_checking[3].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#179e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_execution_latency_checking[4].letency_execution_datapath_3*i1_2*i32
1:68:zi_property_execution_latency_checking[4].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#180e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_execution_latency_checking[5].letency_execution_datapath_3*i1_2*i32
1:68:zi_property_execution_latency_checking[5].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#181e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:59:zi_property_liveness_checking_datapath_datapath_3*i1_i32_i1
1:47:zi_property_liveness_checking_datapath_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#182e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t0;
<6
>7
c0
<7
<1
>1
>2
7
0:63:zi_property_liveness_checking_ALU_execution_datapath_3*i1_2*i32
1:52:zi_property_liveness_checking_ALU_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#183e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:64:zi_property_liveness_checking_ALU_Memory_datapath_i1_i9_2*i1_i32
1:49:zi_property_liveness_checking_ALU_Memory_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
3
0:2:0 
1:5:1 8 0
2:6:1 31 0
<3
>4
#184e1;
<4
>5
b0<5
>6
b5@2t0;
@3t1;
@4t0;
@5t0;
@6t2;
<6
>7
c0
<7
<1
>1
>2
7
0:79:zi_property_Memory_latency_checking[0].letency_execution_datapath_2*i1_2*i32_i1
1:65:zi_property_Memory_latency_checking[0].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#185e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t1;
@5t1;
@6t0;
<6
>7
c0
<7
<1
>1
>2
7
0:76:zi_property_Memory_latency_checking[1].letency_execution_datapath_3*i1_2*i32
1:65:zi_property_Memory_latency_checking[1].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#186e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:76:zi_property_Memory_latency_checking[2].letency_execution_datapath_3*i1_2*i32
1:65:zi_property_Memory_latency_checking[2].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#187e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:76:zi_property_Memory_latency_checking[3].letency_execution_datapath_3*i1_2*i32
1:65:zi_property_Memory_latency_checking[3].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#188e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:76:zi_property_Memory_latency_checking[4].letency_execution_datapath_3*i1_2*i32
1:65:zi_property_Memory_latency_checking[4].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#189e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
7
0:76:zi_property_Memory_latency_checking[5].letency_execution_datapath_3*i1_2*i32
1:65:zi_property_Memory_latency_checking[5].letency_execution_datapath
2:2:I0
3:2:I1
4:2:I2
5:2:I3
6:2:I4
<2
>3
2
0:2:0 
1:6:1 31 0
<3
>4
#190e1;
<4
>5
b0<5
>6
b5@2t0;
@3t0;
@4t0;
@5t1;
@6t1;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o3_i9
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:5:1 2 0
1:5:1 8 0
<3
>4
#191e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o2_i9
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:5:1 1 0
1:5:1 8 0
<3
>4
#192e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
4
0:16:zi_oper_38_o8_i9
1:10:zi_oper_38
2:1:O
3:1:I
<2
>3
2
0:5:1 7 0
1:5:1 8 0
<3
>4
#193e1;
<4
>5
b0<5
>6
b2@2d1t0;
@3t1;
<6
>7
c0
<7
<1
>1
>2
171
0:8:datapath
1:4:work
2:55:/user/stud/fall23/yl5334/tutorials_6863/ALU/datapath.sv
3:23:ins_latency_checking[0]
4:19:latency_checking[0]
5:29:execution_latency_checking[0]
6:26:Memory_latency_checking[0]
7:14:<zin_internal>
8:15:\$global_clock 
9:13:ALU.ALUResult
10:5:ALU_o
11:10:ALUControl
12:5:ALUOP
13:9:ALUResult
14:13:ALUResult_ref
15:10:ALUResultE
16:10:ALUResultM
17:5:clear
18:3:clk
19:4:Data
20:6:enable
21:20:Execution.ALUResultE
22:8:fire_mux
23:6:funct3
24:8:funct7b5
25:9:IF.InstrD
26:5:ImemD
27:8:imemData
28:3:ins
29:4:insF
30:10:mux_select
31:4:opb5
32:8:Overflow
33:8:overflow
34:12:Overflow_ref
35:15:qft_cycle_index
36:3:rst
37:4:Sign
38:8:Sign_ref
39:5:SrcAE
40:5:SrcBE
41:9:writeData
42:7:WritetE
43:4:Zero
44:8:Zero_ref
45:12:zi_rtld_4936
46:12:zi_rtld_4951
47:12:zi_rtld_4952
48:12:zi_rtld_4953
49:12:zi_rtld_4954
50:12:zi_rtld_4955
51:12:zi_rtld_4956
52:12:zi_rtld_4957
53:12:zi_rtld_4958
54:12:zi_rtld_4959
55:12:zi_rtld_4960
56:11:zi_rtld_n15
57:11:zi_rtld_n16
58:11:zi_rtld_n20
59:11:zi_rtld_n49
60:11:zi_rtld_n51
61:11:zi_rtld_n56
62:11:zi_rtld_n69
63:12:zi_rtld_n137
64:12:zi_rtld_n138
65:12:zi_rtld_n147
66:12:zi_rtld_n862
67:12:zi_rtld_n875
68:12:zi_rtld_n898
69:12:zi_rtld_n902
70:12:zi_rtld_n917
71:12:zi_rtld_n943
72:12:zi_rtld_n975
73:13:zi_rtld_n1008
74:13:zi_rtld_n1013
75:13:zi_rtld_n1314
76:13:zi_rtld_n1361
77:13:zi_rtld_n1438
78:13:zi_rtld_n1732
79:13:zi_rtld_n1733
80:13:zi_rtld_n1734
81:13:zi_rtld_n1735
82:13:zi_rtld_n1736
83:13:zi_rtld_n1737
84:13:zi_rtld_n1738
85:3:ALU
86:7:ALU_ref
87:20:arithemic_add_verify
88:20:arithemic_and_verify
89:19:arithemic_or_verify
90:20:arithemic_sub_verify
91:7:Decoder
92:9:Execution
93:47:execution_latency_checking[0].letency_execution
94:47:execution_latency_checking[1].letency_execution
95:47:execution_latency_checking[2].letency_execution
96:47:execution_latency_checking[3].letency_execution
97:47:execution_latency_checking[4].letency_execution
98:47:execution_latency_checking[5].letency_execution
99:2:IF
100:40:ins_latency_checking[0].ins_latency_test
101:40:ins_latency_checking[1].ins_latency_test
102:40:ins_latency_checking[2].ins_latency_test
103:13:ins_stability
104:34:latency_checking[0].valid_latency0
105:34:latency_checking[1].valid_latency0
106:34:latency_checking[2].valid_latency0
107:34:latency_checking[3].valid_latency0
108:34:latency_checking[4].valid_latency0
109:34:latency_checking[5].valid_latency0
110:34:latency_checking[6].valid_latency0
111:34:latency_checking[7].valid_latency0
112:34:latency_checking[8].valid_latency0
113:34:latency_checking[9].valid_latency0
114:35:latency_checking[10].valid_latency0
115:35:latency_checking[11].valid_latency0
116:35:latency_checking[12].valid_latency0
117:35:latency_checking[13].valid_latency0
118:35:latency_checking[14].valid_latency0
119:35:latency_checking[15].valid_latency0
120:35:latency_checking[16].valid_latency0
121:35:latency_checking[17].valid_latency0
122:35:latency_checking[18].valid_latency0
123:35:latency_checking[19].valid_latency0
124:35:latency_checking[20].valid_latency0
125:21:liveness_checking_ALU
126:25:liveness_checking_ALU_dis
127:31:liveness_checking_ALU_execution
128:28:liveness_checking_ALU_Memory
129:26:liveness_checking_datapath
130:6:Memory
131:44:Memory_latency_checking[0].letency_execution
132:44:Memory_latency_checking[1].letency_execution
133:44:Memory_latency_checking[2].letency_execution
134:44:Memory_latency_checking[3].letency_execution
135:44:Memory_latency_checking[4].letency_execution
136:44:Memory_latency_checking[5].letency_execution
137:4:MUX3
138:11:no_overflow
139:17:overflow_checking
140:15:overflow_verify
141:9:ovl_check
142:22:ovl_zero_one_hot_check
143:14:zi_rip_27_s4_2
144:14:zi_rip_28_s8_7
145:14:zi_rip_29_s5_5
146:14:zi_rip_30_s6_6
147:16:zi_rip_31_s31_31
148:16:zi_rip_32_s31_31
149:16:zi_rip_33_s31_31
150:14:zi_rip_34_s1_0
151:14:zi_rip_35_s7_0
152:15:zi_rtld_i139_29
153:16:zi_rtld_i1828_48
154:13:zi_rtld_i1829
155:16:zi_rtld_i1830_32
156:16:zi_rtld_i1830_33
157:16:zi_rtld_i1830_34
158:16:zi_rtld_i1830_49
159:16:zi_rtld_i1830_50
160:16:zi_rtld_i1830_51
161:16:zi_rtld_i1830_52
162:16:zi_rtld_i1830_53
163:13:zi_rtld_i1831
164:13:zi_rtld_i1833
165:13:zi_rtld_i1835
166:13:zi_rtld_i1837
167:13:zi_rtld_i1839
168:13:zi_rtld_i1841
169:16:zi_rtld_i1846_67
170:23:zi_subckt_const_input_1
<2
>3
17
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:6:1 31 0
2:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
4:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
5:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
6:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:121:10 "logic[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "logic" "<zin_internal>" 0 0 1 0 0
8:36:7 "logic" "<zin_internal>" 0 0 1 0 0
9:5:1 7 0
10:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
11:121:10 "logic[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "logic" "<zin_internal>" 0 0 1 0 0
12:123:10 "scalar[8:0]" "<zin_internal>" 0 4 1 7 "integer[8:0]" "<zin_internal>" 0 10 32 8 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
13:129:10 "imemData" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
14:2:0 
15:5:1 1 0
16:5:1 2 0
<3
>4
#194b1f2l24.145t0h64C4B3P2S85E87B4P2S100E102B5P2S125E127B6P2S137E139;
<4
>5
b77@8f7t0;
@9l198knh1t1;
@10l46knd1X55S1sar1X56T1sat2;
@11l41knd1X71S1syr1X72T1sxt3;
@12l44knd1X62S1sar2X71X2T2sxsxt4;
@13l50knd1X72S1syr1X76T1sxt2;
@14l51knd1X73S1syt2;
@15l52knd1X76S1syr1X79T1sxt2;
@16l36knmod1X79S1syt2;
@17l27knmir1X66T1sxt0;
@18l25knmir4X66X10X3X14T4sxsxsxsxt0;
@19l34knmir1X68T1sxt5;
@20l28knmir1X66T1sxt0;
@21l326knh1t1;
@22l63knd1X93S1syt6;
@23l43knd1X61S1sar1X71T1sxt7;
@24l42knd1X60S1sar1X71T1sxt8;
@25l303knh1t9;
@26l32knmit10;
@27l34knmir1X68T1sxt5;
@28l49knd1X66S1syr5X58X1X1X1X1T5sasasasasat11;
@29l29knmir1X66T1sxt12;
@30l47knd1X58S1sar2X68X25T2sxsxt4;
@31l42knd1X59S1sar1X71T1sxt8;
@32l45knd1X72S1syt8;
@33l56knd1X56S1sat0;
@34l53knd1X73S1syt8;
@35f7knt10;
@36l26knmir4X66X10X3X14T4sxsxsxsxt0;
@37l37knmod1X72S1syt8;
@38l53knd1X73S1syt8;
@39l48knd1X68S1syr4X55X1X16X1T4sasasxsxt2;
@40l33knmir4X55X1X16X1T4sasasxsxt5;
@41l34knmir1X68T1sxt13;
@42l30knmit10;
@43l37knmod1X72S1syt8;
@44l53knd1X73S1syt8;
@45d1X93S1sxt14;
@46t14;
@47t14;
@48t14;
@49t14;
@50t14;
@51t14;
@52t14;
@53t14;
@54t14;
@55t14;
@56t9;
@57t9;
@58t14;
@59t14;
@60t14;
@61t14;
@62t14;
@63t14;
@64t14;
@65t14;
@66t14;
@67t14;
@68t14;
@69t14;
@70t14;
@71t14;
@72t14;
@73t14;
@74t14;
@75t14;
@76t14;
@77t14;
@78t1;
@79t14;
@80t15;
@81t14;
@82t14;
@83t16;
@84t15;
<5
>6
b14@18l25x11t0;
@36l26x29t0;
@17l27x10t0;
@20l28x13t0;
@29l29x22t12;
@42l30x35t10;
@26l32x19t10;
@40l33x33t5;
@41l34x34t13;
@27l34x20t5;
@19l34x12t5;
@16l36d1x9t2;
@43l37d1x36t8;
@37l37d1x30t8;
<6
>7
c86
#51@85i95l72x8 16 32 33 4 6 36 30 25;
#58@86i96l73x8 16 32 33 5 7 37 31 27;
#170@87i148l112h4x5 10 7 2 5 11;
#172@88i150l114h4x2 4 11;
#173@89i151l115h4x2 4 11;
#171@90i149l113h4x5 10 7 2 5 11;
#32@91i94l71x6 12 24 16 17 5 4;
#60@92i97l76x5 10 11 29 6 8;
#176@93i154l126h4x6 12 29 36 8 6 11;
#177@94i155l126h4x6 12 29 36 11 6 8;
#178@95i156l126h4x6 12 29 36 11 6 8;
#179@96i157l126h4x6 12 29 36 11 6 8;
#180@97i158l126h4x6 12 29 36 11 6 8;
#181@98i159l126h4x6 12 29 36 11 6 8;
#5@99i92l66x7 14 11 29 10 13 49 50;
#142@100i120l86h4x5 10 18 10 13 11;
#143@101i121l86h4x5 10 11 10 13 18;
#144@102i122l86h4x5 10 11 10 13 18;
#141@103i119l83h4x4 8 4 21 11;
#146@104i124l101h12x5 10 9 10 13 11;
#147@105i125l101h12x5 10 11 10 13 9;
#148@106i126l101h12x5 10 11 10 13 9;
#149@107i127l101h12x5 10 11 10 13 9;
#150@108i128l101h12x5 10 11 10 13 9;
#151@109i129l101h12x5 10 11 10 13 9;
#152@110i130l101h12x5 10 11 10 13 9;
#153@111i131l101h12x5 10 11 10 13 9;
#154@112i132l101h12x5 10 11 10 13 9;
#155@113i133l101h12x5 10 11 10 13 9;
#156@114i134l101h12x5 10 11 10 13 9;
#157@115i135l101h12x5 10 11 10 13 9;
#158@116i136l101h12x5 10 11 10 13 9;
#159@117i137l101h12x5 10 11 10 13 9;
#160@118i138l101h12x5 10 11 10 13 9;
#161@119i139l101h12x5 10 11 10 13 9;
#162@120i140l101h12x5 10 11 10 13 9;
#163@121i141l101h12x5 10 11 10 13 9;
#164@122i142l101h12x5 10 11 10 13 9;
#165@123i143l101h12x5 10 11 10 13 9;
#166@124i144l101h12x5 10 11 10 13 9;
#174@125i152l120h4x5 10 11 21 2 36;
#175@126i153l122h4x5 10 11 21 36 2;
#183@127i161l132h4x6 12 29 36 11 2 14;
#184@128i162l134h4x6 12 11 21 29 36 9;
#182@129i160l130h4x6 12 11 10 13 9 36;
#61@130i98l79x5 10 11 29 8 9;
#185@131i163l138h4x6 12 29 36 9 8 11;
#186@132i164l138h4x6 12 29 36 11 8 9;
#187@133i165l138h4x6 12 29 36 11 8 9;
#188@134i166l138h4x6 12 29 36 11 8 9;
#189@135i167l138h4x6 12 29 36 11 8 9;
#190@136i168l138h4x6 12 29 36 11 8 9;
#9@137i93l68x6 12 34 20 12 23 32;
#167@138i145l106h4x5 10 25 32 33 11;
#169@139i147l108h4x5 10 26 32 33 11;
#168@140i146l107h4x4 8 25 26 11;
#145@141i123l96h8x2 4 11;
#75@142i99l93h4x6 12 11 56 38 23 15;
#191@143i169x3 6 76 21;
#192@144i170x3 6 73 21;
#31@145i171x3 6 75 21;
#31@146i172x3 6 74 21;
#49@147i173x3 6 42 3;
#49@148i174x3 6 40 33;
#49@149i175x3 6 39 32;
#192@150i176x3 6 77 21;
#193@151i177x3 6 49 22;
#19@152i101x3 6 56 29;
#47@153i102h1x4 8 71 32 33;
#7@154i103l55h1x3 6 3 71;
#19@155i105x3 6 43 42;
#19@156i107x3 6 45 39;
#19@157i108x3 6 46 40;
#28@158i104x4 8 41 39 40;
#28@159i106x4 8 44 41 43;
#28@160i109x4 8 47 45 46;
#28@161i110x4 8 48 47 42;
#24@162i111h1x4 8 72 44 48;
#29@163i112l56h1x3 6 26 72;
#72@164i113l58h1x3 6 23 73;
#29@165i114l59h1x3 6 24 74;
#29@166i115l60h1x3 6 17 75;
#139@167i116l61h1x3 6 16 76;
#72@168i117l62h1x3 6 5 77;
#140@169i118x4 8 21 51 50;
#2@170i100l93h1x2 4 38;
<7
<1
