	component lvds_rx_x2_m10 is
		port (
			pll_areset            : in  std_logic_vector(1 downto 0) := (others => 'X'); -- pll_areset
			rx_inclock            : in  std_logic                    := 'X';             -- rx_inclock
			rx_in                 : in  std_logic_vector(1 downto 0) := (others => 'X'); -- rx_in
			rx_out                : out std_logic_vector(9 downto 0);                    -- rx_out
			rx_outclock           : out std_logic;                                       -- rx_outclock
			rx_locked             : out std_logic;                                       -- rx_locked
			rx_channel_data_align : in  std_logic_vector(1 downto 0) := (others => 'X'); -- rx_channel_data_align
			rx_cda_reset          : in  std_logic_vector(1 downto 0) := (others => 'X')  -- rx_cda_reset
		);
	end component lvds_rx_x2_m10;

