<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z030ffg676-2" LaunchTime="1738181593">
  <File Type="BITSTR-BMM" Name="test_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="test_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="test_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="test_power_routed.rpt"/>
  <File Type="PA-TCL" Name="test.tcl"/>
  <File Type="OPT-TIMING" Name="test_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="test_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="test_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="test_reports.tcl"/>
  <File Type="OPT-DRC" Name="test_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="test.hwdef"/>
  <File Type="PWROPT-DCP" Name="test_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="test_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="test_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="test_placed.dcp"/>
  <File Type="PLACE-IO" Name="test_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="test_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="test_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="test_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="test_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="test_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="test_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="test_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="test_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="test.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="test_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="test_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="test_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="test.msk"/>
  <File Type="PHYSOPT-TIMING" Name="test_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="test_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="test_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="test_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="test_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="test_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="test_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="test.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="test_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="test_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="test_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="test_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="test_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="test_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="test_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="test_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="test_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="test_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="test_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="test_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="test_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="test_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="test_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="test_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="test_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="test_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="test_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="test_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="test_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="test.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="test_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="test.rbt"/>
  <File Type="BITSTR-NKY" Name="test.nky"/>
  <File Type="PDI-FILE" Name="test.pdi"/>
  <File Type="RCFI_FILE" Name="test.rcfi"/>
  <File Type="CFI_FILE" Name="test.cfi"/>
  <File Type="RNPI_FILE" Name="test.rnpi"/>
  <File Type="NPI_FILE" Name="test.npi"/>
  <File Type="RBD_FILE" Name="test.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="test.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="test.sysdef"/>
  <File Type="BG-BGN" Name="test.bgn"/>
  <File Type="BG-DRC" Name="test.drc"/>
  <File Type="RDI-RDI" Name="test.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/ABCD_cul.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/comple_encode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/data_cul.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/div.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/div_cell.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/minus.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/mult.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../FPGAproj/project_1/project_1.srcs/sources_1/new/mult_cell.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/test.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAQ/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1704353839"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAQ/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Attr Name="ImportTime" Val="1704353840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DAQ_Z30_Top.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAQ/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v"/>
        <Attr Name="ImportTime" Val="1645315778"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/y_mult.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.upgrade_log">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAQ/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.upgrade_log"/>
        <Attr Name="ImportTime" Val="1639986170"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../mycoe/test.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../mycoe/test1.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../mycoe/test2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../mycoe/test3.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="test"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraint1.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAQ/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc"/>
        <Attr Name="ImportTime" Val="1645272028"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/new/uart_a.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="E:/360Downloads/Software/02_example_SOC/CH22_AXI_DMA_PL2PS/Miz_sys/Miz_sys.srcs/constrs_1/new/uart_a.xdc"/>
        <Attr Name="ImportTime" Val="1640189597"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/test.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/test.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_MJ_OBUFGDS_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_MJ_IBUFG_DS_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ADS4249_Decode_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_count_ip_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mj_not_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_MJ_inputclk_ds_gbuf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_MaxdataTrans_ip_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_generator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_generator_2_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_generator_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_generator_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_CNTtest_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_vio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_s00_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_s01_data_fifo_0"/>
</GenRun>
