#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 16:37:07 2018
# Process ID: 22391
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Aug 31 16:37:15 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 16:37:15 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_int_div9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_int_div9.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_int_div9.tcl -notrace
Command: synth_design -top operator_int_div9 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22489 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1733 ; free virtual = 9377
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_int_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:205]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_98' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:63]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:77' bound to instance 'r0_U' of component 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:12' bound to instance 'lut_div9_chunk_r0_rom_U' of component 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:73' bound to instance 'r1_U' of component 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:12' bound to instance 'lut_div9_chunk_r1_rom_U' of component 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:71' bound to instance 'r2_U' of component 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:12' bound to instance 'lut_div9_chunk_r2_rom_U' of component 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:71' bound to instance 'r3_U' of component 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:12' bound to instance 'lut_div9_chunk_r3_rom_U' of component 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:205]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:12' bound to instance 'lut_div9_chunk_q0_rom_U' of component 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:12' bound to instance 'lut_div9_chunk_q1_rom_U' of component 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/lut_div9_chunk.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_int_div9' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.vhd:25]
WARNING: [Synth 8-3331] design lut_div9_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r3 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1742 ; free virtual = 9389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1742 ; free virtual = 9389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1742 ; free virtual = 9389
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1643.441 ; gain = 0.000 ; free physical = 1466 ; free virtual = 9126
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1542 ; free virtual = 9206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1542 ; free virtual = 9206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1544 ; free virtual = 9208
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1536 ; free virtual = 9199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_int_div9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lut_div9_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r3_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1524 ; free virtual = 9189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div9_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r3_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|operator_int_div9     | p_0_out    | 64x1          | LUT            | 
|operator_int_div9     | p_0_out    | 64x1          | LUT            | 
|operator_int_div9     | p_0_out    | 64x1          | LUT            | 
|operator_int_div9     | p_0_out    | 64x1          | LUT            | 
|operator_int_div9     | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1643.441 ; gain = 457.980 ; free physical = 1400 ; free virtual = 9071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1399 ; free virtual = 9068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |    11|
|3     |LUT4 |    22|
|4     |LUT5 |    23|
|5     |LUT6 |    54|
|6     |FDRE |   111|
|7     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   228|
|2     |  grp_lut_div9_chunk_fu_98    |lut_div9_chunk        |   120|
|3     |    q0_U                      |lut_div9_chunk_q0     |    26|
|4     |      lut_div9_chunk_q0_rom_U |lut_div9_chunk_q0_rom |    26|
|5     |    q1_U                      |lut_div9_chunk_q1     |    36|
|6     |      lut_div9_chunk_q1_rom_U |lut_div9_chunk_q1_rom |    36|
|7     |    r0_U                      |lut_div9_chunk_r0     |     3|
|8     |      lut_div9_chunk_r0_rom_U |lut_div9_chunk_r0_rom |     3|
|9     |    r1_U                      |lut_div9_chunk_r1     |     3|
|10    |      lut_div9_chunk_r1_rom_U |lut_div9_chunk_r1_rom |     3|
|11    |    r2_U                      |lut_div9_chunk_r2     |     3|
|12    |      lut_div9_chunk_r2_rom_U |lut_div9_chunk_r2_rom |     3|
|13    |    r3_U                      |lut_div9_chunk_r3     |     3|
|14    |      lut_div9_chunk_r3_rom_U |lut_div9_chunk_r3_rom |     3|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.449 ; gain = 465.988 ; free physical = 1398 ; free virtual = 9067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.449 ; gain = 135.527 ; free physical = 1451 ; free virtual = 9120
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.457 ; gain = 465.988 ; free physical = 1451 ; free virtual = 9120
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1651.457 ; gain = 466.102 ; free physical = 1444 ; free virtual = 9114
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/synth_1/operator_int_div9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_int_div9_utilization_synth.rpt -pb operator_int_div9_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1651.457 ; gain = 0.000 ; free physical = 1446 ; free virtual = 9113
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:38:03 2018...
[Fri Aug 31 16:38:03 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 2008 ; free virtual = 9673
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/operator_int_div9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1464.793 ; gain = 279.332 ; free physical = 1711 ; free virtual = 9374
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1464.793 ; gain = 0.000 ; free physical = 1717 ; free virtual = 9380
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.363 ; gain = 521.570 ; free physical = 1315 ; free virtual = 8978
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 16:38:48 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 16:38:48 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_int_div9.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_int_div9.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_int_div9.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1161 ; free virtual = 8821
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1983.953 ; gain = 800.609 ; free physical = 399 ; free virtual = 8061
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.969 ; gain = 48.016 ; free physical = 396 ; free virtual = 8054

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fe1f9624

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 397 ; free virtual = 8055

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe1f9624

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe1f9624

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fe1f9624

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fe1f9624

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fe1f9624

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fe1f9624

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
Ending Logic Optimization Task | Checksum: fe1f9624

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fe1f9624

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fe1f9624

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 460 ; free virtual = 8118
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_div9_drc_opted.rpt -pb operator_int_div9_drc_opted.pb -rpx operator_int_div9_drc_opted.rpx
Command: report_drc -file operator_int_div9_drc_opted.rpt -pb operator_int_div9_drc_opted.pb -rpx operator_int_div9_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 428 ; free virtual = 8089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 428 ; free virtual = 8089
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 427 ; free virtual = 8088

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af64d284

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2031.969 ; gain = 0.000 ; free physical = 414 ; free virtual = 8084

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2055.980 ; gain = 24.012 ; free physical = 400 ; free virtual = 8081

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2055.980 ; gain = 24.012 ; free physical = 400 ; free virtual = 8081
Phase 1 Placer Initialization | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2055.980 ; gain = 24.012 ; free physical = 400 ; free virtual = 8081

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f2d880a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.000 ; gain = 64.031 ; free physical = 393 ; free virtual = 8077

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 389 ; free virtual = 8065

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19f150d73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 389 ; free virtual = 8065
Phase 2 Global Placement | Checksum: b5d10aeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 388 ; free virtual = 8065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5d10aeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 388 ; free virtual = 8065

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a4db33a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 387 ; free virtual = 8064

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11829ea59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 387 ; free virtual = 8063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11829ea59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 387 ; free virtual = 8063

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11829ea59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 387 ; free virtual = 8063

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14e2c2b29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 386 ; free virtual = 8063

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1eddd5777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8059

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b73b46b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8059

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b73b46b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8059

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f5d31f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8059
Phase 3 Detail Placement | Checksum: 1f5d31f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e70b8263

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e70b8263

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 383 ; free virtual = 8060
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.081. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 138ec57f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 398 ; free virtual = 8067
Phase 4.1 Post Commit Optimization | Checksum: 138ec57f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 398 ; free virtual = 8067

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 138ec57f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 400 ; free virtual = 8068

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 138ec57f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 400 ; free virtual = 8068

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 89878570

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 400 ; free virtual = 8068
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 89878570

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 400 ; free virtual = 8068
Ending Placer Task | Checksum: 06993cea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 418 ; free virtual = 8086
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.008 ; gain = 80.039 ; free physical = 418 ; free virtual = 8086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 417 ; free virtual = 8087
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_int_div9_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 406 ; free virtual = 8075
INFO: [runtcl-4] Executing : report_utilization -file operator_int_div9_utilization_placed.rpt -pb operator_int_div9_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 416 ; free virtual = 8085
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_int_div9_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 416 ; free virtual = 8085
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 416 ; free virtual = 8085

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a0070e40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 412 ; free virtual = 8080
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1a0070e40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 412 ; free virtual = 8080

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1.  Did not re-place instance grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2.  Did not re-place instance grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17
INFO: [Physopt 32-662] Processed net ap_CS_fsm_state32.  Did not re-place instance ap_CS_fsm_reg[31]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_0.  Did not re-place instance grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return_0_preg_reg[0].  Did not re-place instance grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/r3_q0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state26.  Re-placed instance ap_CS_fsm_reg[25]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/r2_q0.  Did not re-place instance grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/sel[0].  Did not re-place instance grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-663] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_3.  Re-placed instance grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18
INFO: [Physopt 32-662] Processed net ap_CS_fsm_state10.  Did not re-place instance ap_CS_fsm_reg[9]
INFO: [Physopt 32-662] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_14_n_0.  Did not re-place instance grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_14
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 411 ; free virtual = 8080
Phase 3 Placement Based Optimization | Checksum: 1531877a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.008 ; gain = 0.000 ; free physical = 411 ; free virtual = 8080

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 411 ; free virtual = 8080
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 411 ; free virtual = 8080
Phase 4 Rewire | Checksum: 1fbce1abe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 411 ; free virtual = 8080

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2 was not replicated.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state32. Replicated 1 times.
INFO: [Physopt 32-571] Net grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/sel[0] was not replicated.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state26. Replicated 1 times.
INFO: [Physopt 32-571] Net ap_CS_fsm_state4 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_3 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state10 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_5 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state12 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state8 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state28 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state30 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state18 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state6 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_4 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state22 was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.043 | TNS=-0.094 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 421 ; free virtual = 8079
Phase 5 Critical Cell Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 14 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 169 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 169 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.050 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 421 ; free virtual = 8079
Phase 10 Critical Pin Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1b54e499b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 421 ; free virtual = 8079
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 422 ; free virtual = 8080
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.050 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.038  |          0.190  |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.093  |          0.094  |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.131  |          0.284  |            2  |              0  |                    12  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1916d75d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.004 ; gain = 1.996 ; free physical = 422 ; free virtual = 8080
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 423 ; free virtual = 8082
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 997919ed ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10b7491c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2248.820 ; gain = 134.816 ; free physical = 228 ; free virtual = 7899
Post Restoration Checksum: NetGraph: 1740832a NumContArr: f4340e9f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b7491c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2248.820 ; gain = 134.816 ; free physical = 228 ; free virtual = 7899

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b7491c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.820 ; gain = 150.816 ; free physical = 210 ; free virtual = 7881

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10b7491c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.820 ; gain = 150.816 ; free physical = 210 ; free virtual = 7881
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8248a832

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 215 ; free virtual = 7879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 85b8ef40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 213 ; free virtual = 7878

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 182d5ec67

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 210 ; free virtual = 7874

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167c65a5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872
Phase 4 Rip-up And Reroute | Checksum: 167c65a5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 167c65a5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167c65a5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872
Phase 5 Delay and Skew Optimization | Checksum: 167c65a5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b751b29

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b751b29

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872
Phase 6 Post Hold Fix | Checksum: 18b751b29

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0108369 %
  Global Horizontal Routing Utilization  = 0.0137681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a0546ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 161.637 ; free physical = 208 ; free virtual = 7872

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a0546ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2276.641 ; gain = 162.637 ; free physical = 208 ; free virtual = 7871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13bd1215c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.641 ; gain = 162.637 ; free physical = 208 ; free virtual = 7871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.132  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13bd1215c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.641 ; gain = 162.637 ; free physical = 208 ; free virtual = 7872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.641 ; gain = 162.637 ; free physical = 230 ; free virtual = 7894

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2276.641 ; gain = 162.637 ; free physical = 230 ; free virtual = 7894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2276.641 ; gain = 0.000 ; free physical = 228 ; free virtual = 7893
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_div9_drc_routed.rpt -pb operator_int_div9_drc_routed.pb -rpx operator_int_div9_drc_routed.rpx
Command: report_drc -file operator_int_div9_drc_routed.rpt -pb operator_int_div9_drc_routed.pb -rpx operator_int_div9_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_int_div9_methodology_drc_routed.rpt -pb operator_int_div9_methodology_drc_routed.pb -rpx operator_int_div9_methodology_drc_routed.rpx
Command: report_methodology -file operator_int_div9_methodology_drc_routed.rpt -pb operator_int_div9_methodology_drc_routed.pb -rpx operator_int_div9_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div9/impl/vhdl/project.runs/impl_1/operator_int_div9_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_int_div9_power_routed.rpt -pb operator_int_div9_power_summary_routed.pb -rpx operator_int_div9_power_routed.rpx
Command: report_power -file operator_int_div9_power_routed.rpt -pb operator_int_div9_power_summary_routed.pb -rpx operator_int_div9_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
156 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_int_div9_route_status.rpt -pb operator_int_div9_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_int_div9_timing_summary_routed.rpt -pb operator_int_div9_timing_summary_routed.pb -rpx operator_int_div9_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_int_div9_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_int_div9_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_int_div9_bus_skew_routed.rpt -pb operator_int_div9_bus_skew_routed.pb -rpx operator_int_div9_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:40:25 2018...
[Fri Aug 31 16:40:26 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2031.566 ; gain = 4.000 ; free physical = 1333 ; free virtual = 8995
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2159.879 ; gain = 0.000 ; free physical = 1235 ; free virtual = 8897
Restored from archive | CPU: 0.020000 secs | Memory: 0.214287 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2159.879 ; gain = 0.000 ; free physical = 1235 ; free virtual = 8897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2215.906 ; gain = 56.027 ; free physical = 1233 ; free virtual = 8894


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_int_div
Solution:            div9
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 16:40:27 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           41
LUT:            114
FF:             115
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.793
CP achieved post-implementation:    2.388
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:40:27 2018...
