// Seed: 3145676935
module module_0 (
    input wire id_0,
    input tri1 id_1
);
  reg   id_3;
  uwire id_4;
  bit id_5, id_6, id_7;
  always id_3 <= id_6;
  genvar id_8;
  assign id_5 = id_7;
  wire id_9;
  assign id_5 = 1 & 1;
  wire id_10;
  always_latch if (id_4);
  assign module_1.type_2 = 0;
  assign id_5 = -1 & ~1;
  assign #1 id_9 = -1;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    inout  tri   id_2,
    output wand  id_3
);
  wire id_5, id_6;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_1 = 1;
endmodule
