$date
  Sun Nov 06 14:20:40 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tflipfloptb $end
$var reg 1 ! t_clock $end
$var reg 1 " q $end
$var reg 1 # qbar $end
$var reg 1 $ i_t $end
$scope module flipflop $end
$var reg 1 % i_t $end
$var reg 1 & t_clock $end
$var reg 1 ' out_q $end
$var reg 1 ( out_qbar $end
$var reg 1 ) rnorsignal $end
$var reg 1 * snorsignal $end
$var reg 1 + qsignal $end
$var reg 1 , qbarsignal $end
$scope module randgate $end
$var reg 1 - x_and $end
$var reg 1 . y_and $end
$var reg 1 / z_and $end
$var reg 1 0 out_and $end
$upscope $end
$scope module sandgate $end
$var reg 1 1 x_and $end
$var reg 1 2 y_and $end
$var reg 1 3 z_and $end
$var reg 1 4 out_and $end
$upscope $end
$scope module flipflopsr $end
$var reg 1 5 set $end
$var reg 1 6 reset $end
$var reg 1 7 q $end
$var reg 1 8 qbar $end
$var reg 1 9 int_q $end
$var reg 1 : int_qbar $end
$scope module snor $end
$var reg 1 ; x_nor $end
$var reg 1 < y_nor $end
$var reg 1 = z_nor $end
$upscope $end
$scope module rnor $end
$var reg 1 > x_nor $end
$var reg 1 ? y_nor $end
$var reg 1 @ z_nor $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
U"
U#
0$
0%
1&
U'
U(
0)
0*
U+
U,
0-
1.
U/
00
01
12
U3
04
05
06
U7
U8
U9
U:
0;
U<
U=
0>
U?
U@
#10000000
0!
0&
0.
02
#20000000
1!
1$
1%
1&
U)
U*
1-
1.
U0
11
12
U4
U5
U6
U;
U>
#30000000
0!
0&
0)
0*
0.
00
02
04
05
06
0;
0>
#40000000
1!
0$
0%
1&
0-
1.
01
12
#50000000
0!
0&
0.
02
#60000000
1!
1$
1%
1&
U)
U*
1-
1.
U0
11
12
U4
U5
U6
U;
U>
#70000000
0!
0&
0)
0*
0.
00
02
04
05
06
0;
0>
#80000000
1!
0$
0%
1&
0-
1.
01
12
#90000000
0!
0&
0.
02
#100000000
1!
1$
1%
1&
U)
U*
1-
1.
U0
11
12
U4
U5
U6
U;
U>
