Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tanh_activation_function_tb_behav xil_defaultlib.tanh_activation_function_tb xil_defaultlib.glbl -log elaborate.log 
=======
Running: D:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_tb_behav xil_defaultlib.Softmax_tb xil_defaultlib.glbl -log elaborate.log 
>>>>>>> d7b5dfc926cbc15d6b6c19f180d20e990c22fc66
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
<<<<<<< HEAD
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" Line 2. Module tanh_activation_function(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,numberOfInputs=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" Line 2. Module tanh_activation_function(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,numberOfInputs=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
=======
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" Line 2. Module Softmax(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" Line 2. Module Softmax(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" Line 3. Module fpDiv(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
>>>>>>> d7b5dfc926cbc15d6b6c19f180d20e990c22fc66
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.Softmax_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_tb_behav
