
*** Running vivado
    with args -log alchitryTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitryTop.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitryTop.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2593.656 ; gain = 61.988 ; free physical = 1229 ; free virtual = 9694
Command: link_design -top alchitryTop -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.758 ; gain = 0.039 ; free physical = 760 ; free virtual = 9251
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/share/Alchitry/test-original-bintodec-module/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-original-bintodec-module/build/constraint/alchitry.xdc]
Parsing XDC File [/media/share/Alchitry/test-original-bintodec-module/build/constraint/au_props.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-original-bintodec-module/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.992 ; gain = 0.000 ; free physical = 612 ; free virtual = 9123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.227 ; gain = 552.961 ; free physical = 597 ; free virtual = 9108
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3229.656 ; gain = 82.430 ; free physical = 555 ; free virtual = 9067

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dce935b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3769.449 ; gain = 539.793 ; free physical = 92 ; free virtual = 8547

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: dce935b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.160 ; gain = 0.023 ; free physical = 66 ; free virtual = 8229

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: dce935b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.180 ; gain = 0.043 ; free physical = 66 ; free virtual = 8229
Phase 1 Initialization | Checksum: dce935b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.180 ; gain = 0.043 ; free physical = 66 ; free virtual = 8229

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: dce935b0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4075.746 ; gain = 0.609 ; free physical = 68 ; free virtual = 8232

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: dce935b0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4075.797 ; gain = 0.660 ; free physical = 68 ; free virtual = 8232
Phase 2 Timer Update And Timing Data Collection | Checksum: dce935b0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4075.801 ; gain = 0.664 ; free physical = 68 ; free virtual = 8232

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dce935b0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4075.930 ; gain = 0.793 ; free physical = 68 ; free virtual = 8231
Retarget | Checksum: dce935b0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: dce935b0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4075.969 ; gain = 0.832 ; free physical = 68 ; free virtual = 8231
Constant propagation | Checksum: dce935b0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12a495ed9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4076.180 ; gain = 1.043 ; free physical = 68 ; free virtual = 8232
Sweep | Checksum: 12a495ed9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12a495ed9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4108.555 ; gain = 33.418 ; free physical = 67 ; free virtual = 8231
BUFG optimization | Checksum: 12a495ed9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12a495ed9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4108.574 ; gain = 33.438 ; free physical = 67 ; free virtual = 8231
Shift Register Optimization | Checksum: 12a495ed9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12a495ed9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4108.594 ; gain = 33.457 ; free physical = 110 ; free virtual = 8268
Post Processing Netlist | Checksum: 12a495ed9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4108.621 ; gain = 33.484 ; free physical = 109 ; free virtual = 8265

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4108.645 ; gain = 0.023 ; free physical = 109 ; free virtual = 8265
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4108.645 ; gain = 33.508 ; free physical = 109 ; free virtual = 8265
Phase 9 Finalization | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4108.645 ; gain = 33.508 ; free physical = 109 ; free virtual = 8265
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4108.664 ; gain = 33.527 ; free physical = 109 ; free virtual = 8265
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4108.680 ; gain = 0.000 ; free physical = 109 ; free virtual = 8265

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4108.746 ; gain = 0.047 ; free physical = 107 ; free virtual = 8263

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4108.746 ; gain = 0.000 ; free physical = 107 ; free virtual = 8263

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4108.754 ; gain = 0.000 ; free physical = 107 ; free virtual = 8263
Ending Netlist Obfuscation Task | Checksum: 14a1f3c66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4108.754 ; gain = 0.000 ; free physical = 107 ; free virtual = 8263
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4108.777 ; gain = 961.551 ; free physical = 107 ; free virtual = 8263
INFO: [runtcl-4] Executing : report_drc -file alchitryTop_drc_opted.rpt -pb alchitryTop_drc_opted.pb -rpx alchitryTop_drc_opted.rpx
Command: report_drc -file alchitryTop_drc_opted.rpt -pb alchitryTop_drc_opted.pb -rpx alchitryTop_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 172 ; free virtual = 8317
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 172 ; free virtual = 8317
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 172 ; free virtual = 8317
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 171 ; free virtual = 8316
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 171 ; free virtual = 8316
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 171 ; free virtual = 8316
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 171 ; free virtual = 8316
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 163 ; free virtual = 8308
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ca3b82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 163 ; free virtual = 8308
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 163 ; free virtual = 8308

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d25fb2d6

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 153 ; free virtual = 8303

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 104b78357

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 8301

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 104b78357

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 8301
Phase 1 Placer Initialization | Checksum: 104b78357

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 149 ; free virtual = 8301

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17682acd2

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 146 ; free virtual = 8299

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ff3ee9fe

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 146 ; free virtual = 8298

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ff3ee9fe

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 146 ; free virtual = 8298

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 106bbae63

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 139 ; free virtual = 8293

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8293

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 106bbae63

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8292
Phase 2.4 Global Placement Core | Checksum: e321c075

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8292
Phase 2 Global Placement | Checksum: e321c075

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8292

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b19e315

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8292

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b41c5a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8293

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17e5f44f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17e5f44f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 136 ; free virtual = 8293

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14640b91b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 139 ; free virtual = 8295

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14640b91b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 139 ; free virtual = 8295

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14640b91b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 139 ; free virtual = 8295
Phase 3 Detail Placement | Checksum: 14640b91b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 139 ; free virtual = 8295

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 220a1b5ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.500 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cea7bdf2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1cea7bdf2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
Phase 4.1.1.1 BUFG Insertion | Checksum: 220a1b5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21df019c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
Phase 4.1 Post Commit Optimization | Checksum: 21df019c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21df019c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21df019c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
Phase 4.3 Placer Reporting | Checksum: 21df019c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 241a09534

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
Ending Placer Task | Checksum: 144dcb529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 137 ; free virtual = 8294
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file alchitryTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 135 ; free virtual = 8292
INFO: [runtcl-4] Executing : report_utilization -file alchitryTop_utilization_placed.rpt -pb alchitryTop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file alchitryTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 130 ; free virtual = 8287
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 133 ; free virtual = 8290
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 133 ; free virtual = 8290
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 133 ; free virtual = 8290
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 133 ; free virtual = 8290
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 133 ; free virtual = 8290
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 132 ; free virtual = 8290
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 132 ; free virtual = 8290
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 125 ; free virtual = 8282
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 124 ; free virtual = 8282
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 124 ; free virtual = 8282
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 124 ; free virtual = 8282
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 123 ; free virtual = 8280
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 123 ; free virtual = 8280
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 120 ; free virtual = 8278
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 120 ; free virtual = 8278
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: db9b758f ConstDB: 0 ShapeSum: 69413f9a RouteDB: 0
Post Restoration Checksum: NetGraph: db7922ba | NumContArr: 7b287cae | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2dbf394a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 67 ; free virtual = 8161

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2dbf394a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 69 ; free virtual = 8161

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2dbf394a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4198.832 ; gain = 0.000 ; free physical = 69 ; free virtual = 8161
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27c05693c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4210.039 ; gain = 11.207 ; free physical = 94 ; free virtual = 8090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.406  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2af768c91

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.359 ; gain = 14.527 ; free physical = 93 ; free virtual = 8059

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2af768c91

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.395 ; gain = 14.562 ; free physical = 93 ; free virtual = 8059

Phase 3.2 Initial Net Routing
 Number of Nodes with overlaps = 0
Phase 3.2 Initial Net Routing | Checksum: 23c1564b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.723 ; gain = 14.891 ; free physical = 93 ; free virtual = 8059
Phase 3 Initial Routing | Checksum: 23c1564b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.742 ; gain = 14.910 ; free physical = 93 ; free virtual = 8059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.122  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b043506b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.902 ; gain = 15.070 ; free physical = 91 ; free virtual = 8057
Phase 4 Rip-up And Reroute | Checksum: 2b043506b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.906 ; gain = 15.074 ; free physical = 91 ; free virtual = 8057

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b043506b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.918 ; gain = 15.086 ; free physical = 91 ; free virtual = 8057

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b043506b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.926 ; gain = 15.094 ; free physical = 91 ; free virtual = 8057
Phase 5 Delay and Skew Optimization | Checksum: 2b043506b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.930 ; gain = 15.098 ; free physical = 91 ; free virtual = 8057

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27db8c4a7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.945 ; gain = 15.113 ; free physical = 91 ; free virtual = 8057
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.215  | TNS=0.000  | WHS=0.311  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c23d1c85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.953 ; gain = 15.121 ; free physical = 91 ; free virtual = 8057
Phase 6 Post Hold Fix | Checksum: 2c23d1c85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.953 ; gain = 15.121 ; free physical = 91 ; free virtual = 8057

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00406601 %
  Global Horizontal Routing Utilization  = 0.0149662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c23d1c85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4213.996 ; gain = 15.164 ; free physical = 91 ; free virtual = 8057

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c23d1c85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4214.016 ; gain = 15.184 ; free physical = 91 ; free virtual = 8057

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29722a007

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4214.484 ; gain = 15.652 ; free physical = 91 ; free virtual = 8057

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.215  | TNS=0.000  | WHS=0.311  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29722a007

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4214.574 ; gain = 15.742 ; free physical = 91 ; free virtual = 8057
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 222389510

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4214.621 ; gain = 15.789 ; free physical = 92 ; free virtual = 8058
Ending Routing Task | Checksum: 222389510

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4214.629 ; gain = 15.797 ; free physical = 92 ; free virtual = 8058

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4214.699 ; gain = 15.867 ; free physical = 90 ; free virtual = 8051
INFO: [runtcl-4] Executing : report_drc -file alchitryTop_drc_routed.rpt -pb alchitryTop_drc_routed.pb -rpx alchitryTop_drc_routed.rpx
Command: report_drc -file alchitryTop_drc_routed.rpt -pb alchitryTop_drc_routed.pb -rpx alchitryTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file alchitryTop_methodology_drc_routed.rpt -pb alchitryTop_methodology_drc_routed.pb -rpx alchitryTop_methodology_drc_routed.rpx
Command: report_methodology -file alchitryTop_methodology_drc_routed.rpt -pb alchitryTop_methodology_drc_routed.pb -rpx alchitryTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file alchitryTop_power_routed.rpt -pb alchitryTop_power_summary_routed.pb -rpx alchitryTop_power_routed.rpx
Command: report_power -file alchitryTop_power_routed.rpt -pb alchitryTop_power_summary_routed.pb -rpx alchitryTop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file alchitryTop_route_status.rpt -pb alchitryTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file alchitryTop_timing_summary_routed.rpt -pb alchitryTop_timing_summary_routed.pb -rpx alchitryTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file alchitryTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file alchitryTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alchitryTop_bus_skew_routed.rpt -pb alchitryTop_bus_skew_routed.pb -rpx alchitryTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 95 ; free virtual = 8055
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 95 ; free virtual = 8055
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 95 ; free virtual = 8055
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 94 ; free virtual = 8055
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 94 ; free virtual = 8055
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 94 ; free virtual = 8055
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4320.102 ; gain = 0.000 ; free physical = 94 ; free virtual = 8055
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-original-bintodec-module/build/vivado/test-original-bintodec-module.runs/impl_1/alchitryTop_routed.dcp' has been generated.
Command: write_bitstream -force alchitryTop.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15784480 bits.
Writing bitstream ./alchitryTop.bit...
Writing bitstream ./alchitryTop.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 4553.082 ; gain = 232.980 ; free physical = 85 ; free virtual = 7791
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 02:11:00 2024...
