PPA Report for Pipelined Bridge
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 99
IO Count: 70
Cell Count: 252

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 732.60 MHz
Reg-to-Reg Critical Path Delay: 1.094 ns

POWER METRICS:
-------------
Total Power Consumption: 0.470 W
