<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="LCDIF VSYNC Mode and Dotclk Mode Control Register0"><title>imxrt_ral::lcdif::VDCTRL0_CLR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-c5d6553a23f1e5a6.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.81.0 (eeb90cda1 2024-09-04)" data-channel="1.81.0" data-search-js="search-d234aafac6c221dd.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-d2fab2bf619172d3.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_ral</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module VDCTRL0_CLR</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li></ul></section><h2><a href="../index.html">In imxrt_ral::lcdif</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">lcdif</a>::<wbr><a class="mod" href="#">VDCTRL0_CLR</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1062/lcdif.rs.html#2126">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>LCDIF VSYNC Mode and Dotclk Mode Control Register0</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="DOTCLK_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::DOTCLK_POL">DOTCLK_POL</a></div><div class="desc docblock-short">Default is data launched at negative edge of DOTCLK and captured at positive edge</div></li><li><div class="item-name"><a class="mod" href="ENABLE_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::ENABLE_POL">ENABLE_POL</a></div><div class="desc docblock-short">Default 0 active low during valid data transfer on each horizontal line.</div></li><li><div class="item-name"><a class="mod" href="ENABLE_PRESENT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::ENABLE_PRESENT">ENABLE_PRESENT</a></div><div class="desc docblock-short">Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode, thereby making it the true RGB interface along with the remaining three signals VSYNC, HSYNC and DOTCLK</div></li><li><div class="item-name"><a class="mod" href="HALF_LINE/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::HALF_LINE">HALF_LINE</a></div><div class="desc docblock-short">Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i</div></li><li><div class="item-name"><a class="mod" href="HALF_LINE_MODE/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::HALF_LINE_MODE">HALF_LINE_MODE</a></div><div class="desc docblock-short">When this bit is 0, the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line</div></li><li><div class="item-name"><a class="mod" href="HSYNC_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::HSYNC_POL">HSYNC_POL</a></div><div class="desc docblock-short">Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period</div></li><li><div class="item-name"><a class="mod" href="VSYNC_PERIOD_UNIT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PERIOD_UNIT">VSYNC_PERIOD_UNIT</a></div><div class="desc docblock-short">Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles</div></li><li><div class="item-name"><a class="mod" href="VSYNC_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_POL">VSYNC_POL</a></div><div class="desc docblock-short">Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period</div></li><li><div class="item-name"><a class="mod" href="VSYNC_PULSE_WIDTH/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PULSE_WIDTH">VSYNC_PULSE_WIDTH</a></div><div class="desc docblock-short">Number of units for which VSYNC signal is active</div></li><li><div class="item-name"><a class="mod" href="VSYNC_PULSE_WIDTH_UNIT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PULSE_WIDTH_UNIT">VSYNC_PULSE_WIDTH_UNIT</a></div><div class="desc docblock-short">Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles</div></li></ul></section></div></main></body></html>