### Verilog_Projects
Verilog Projects â€“ Combinational & Sequential Circuits<br>

This repository contains my Verilog HDL practice codes for core Digital Electronics building blocks â€” useful for understanding RTL design and Design Verification concepts.<br>
##ğŸ“‚ Contents<br>
#ğŸ”¸ Combinational Circuits<br>
Half Adder / Full Adder<br>
Half Subtractor / Full Subtractor<br>
Multibit Adder<br>
Encoder / Decoder<br>
Multiplexers / Demultiplexers<br>
Comparator<br>
Binary â†” Gray Code Conversion<br>

#ğŸ”¸ Sequential Circuits<br>
SR, JK, D, and T Flip-Flops<br>
Counters (Up, Down, MOD-N, Gray Code Counter)<br>
Shift Registers<br>
Finite State Machine Examples <br>

#ğŸ”¸ Verilog Concepts<br>
Blocking vs Non-Blocking Assignments<br>

#ğŸ› ï¸ Tools Used<br>
ModelSim / QuestaSim â€“ simulation<br>
Xilinx Vivado / ISE â€“ waveform visualization<br>

#ğŸš€ How to Run<br>
Clone the repo<br>
Open any moduleâ€™s .v file and its corresponding testbench<br>
Simulate using your preferred tool (ModelSim/Vivado)<br>
View waveforms and verify outputs<br>

#ğŸ¯ Purpose<br>
This repo reflects my journey in:<br>
Practicing Verilog coding & testbenching<br>
Strengthening digital design fundamentals<br>
Preparing for Design Verification Engineer interviews<br>
