@W: MT529 :"c:\embedded\fpga projects\example1\top.sv":19:1:19:9|Found inferred clock top|CLK which controls 28 sequential elements including counter_27_. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
