<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Portfolio | Hardware Validation Engineer</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      background: #f5f7fa;
      color: #333;
    }

    header {
      background: #004466;
      color: #fff;
      padding: 2rem;
      text-align: center;
    }

    header h1 {
      margin: 0 0 0.5rem;
    }

    header p {
      font-size: 1.2rem;
    }

    section {
      padding: 2rem;
      max-width: 900px;
      margin: auto;
    }

    h2 {
      color: #004466;
      border-bottom: 2px solid #ddd;
      padding-bottom: 0.5rem;
    }

    ul {
      padding-left: 1.5rem;
    }

    .footer {
      text-align: center;
      padding: 1rem;
      font-size: 0.9rem;
      background: #eee;
    }

    .contact {
      margin-top: 2rem;
    }

    a.button {
      display: inline-block;
      margin-top: 1rem;
      padding: 0.5rem 1rem;
      background-color: #004466;
      color: white;
      text-decoration: none;
      border-radius: 5px;
    }

    a.button:hover {
      background-color: #006699;
    }

    .job-title {
      font-weight: bold;
      margin-top: 1rem;
    }

    .job-location {
      font-style: italic;
      color: #666;
      font-size: 0.9rem;
    }

    .job-date {
      color: #888;
      font-size: 0.9rem;
    }
  </style>
</head>
<body>

<header>
  <h1>Creative Hardware Validation Engineer</h1>
  <p>Python Automation • System Architecture • Tool Development</p>
</header>

<section>
  <h2>About Me</h2>
  <p>
    Creative and detail-oriented engineer with 4+ years in hardware validation and tool development. 
    Passionate about simplifying complex validation flows through Python-based automation and interactive tooling. 
    Deep understanding of system architecture and protocol-level testing.
  </p>
  <p>
    Proven ability to drive quality through innovation and collaboration. Bringing refreshed skills and strong validation expertise, 
    following a career pause due to work permit processing and personal commitments.
  </p>
  <p><strong>Work Authorization:</strong> Hold valid H4 EAD – no sponsorship required.</p>
</section>

<section>
  <h2>Skills</h2>
  <ul>
    <li>Python automation for silicon validation</li>
    <li>System architecture and protocol-level testing (PCIe, USB, etc.)</li>
    <li>Tool development for test execution and analysis</li>
    <li>Debugging with JTAG, Logic Analyzers, and Oscilloscopes</li>
    <li>Collaborative problem-solving in cross-functional teams</li>
  </ul>
</section>

<section>
  <h2>Work Experience</h2>

  <div class="job-title">Software Engineer – Silicon Validation</div>
  <div class="job-location">Broadcom Inc. (via Amboseli & IDC Technologies), Bangalore, India</div>
  <div class="job-date">Aug 2019 – Jul 2022</div>
  <ul>
    <li>Designed and implemented Python-based automation tools that abstract complex hardware interactions, enabling faster and more intuitive silicon validation.</li>
    <li>Developed interactive frameworks for controlling lab instruments like oscilloscopes, PCIe analyzers, and JTAG interfaces.</li>
    <li>Automated end-to-end test execution, data parsing, and visualization to simplify analysis and accelerate debugging cycles.</li>
    <li>Led chip bring-up and functional validation with comprehensive test plans for PCIe and system-level scenarios.</li>
    <li>Performed stress and PVT testing across process, voltage, and temperature variations.</li>
    <li>Collaborated with validation, hardware, software, and architecture teams to enhance validation workflows through tool development.</li>
  </ul>

  <div class="job-title">Graduate Intern – Software Engineer</div>
  <div class="job-location">Broadcom Inc. (via IDC Technologies), Bangalore, India</div>
  <div class="job-date">Jul 2018 – Jul 2019</div>
  <ul>
    <li>Assisted in developing scripts to generate, categorize, and analyze hardware bugs, improving defect detection and debugging.</li>
    <li>Maintained and enhanced Python scripts under Git-based version control for reliable validation processes.</li>
    <li>Supported automation of silicon and pre-silicon validation flows, focusing on PCIe test coverage.</li>
    <li>Built auto-triggered monitoring tools using XML/JSON register maps to capture failure-specific register state snapshots.</li>
  </ul>
</section>

<section class="contact">
  <h2>Contact</h2>
  <p>Email: ks.yasaswini23@gmail.com</p>
  <p>LinkedIn: <a href="https://www.linkedin.com/in/yasaswiniks" target="_blank">linkedin.com/in/yasaswiniks</a></p>
</section>

<div class="footer">
  © 2025 Yasaswini K S • Built with GitHub Pages
</div>

</body>
</html>
