// Seed: 634742789
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1[""|1];
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  logic id_3;
  assign id_0 = id_3;
  assign id_0 = id_3;
  reg id_4;
  always @(id_3) begin
    id_1 <= 1'b0;
    if (1) begin
      id_4 <= "";
    end else begin
      id_1 <= id_3;
    end
  end
  wire id_5;
  module_0();
  wire id_6;
  assign id_5 = ~id_4;
  assign id_4 = 1'b0;
  nand (id_0, id_3, id_4, id_5);
endmodule
