Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov  5 18:45:18 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            mssc/segment_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.856ns (22.900%)  route 2.882ns (77.100%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.614 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=88, estimated)       1.638    -0.952    mssc/clk_out
    SLICE_X5Y49          FDRE                                         r  mssc/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  mssc/segment_counter_reg[1]/Q
                         net (fo=2, estimated)        0.730     0.234    mssc/segment_counter_reg[1]
    SLICE_X4Y51          LUT4 (Prop_lut4_I1_O)        0.124     0.358 f  mssc/segment_state[7]_i_6/O
                         net (fo=1, estimated)        0.491     0.849    mssc/segment_state[7]_i_6_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.124     0.973 f  mssc/segment_state[7]_i_2/O
                         net (fo=2, estimated)        0.949     1.922    mssc/segment_state[7]_i_2_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.152     2.074 r  mssc/segment_counter[0]_i_1/O
                         net (fo=32, estimated)       0.712     2.786    mssc/segment_counter[0]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  mssc/segment_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=88, estimated)       1.504     8.614    mssc/clk_out
    SLICE_X5Y50          FDRE                                         r  mssc/segment_counter_reg[4]/C
                         clock pessimism              0.474     9.087    
                         clock uncertainty           -0.107     8.980    
    SLICE_X5Y50          FDRE (Setup_fdre_C_R)       -0.637     8.343    mssc/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.557    




