// Seed: 2724131200
module module_0;
endmodule
module module_1;
  wire id_2, id_3, id_4, id_5;
  module_0();
  wire id_6;
endmodule
module module_2 (
    input  wand id_0,
    output tri  id_1
    , id_4,
    input  tri0 id_2
);
  wire id_5 = id_4;
  xor (id_1, id_2, id_4, id_5);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0();
endmodule
