-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_hw_AES is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    state : IN STD_LOGIC_VECTOR (127 downto 0);
    key : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of Rocca_S_hw_v2_hw_AES is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal sboxhw_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce0 : STD_LOGIC;
    signal sboxhw_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce1 : STD_LOGIC;
    signal sboxhw_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce2 : STD_LOGIC;
    signal sboxhw_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce3 : STD_LOGIC;
    signal sboxhw_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce4 : STD_LOGIC;
    signal sboxhw_q4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce5 : STD_LOGIC;
    signal sboxhw_q5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce6 : STD_LOGIC;
    signal sboxhw_q6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce7 : STD_LOGIC;
    signal sboxhw_q7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce8 : STD_LOGIC;
    signal sboxhw_q8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address9 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce9 : STD_LOGIC;
    signal sboxhw_q9 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address10 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce10 : STD_LOGIC;
    signal sboxhw_q10 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address11 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce11 : STD_LOGIC;
    signal sboxhw_q11 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address12 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce12 : STD_LOGIC;
    signal sboxhw_q12 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address13 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce13 : STD_LOGIC;
    signal sboxhw_q13 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address14 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce14 : STD_LOGIC;
    signal sboxhw_q14 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_address15 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_ce15 : STD_LOGIC;
    signal sboxhw_q15 : STD_LOGIC_VECTOR (7 downto 0);
    signal key_read_reg_897 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal call_ret1_i_hw_mixhw_Column_fu_281_ap_ready : STD_LOGIC;
    signal call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret2_i_hw_mixhw_Column_fu_293_ap_ready : STD_LOGIC;
    signal call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret3_i_hw_mixhw_Column_fu_305_ap_ready : STD_LOGIC;
    signal call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_i_hw_mixhw_Column_fu_317_ap_ready : STD_LOGIC;
    signal call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln67_fu_418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_8_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_9_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_10_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_11_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_12_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_13_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_14_fu_523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_1_fu_528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_2_fu_533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_3_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_4_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_5_fu_548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_6_fu_553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln67_7_fu_558_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newState_fu_393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_423_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_438_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_453_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_468_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_483_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_513_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_5_fu_383_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_4_fu_373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_3_fu_363_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_2_fu_353_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_1_fu_343_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal value_assign_s_fu_333_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_1_fu_329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_fu_692_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_1_fu_683_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_2_fu_674_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_3_fu_665_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_4_fu_656_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_5_fu_647_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_6_fu_638_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_7_fu_629_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_8_fu_620_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_9_fu_611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_10_fu_602_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_11_fu_593_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_12_fu_584_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_13_fu_575_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_14_fu_566_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundhw_Key_15_fu_563_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_14_fu_765_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_2_fu_771_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_3_fu_777_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_4_fu_783_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_15_fu_789_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_5_fu_795_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_6_fu_801_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_7_fu_807_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_16_fu_813_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_8_fu_819_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_9_fu_825_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_10_fu_831_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_17_fu_837_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_11_fu_843_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_12_fu_849_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal newState_13_fu_855_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_reset_start_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_hw_mixhw_Column IS
    port (
        ap_ready : OUT STD_LOGIC;
        column_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
        column_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
        column_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
        column_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Rocca_S_hw_v2_hw_AES_sboxhw_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address3 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address4 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address5 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address6 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address7 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address8 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address9 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address10 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address11 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address12 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address13 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address14 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address15 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sboxhw_U : component Rocca_S_hw_v2_hw_AES_sboxhw_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sboxhw_address0,
        ce0 => sboxhw_ce0,
        q0 => sboxhw_q0,
        address1 => sboxhw_address1,
        ce1 => sboxhw_ce1,
        q1 => sboxhw_q1,
        address2 => sboxhw_address2,
        ce2 => sboxhw_ce2,
        q2 => sboxhw_q2,
        address3 => sboxhw_address3,
        ce3 => sboxhw_ce3,
        q3 => sboxhw_q3,
        address4 => sboxhw_address4,
        ce4 => sboxhw_ce4,
        q4 => sboxhw_q4,
        address5 => sboxhw_address5,
        ce5 => sboxhw_ce5,
        q5 => sboxhw_q5,
        address6 => sboxhw_address6,
        ce6 => sboxhw_ce6,
        q6 => sboxhw_q6,
        address7 => sboxhw_address7,
        ce7 => sboxhw_ce7,
        q7 => sboxhw_q7,
        address8 => sboxhw_address8,
        ce8 => sboxhw_ce8,
        q8 => sboxhw_q8,
        address9 => sboxhw_address9,
        ce9 => sboxhw_ce9,
        q9 => sboxhw_q9,
        address10 => sboxhw_address10,
        ce10 => sboxhw_ce10,
        q10 => sboxhw_q10,
        address11 => sboxhw_address11,
        ce11 => sboxhw_ce11,
        q11 => sboxhw_q11,
        address12 => sboxhw_address12,
        ce12 => sboxhw_ce12,
        q12 => sboxhw_q12,
        address13 => sboxhw_address13,
        ce13 => sboxhw_ce13,
        q13 => sboxhw_q13,
        address14 => sboxhw_address14,
        ce14 => sboxhw_ce14,
        q14 => sboxhw_q14,
        address15 => sboxhw_address15,
        ce15 => sboxhw_ce15,
        q15 => sboxhw_q15);

    call_ret1_i_hw_mixhw_Column_fu_281 : component Rocca_S_hw_v2_hw_mixhw_Column
    port map (
        ap_ready => call_ret1_i_hw_mixhw_Column_fu_281_ap_ready,
        column_0_read => sboxhw_q15,
        column_1_read => sboxhw_q10,
        column_2_read => sboxhw_q5,
        column_3_read => sboxhw_q0,
        ap_return_0 => call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0,
        ap_return_1 => call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1,
        ap_return_2 => call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2,
        ap_return_3 => call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3);

    call_ret2_i_hw_mixhw_Column_fu_293 : component Rocca_S_hw_v2_hw_mixhw_Column
    port map (
        ap_ready => call_ret2_i_hw_mixhw_Column_fu_293_ap_ready,
        column_0_read => sboxhw_q11,
        column_1_read => sboxhw_q6,
        column_2_read => sboxhw_q1,
        column_3_read => sboxhw_q12,
        ap_return_0 => call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0,
        ap_return_1 => call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1,
        ap_return_2 => call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2,
        ap_return_3 => call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3);

    call_ret3_i_hw_mixhw_Column_fu_305 : component Rocca_S_hw_v2_hw_mixhw_Column
    port map (
        ap_ready => call_ret3_i_hw_mixhw_Column_fu_305_ap_ready,
        column_0_read => sboxhw_q7,
        column_1_read => sboxhw_q2,
        column_2_read => sboxhw_q13,
        column_3_read => sboxhw_q8,
        ap_return_0 => call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0,
        ap_return_1 => call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1,
        ap_return_2 => call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2,
        ap_return_3 => call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3);

    call_ret4_i_hw_mixhw_Column_fu_317 : component Rocca_S_hw_v2_hw_mixhw_Column
    port map (
        ap_ready => call_ret4_i_hw_mixhw_Column_fu_317_ap_ready,
        column_0_read => sboxhw_q3,
        column_1_read => sboxhw_q14,
        column_2_read => sboxhw_q9,
        column_3_read => sboxhw_q4,
        ap_return_0 => call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0,
        ap_return_1 => call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1,
        ap_return_2 => call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2,
        ap_return_3 => call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                key_read_reg_897 <= key;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_reset_start_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_start_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_start_pp0 <= ap_const_logic_1;
        else 
            ap_reset_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((newState_14_fu_765_p2 & newState_2_fu_771_p2) & newState_3_fu_777_p2) & newState_4_fu_783_p2) & newState_15_fu_789_p2) & newState_5_fu_795_p2) & newState_6_fu_801_p2) & newState_7_fu_807_p2) & newState_16_fu_813_p2) & newState_8_fu_819_p2) & newState_9_fu_825_p2) & newState_10_fu_831_p2) & newState_17_fu_837_p2) & newState_11_fu_843_p2) & newState_12_fu_849_p2) & newState_13_fu_855_p2);
    newState_10_fu_831_p2 <= (roundhw_Key_11_fu_593_p4 xor call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3);
    newState_11_fu_843_p2 <= (roundhw_Key_13_fu_575_p4 xor call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1);
    newState_12_fu_849_p2 <= (roundhw_Key_14_fu_566_p4 xor call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2);
    newState_13_fu_855_p2 <= (roundhw_Key_15_fu_563_p1 xor call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3);
    newState_14_fu_765_p2 <= (roundhw_Key_fu_692_p4 xor call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0);
    newState_15_fu_789_p2 <= (roundhw_Key_4_fu_656_p4 xor call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0);
    newState_16_fu_813_p2 <= (roundhw_Key_8_fu_620_p4 xor call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0);
    newState_17_fu_837_p2 <= (roundhw_Key_12_fu_584_p4 xor call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0);
    newState_1_fu_329_p1 <= state(8 - 1 downto 0);
    newState_2_fu_771_p2 <= (roundhw_Key_1_fu_683_p4 xor call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1);
    newState_3_fu_777_p2 <= (roundhw_Key_2_fu_674_p4 xor call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2);
    newState_4_fu_783_p2 <= (roundhw_Key_3_fu_665_p4 xor call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3);
    newState_5_fu_795_p2 <= (roundhw_Key_5_fu_647_p4 xor call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1);
    newState_6_fu_801_p2 <= (roundhw_Key_6_fu_638_p4 xor call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2);
    newState_7_fu_807_p2 <= (roundhw_Key_7_fu_629_p4 xor call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3);
    newState_8_fu_819_p2 <= (roundhw_Key_9_fu_611_p4 xor call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1);
    newState_9_fu_825_p2 <= (roundhw_Key_10_fu_602_p4 xor call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2);
    newState_fu_393_p4 <= state(63 downto 56);
    roundhw_Key_10_fu_602_p4 <= key_read_reg_897(47 downto 40);
    roundhw_Key_11_fu_593_p4 <= key_read_reg_897(39 downto 32);
    roundhw_Key_12_fu_584_p4 <= key_read_reg_897(31 downto 24);
    roundhw_Key_13_fu_575_p4 <= key_read_reg_897(23 downto 16);
    roundhw_Key_14_fu_566_p4 <= key_read_reg_897(15 downto 8);
    roundhw_Key_15_fu_563_p1 <= key_read_reg_897(8 - 1 downto 0);
    roundhw_Key_1_fu_683_p4 <= key_read_reg_897(119 downto 112);
    roundhw_Key_2_fu_674_p4 <= key_read_reg_897(111 downto 104);
    roundhw_Key_3_fu_665_p4 <= key_read_reg_897(103 downto 96);
    roundhw_Key_4_fu_656_p4 <= key_read_reg_897(95 downto 88);
    roundhw_Key_5_fu_647_p4 <= key_read_reg_897(87 downto 80);
    roundhw_Key_6_fu_638_p4 <= key_read_reg_897(79 downto 72);
    roundhw_Key_7_fu_629_p4 <= key_read_reg_897(71 downto 64);
    roundhw_Key_8_fu_620_p4 <= key_read_reg_897(63 downto 56);
    roundhw_Key_9_fu_611_p4 <= key_read_reg_897(55 downto 48);
    roundhw_Key_fu_692_p4 <= key_read_reg_897(127 downto 120);
    sboxhw_address0 <= zext_ln67_7_fu_558_p1(8 - 1 downto 0);
    sboxhw_address1 <= zext_ln67_6_fu_553_p1(8 - 1 downto 0);
    sboxhw_address10 <= zext_ln67_12_fu_493_p1(8 - 1 downto 0);
    sboxhw_address11 <= zext_ln67_11_fu_478_p1(8 - 1 downto 0);
    sboxhw_address12 <= zext_ln67_10_fu_463_p1(8 - 1 downto 0);
    sboxhw_address13 <= zext_ln67_9_fu_448_p1(8 - 1 downto 0);
    sboxhw_address14 <= zext_ln67_8_fu_433_p1(8 - 1 downto 0);
    sboxhw_address15 <= zext_ln67_fu_418_p1(8 - 1 downto 0);
    sboxhw_address2 <= zext_ln67_5_fu_548_p1(8 - 1 downto 0);
    sboxhw_address3 <= zext_ln67_4_fu_543_p1(8 - 1 downto 0);
    sboxhw_address4 <= zext_ln67_3_fu_538_p1(8 - 1 downto 0);
    sboxhw_address5 <= zext_ln67_2_fu_533_p1(8 - 1 downto 0);
    sboxhw_address6 <= zext_ln67_1_fu_528_p1(8 - 1 downto 0);
    sboxhw_address7 <= zext_ln23_fu_403_p1(8 - 1 downto 0);
    sboxhw_address8 <= zext_ln67_14_fu_523_p1(8 - 1 downto 0);
    sboxhw_address9 <= zext_ln67_13_fu_508_p1(8 - 1 downto 0);

    sboxhw_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce0 <= ap_const_logic_1;
        else 
            sboxhw_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce1 <= ap_const_logic_1;
        else 
            sboxhw_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce10 <= ap_const_logic_1;
        else 
            sboxhw_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce11 <= ap_const_logic_1;
        else 
            sboxhw_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce12 <= ap_const_logic_1;
        else 
            sboxhw_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce13_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce13 <= ap_const_logic_1;
        else 
            sboxhw_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce14_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce14 <= ap_const_logic_1;
        else 
            sboxhw_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce15_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce15 <= ap_const_logic_1;
        else 
            sboxhw_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce2 <= ap_const_logic_1;
        else 
            sboxhw_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce3 <= ap_const_logic_1;
        else 
            sboxhw_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce4 <= ap_const_logic_1;
        else 
            sboxhw_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce5 <= ap_const_logic_1;
        else 
            sboxhw_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce6 <= ap_const_logic_1;
        else 
            sboxhw_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce7 <= ap_const_logic_1;
        else 
            sboxhw_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce8 <= ap_const_logic_1;
        else 
            sboxhw_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_ce9 <= ap_const_logic_1;
        else 
            sboxhw_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_438_p4 <= state(111 downto 104);
    tmp_2_fu_453_p4 <= state(103 downto 96);
    tmp_3_fu_468_p4 <= state(95 downto 88);
    tmp_4_fu_483_p4 <= state(87 downto 80);
    tmp_5_fu_498_p4 <= state(79 downto 72);
    tmp_6_fu_513_p4 <= state(71 downto 64);
    tmp_fu_423_p4 <= state(119 downto 112);
    trunc_ln_fu_408_p4 <= state(127 downto 120);
    value_assign_1_fu_343_p4 <= state(23 downto 16);
    value_assign_2_fu_353_p4 <= state(31 downto 24);
    value_assign_3_fu_363_p4 <= state(39 downto 32);
    value_assign_4_fu_373_p4 <= state(47 downto 40);
    value_assign_5_fu_383_p4 <= state(55 downto 48);
    value_assign_s_fu_333_p4 <= state(15 downto 8);
    zext_ln23_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newState_fu_393_p4),64));
    zext_ln67_10_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_453_p4),64));
    zext_ln67_11_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_468_p4),64));
    zext_ln67_12_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_483_p4),64));
    zext_ln67_13_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_498_p4),64));
    zext_ln67_14_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_513_p4),64));
    zext_ln67_1_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_5_fu_383_p4),64));
    zext_ln67_2_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_4_fu_373_p4),64));
    zext_ln67_3_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_3_fu_363_p4),64));
    zext_ln67_4_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_2_fu_353_p4),64));
    zext_ln67_5_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_1_fu_343_p4),64));
    zext_ln67_6_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(value_assign_s_fu_333_p4),64));
    zext_ln67_7_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newState_1_fu_329_p1),64));
    zext_ln67_8_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_423_p4),64));
    zext_ln67_9_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_438_p4),64));
    zext_ln67_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_408_p4),64));
end behav;
