Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  7 17:36:38 2019
| Host         : Computer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file n4fpga_control_sets_placed.rpt
| Design       : n4fpga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   179 |
| Unused register locations in slices containing registers |   288 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           15 |
|      4 |            2 |
|      8 |           11 |
|     10 |            5 |
|     12 |            7 |
|     14 |            2 |
|    16+ |          137 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             732 |          146 |
| No           | No                    | Yes                    |             122 |           19 |
| No           | Yes                   | No                     |             794 |          159 |
| Yes          | No                    | No                     |             718 |          102 |
| Yes          | No                    | Yes                    |             298 |           37 |
| Yes          | Yes                   | No                     |            2952 |          492 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                                              Enable Signal                                                                                             |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                               |                1 |              2 |
| ~embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                            |                1 |              2 |
| ~embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                               |                                                                                                                                            |                1 |              2 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                               |                                                                                                                                            |                1 |              2 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              2 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                        |                1 |              2 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0  |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                               |                                                                                                                                            |                1 |              2 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                       |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                               |                1 |              2 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                            |                2 |              4 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              4 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                              |                3 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                            |                4 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/axi_arready0                                                                                                                                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                |                1 |              8 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | embsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | embsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
| ~embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | embsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0                                                                                              |                1 |             10 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             10 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |             10 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        |                                                                                                                                            |                1 |             10 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                            |                1 |             10 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |             12 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |             12 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |             12 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | embsys/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                            |                3 |             12 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                            |                2 |             12 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                            |                2 |             12 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |             14 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |             14 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                           | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[7]                                                                                                                                            | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                           | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                           | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                5 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                5 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                5 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out2                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider[7]_i_1_n_0                                                                                                          | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                3 |             16 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                            |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                4 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                  | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                            |                7 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                            |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                            |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                            |                1 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                 | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                 | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |                2 |             16 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |                2 |             18 |
| ~embsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                            |                3 |             18 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                            |                4 |             20 |
|  embsys/clk_wiz_1/inst/clk_out3                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/vga/vCounter_1                                                                                                                                | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                3 |             20 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |                4 |             20 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             20 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |                3 |             20 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             22 |
|  embsys/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                        | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                4 |             22 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             22 |
|  embsys/clk_wiz_1/inst/clk_out3                         | embsys/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                     | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/vga/vga_red[3]_i_1_n_0                                                            |                8 |             24 |
|  OV7670_PCLK_IBUF_BUFG                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/capture/dout[11]_i_1_n_0                                                                                                                      |                                                                                                                                            |                4 |             26 |
|  OV7670_PCLK_IBUF_BUFG                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/capture/d_latch_0                                                                                                                             | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                3 |             30 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                     | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             34 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                  |                5 |             34 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | embsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                  |                5 |             36 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | embsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             36 |
|  OV7670_PCLK_IBUF_BUFG                                  | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/capture/address_next[0]_i_1_n_0                                                                                                               | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                5 |             38 |
|  embsys/clk_wiz_1/inst/clk_out3                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/vga/address[0]_i_1_n_0                                                                                                                        | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                5 |             38 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             42 |
|  OV7670_PCLK_IBUF_BUFG                                  |                                                                                                                                                                                                        | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |                6 |             42 |
|  embsys/clk_wiz_1/inst/clk_out3                         | embsys/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                     |                                                                                                                                            |                7 |             42 |
|  embsys/clk_wiz_1/inst/clk_out2                         |                                                                                                                                                                                                        |                                                                                                                                            |               13 |             42 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        | embsys/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                6 |             46 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                7 |             52 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                               |                8 |             56 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/db_count[31]_i_1_n_0                                                                  |                8 |             62 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | embsys/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                            | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                9 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               17 |             64 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                            |                7 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                               | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |               10 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                      | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                |               32 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                      | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                      |               11 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                            |                6 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               11 |             64 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                            |                5 |             66 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                            |               10 |             68 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                               |                9 |             70 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[26]_bret__1                                                                                             | embsys/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                    |                9 |             84 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                            |               17 |             94 |
|  embsys/clk_wiz_1/inst/clk_out2                         | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/busy_sr0                                                                                                                    | embsys/CameraIP_0/inst/CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0                                                |               11 |            126 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                            |                8 |            128 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                 |                                                                                                                                            |               11 |            150 |
|  embsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        |                                                                                                                                            |               35 |            160 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               37 |            168 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/db_count[31]_i_1_n_0                                                                                                                              |                                                                                                                                            |               23 |            168 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                 |                                                                                                                                            |               16 |            256 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               76 |            330 |
|  embsys/clk_wiz_1/inst/clk_out1                         | embsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | embsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               76 |            442 |
|  embsys/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        |                                                                                                                                            |              104 |            556 |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


