Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\REG_FILE.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ipcore_dir\IRRAM.v" into library work
Parsing module <IRRAM>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ipcore_dir\DRAM.v" into library work
Parsing module <DRAM>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\BrUnit.v" into library work
Parsing module <BrUnit>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\seg.v" into library work
Parsing module <SEG>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\MEM.v" into library work
Parsing module <MEM>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\HazardUnit.v" into library work
Parsing module <HazardUnit>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\EXE_MEM.v" into library work
Parsing module <EXE_MEM>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\EXE.v" into library work
Parsing module <EXE>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\decode.v" into library work
Parsing module <DECODE>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\sresist.v" into library work
Parsing module <SRESIST>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\SHOW.v" into library work
Parsing module <SHOW>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\cpu.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "\\mac\home\Subject\digital\MipsCPU\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <SRESIST>.
WARNING:HDLCompiler:413 - "\\mac\home\Subject\digital\MipsCPU\sresist.v" Line 35: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <CPU>.

Elaborating module <IF>.
WARNING:HDLCompiler:413 - "\\mac\home\Subject\digital\MipsCPU\IF.v" Line 57: Result of 30-bit expression is truncated to fit in 7-bit target.

Elaborating module <IRRAM>.

Elaborating module <IF_ID>.

Elaborating module <ID>.

Elaborating module <REG_FILE>.

Elaborating module <ControlUnit>.

Elaborating module <BrUnit>.
WARNING:HDLCompiler:1127 - "\\mac\home\Subject\digital\MipsCPU\cpu.v" Line 165: Assignment to BrTrueD ignored, since the identifier is never used

Elaborating module <ID_EX>.

Elaborating module <EXE>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "\\mac\home\Subject\digital\MipsCPU\ALU.v" Line 40: Result of 48-bit expression is truncated to fit in 32-bit target.

Elaborating module <EXE_MEM>.
WARNING:HDLCompiler:1016 - "\\mac\home\Subject\digital\MipsCPU\MEM.v" Line 33: Port dpra is not connected to this instance

Elaborating module <MEM>.
WARNING:HDLCompiler:413 - "\\mac\home\Subject\digital\MipsCPU\MEM.v" Line 31: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <DRAM>.

Elaborating module <MEM_WB>.

Elaborating module <HazardUnit>.

Elaborating module <SHOW>.

Elaborating module <SEG>.
WARNING:HDLCompiler:413 - "\\mac\home\Subject\digital\MipsCPU\seg.v" Line 37: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <DECODE>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\top.v".
    Found 1-bit register for signal <if_end>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <SRESIST>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\sresist.v".
    Found 1-bit register for signal <ol>.
    Found 1-bit register for signal <op>.
    Found 2-bit register for signal <cnt>.
    Found 2-bit adder for signal <cnt[1]_GND_2_o_add_2_OUT> created at line 35.
    Found 2-bit comparator greater for signal <cnt[1]_PWR_2_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <SRESIST> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\cpu.v".
INFO:Xst:3210 - "\\mac\home\Subject\digital\MipsCPU\cpu.v" line 133: Output port <BrTrueD> of the instance <id_> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <IF>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\IF.v".
    Found 32-bit register for signal <PCF>.
    Found 32-bit adder for signal <PCPlus4F> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <IF> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\IF_ID.v".
    Found 32-bit register for signal <PCPlus4D>.
    Found 32-bit register for signal <InstrD>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <ID>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\ID.v".
    Found 32-bit subtractor for signal <PCPlus4D[31]_GND_7_o_sub_13_OUT> created at line 88.
    Found 32-bit adder for signal <PCBranchD> created at line 85.
    Found 32-bit comparator not equal for signal <n0036> created at line 93
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ID> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\REG_FILE.v".
    Found 1024-bit register for signal <n0050[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <r1_addr[4]_r[31][31]_wide_mux_36_OUT> created at line 77.
    Found 32-bit 32-to-1 multiplexer for signal <r2_addr[4]_r[31][31]_wide_mux_39_OUT> created at line 78.
    Found 5-bit comparator equal for signal <r3_addr[4]_r1_addr[4]_equal_36_o> created at line 77
    Found 5-bit comparator equal for signal <r3_addr[4]_r2_addr[4]_equal_39_o> created at line 78
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\ControlUnit.v".
WARNING:Xst:737 - Found 1-bit latch for signal <BrTypeD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BrTypeD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BrTypeD<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <BrUnit>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\BrUnit.v".
    Found 1-bit 7-to-1 multiplexer for signal <BrTrue> created at line 31.
    Found 32-bit comparator equal for signal <RD1[31]_RD2[31]_equal_1_o> created at line 33
    Found 32-bit comparator greater for signal <RD1[31]_GND_13_o_LessThan_2_o> created at line 37
    Found 32-bit comparator greater for signal <GND_13_o_RD1[31]_LessThan_3_o> created at line 41
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <BrUnit> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\ID_EX.v".
    Found 4-bit register for signal <ALUControlE>.
    Found 1-bit register for signal <MemtoRegE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 1-bit register for signal <RegDstE>.
    Found 1-bit register for signal <RegWriteE>.
    Found 32-bit register for signal <RD1E>.
    Found 32-bit register for signal <RD2E>.
    Found 5-bit register for signal <RsE>.
    Found 5-bit register for signal <RtE>.
    Found 5-bit register for signal <RdE>.
    Found 32-bit register for signal <SignImmE>.
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <EXE>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\EXE.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <EXE> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\ALU.v".
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 33.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 32.
    Found 32-bit shifter logical left for signal <alu_b[31]_alu_a[4]_shift_left_11_OUT> created at line 41
    Found 32-bit shifter arithmetic right for signal <alu_b[31]_alu_a[4]_shift_right_12_OUT> created at line 42
    Found 32-bit shifter logical right for signal <alu_b[31]_alu_a[4]_shift_right_13_OUT> created at line 43
    Found 32-bit 15-to-1 multiplexer for signal <alu_out> created at line 30.
    Found 32-bit comparator greater for signal <alu_a[31]_alu_b[31]_LessThan_8_o> created at line 38
    Found 32-bit comparator greater for signal <alu_b[31]_alu_a[31]_LessThan_10_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <EXE_MEM>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\EXE_MEM.v".
    Found 1-bit register for signal <MemtoRegM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <RegWriteM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 32-bit register for signal <WriteDataM>.
    Found 5-bit register for signal <WriteRegM>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <EXE_MEM> synthesized.

Synthesizing Unit <MEM>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\MEM.v".
WARNING:Xst:647 - Input <ALUOutM<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\Subject\digital\MipsCPU\MEM.v" line 33: Output port <dpo> of the instance <dram> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MEM> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\MEM_WB.v".
    Found 5-bit register for signal <WriteRegW>.
    Found 32-bit register for signal <ALUOutW>.
    Found 1-bit register for signal <MemtoRegW>.
    Found 1-bit register for signal <RegWriteW>.
    Found 32-bit register for signal <ReadDataW>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <HazardUnit>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\HazardUnit.v".
    Found 5-bit comparator equal for signal <WriteRegE[4]_RsD[4]_equal_3_o> created at line 51
    Found 5-bit comparator equal for signal <WriteRegE[4]_RtD[4]_equal_4_o> created at line 51
    Found 5-bit comparator equal for signal <WriteRegM[4]_RsD[4]_equal_5_o> created at line 52
    Found 5-bit comparator equal for signal <WriteRegM[4]_RtD[4]_equal_6_o> created at line 52
    Found 5-bit comparator equal for signal <RsE[4]_WriteRegW[4]_equal_10_o> created at line 66
    Found 5-bit comparator equal for signal <RtE[4]_WriteRegW[4]_equal_13_o> created at line 68
    Found 5-bit comparator equal for signal <RsE[4]_WriteRegM[4]_equal_18_o> created at line 73
    Found 5-bit comparator equal for signal <RtE[4]_WriteRegM[4]_equal_21_o> created at line 75
    Summary:
	inferred   8 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <HazardUnit> synthesized.

Synthesizing Unit <SHOW>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\SHOW.v".
    Summary:
	no macro.
Unit <SHOW> synthesized.

Synthesizing Unit <SEG>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\seg.v".
    Found 21-bit register for signal <count>.
    Found 4-bit register for signal <choose>.
    Found 21-bit adder for signal <count[20]_GND_23_o_add_0_OUT> created at line 37.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 21-bit comparator greater for signal <count[20]_GND_23_o_LessThan_2_o> created at line 38
    Found 21-bit comparator greater for signal <count[20]_GND_23_o_LessThan_4_o> created at line 40
    Found 21-bit comparator greater for signal <count[20]_GND_23_o_LessThan_6_o> created at line 42
    Found 21-bit comparator greater for signal <count[20]_GND_23_o_LessThan_8_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <SEG> synthesized.

Synthesizing Unit <DECODE>.
    Related source file is "\\mac\home\Subject\digital\MipsCPU\decode.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <DECODE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Registers                                            : 33
 1-bit register                                        : 13
 1024-bit register                                     : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 32-bit register                                       : 10
 4-bit register                                        : 2
 5-bit register                                        : 5
# Latches                                              : 7
 1-bit latch                                           : 7
# Comparators                                          : 21
 2-bit comparator greater                              : 1
 21-bit comparator greater                             : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 7-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DRAM.ngc>.
Reading core <ipcore_dir/IRRAM.ngc>.
Loading core <DRAM> for timing and area information for instance <dram>.
Loading core <IRRAM> for timing and area information for instance <iram>.

Synthesizing (advanced) Unit <DECODE>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_data>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <DECODE> synthesized (advanced).

Synthesizing (advanced) Unit <SEG>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <SEG> synthesized (advanced).

Synthesizing (advanced) Unit <SRESIST>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <SRESIST> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
# Registers                                            : 1390
 Flip-Flops                                            : 1390
# Comparators                                          : 21
 2-bit comparator greater                              : 1
 21-bit comparator greater                             : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 7-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <CPU> ...

Optimizing unit <IF> ...

Optimizing unit <IF_ID> ...

Optimizing unit <ID> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <ID_EX> ...

Optimizing unit <EXE_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <HazardUnit> ...

Optimizing unit <EXE> ...

Optimizing unit <ALU> ...

Optimizing unit <SRESIST> ...

Optimizing unit <SEG> ...
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_0> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_1> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_2> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex/RdE_3> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex/SignImmE_31> in Unit <top> is equivalent to the following 17 FFs/Latches, which will be removed : <cpu/id_ex/SignImmE_30> <cpu/id_ex/SignImmE_29> <cpu/id_ex/SignImmE_28> <cpu/id_ex/SignImmE_27> <cpu/id_ex/SignImmE_26> <cpu/id_ex/SignImmE_25> <cpu/id_ex/SignImmE_24> <cpu/id_ex/SignImmE_23> <cpu/id_ex/SignImmE_22> <cpu/id_ex/SignImmE_21> <cpu/id_ex/SignImmE_20> <cpu/id_ex/SignImmE_19> <cpu/id_ex/SignImmE_18> <cpu/id_ex/SignImmE_17> <cpu/id_ex/SignImmE_16> <cpu/id_ex/SignImmE_15> <cpu/id_ex/RdE_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 44.
FlipFlop cpu/exe_mem/RegWriteM has been replicated 1 time(s)
FlipFlop cpu/exe_mem/WriteRegM_0 has been replicated 2 time(s)
FlipFlop cpu/exe_mem/WriteRegM_1 has been replicated 2 time(s)
FlipFlop cpu/exe_mem/WriteRegM_2 has been replicated 1 time(s)
FlipFlop cpu/exe_mem/WriteRegM_3 has been replicated 1 time(s)
FlipFlop cpu/id_ex/RtE_1 has been replicated 2 time(s)
FlipFlop cpu/if_id/InstrD_16 has been replicated 11 time(s)
FlipFlop cpu/if_id/InstrD_17 has been replicated 8 time(s)
FlipFlop cpu/if_id/InstrD_21 has been replicated 12 time(s)
FlipFlop cpu/if_id/InstrD_22 has been replicated 2 time(s)
FlipFlop cpu/if_id/InstrD_24 has been replicated 1 time(s)
FlipFlop cpu/mem_wb/MemtoRegW has been replicated 2 time(s)
FlipFlop cpu/mem_wb/WriteRegW_0 has been replicated 3 time(s)
FlipFlop cpu/mem_wb/WriteRegW_1 has been replicated 1 time(s)
FlipFlop cpu/mem_wb/WriteRegW_2 has been replicated 2 time(s)
FlipFlop cpu/mem_wb/WriteRegW_3 has been replicated 2 time(s)
FlipFlop cpu/mem_wb/WriteRegW_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1446
 Flip-Flops                                            : 1446

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4073
#      GND                         : 5
#      INV                         : 35
#      LUT1                        : 50
#      LUT2                        : 87
#      LUT3                        : 375
#      LUT4                        : 234
#      LUT5                        : 1382
#      LUT6                        : 1244
#      MUXCY                       : 199
#      MUXF5                       : 129
#      MUXF6                       : 64
#      MUXF7                       : 149
#      VCC                         : 3
#      XORCY                       : 117
# FlipFlops/Latches                : 1517
#      FD                          : 64
#      FDC                         : 85
#      FDCE                        : 1158
#      FDE                         : 199
#      FDR                         : 4
#      LD                          : 7
# RAMS                             : 256
#      RAM16X1D                    : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1517  out of  18224     8%  
 Number of Slice LUTs:                 3919  out of   9112    43%  
    Number used as Logic:              3407  out of   9112    37%  
    Number used as Memory:              512  out of   2176    23%  
       Number used as RAM:              512

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5148
   Number with an unused Flip Flop:    3631  out of   5148    70%  
   Number with an unused LUT:          1229  out of   5148    23%  
   Number of fully used LUT-FF pairs:   288  out of   5148     5%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                                               | Clock buffer(FF name)                  | Load  |
-----------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
sresist/op                                                                                                 | NONE(if_end)                           | 1     |
clk                                                                                                        | BUFGP                                  | 1765  |
cpu/id_/control_unit/Opcode[5]_GND_10_o_Select_49_o(cpu/id_/control_unit/Opcode[5]_GND_10_o_Select_49_o1:O)| NONE(*)(cpu/id_/control_unit/BrTypeD_0)| 3     |
show/seg/_n0053(show/seg/_n00531:O)                                                                        | NONE(*)(show/seg/data_0)               | 4     |
-----------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.904ns (Maximum Frequency: 100.967MHz)
   Minimum input arrival time before clock: 7.412ns
   Maximum output required time after clock: 4.872ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.904ns (frequency: 100.967MHz)
  Total number of paths / destination ports: 2216233 / 4297
-------------------------------------------------------------------------
Delay:               9.904ns (Levels of Logic = 10)
  Source:            cpu/exe_mem/WriteRegM_4 (FF)
  Destination:       cpu/exe_mem/ALUOutM_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu/exe_mem/WriteRegM_4 to cpu/exe_mem/ALUOutM_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.447   1.005  cpu/exe_mem/WriteRegM_4 (cpu/exe_mem/WriteRegM_4)
     LUT2:I1->O            1   0.205   0.580  cpu/hazard_unit/RtE[4]_WriteRegM[4]_equal_21_o41_1 (cpu/hazard_unit/RtE[4]_WriteRegM[4]_equal_21_o41)
     LUT6:I5->O            1   0.205   0.580  cpu/hazard_unit/Mmux_ForwardBE112 (cpu/hazard_unit/Mmux_ForwardBE111)
     LUT6:I5->O           12   0.205   0.909  cpu/hazard_unit/Mmux_ForwardBE114 (cpu/hazard_unit/Mmux_ForwardBE113)
     LUT6:I5->O           16   0.205   1.004  cpu/hazard_unit/Mmux_ForwardBE116_2 (cpu/hazard_unit/Mmux_ForwardBE116_1)
     MUXF7:S->O           23   0.148   1.154  cpu/exe/Mmux_SrcBE171 (cpu/exe/SrcBE<24>)
     LUT6:I5->O            1   0.205   0.000  cpu/exe/alu/Sh1551_SW1_G (N496)
     MUXF7:I1->O           1   0.140   0.808  cpu/exe/alu/Sh1551_SW1 (N175)
     LUT6:I3->O            1   0.205   0.808  cpu/exe/alu/Mmux_alu_out14675_SW0 (N151)
     LUT6:I3->O            1   0.205   0.580  cpu/exe/alu/Mmux_alu_out14679 (cpu/exe/alu/Mmux_alu_out14678)
     LUT6:I5->O            1   0.205   0.000  cpu/exe/alu/Mmux_alu_out146711 (cpu/ALUOutE<31>)
     FDE:D                     0.102          cpu/exe_mem/ALUOutM_31
    ----------------------------------------
    Total                      9.904ns (2.477ns logic, 7.427ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sresist/op'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.023ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       if_end (FF)
  Destination Clock: sresist/op rising

  Data Path: rst_n to if_end
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           109   1.222   1.900  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1243   0.206   2.265  rst_n_inv1_INV_0 (cpu/exe_mem/rst_n_inv)
     FDC:CLR                   0.430          if_end
    ----------------------------------------
    Total                      6.023ns (1.858ns logic, 4.165ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5731 / 2787
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 4)
  Source:            address<4> (PAD)
  Destination:       cpu/mem/dram/BU2/U0/gen_dp_ram.dpram_inst/Mram_ram254 (RAM)
  Destination Clock: clk rising

  Data Path: address<4> to cpu/mem/dram/BU2/U0/gen_dp_ram.dpram_inst/Mram_ram254
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  address_4_IBUF (address_4_IBUF)
     LUT3:I2->O          136   0.205   2.219  cpu/mem/Mmux_n000551 (cpu/mem/n0005<4>)
     begin scope: 'cpu/mem/dram:a<4>'
     begin scope: 'cpu/mem/dram/BU2:a(4)'
     LUT4:I0->O           32   0.203   1.291  U0/gen_dp_ram.dpram_inst/write_ctrl5 (U0/gen_dp_ram.dpram_inst/write_ctrl5)
     RAM16X1D:WE               0.304          U0/gen_dp_ram.dpram_inst/Mram_ram254
    ----------------------------------------
    Total                      6.024ns (1.934ns logic, 4.090ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'show/seg/_n0053'
  Total number of paths / destination ports: 624 / 4
-------------------------------------------------------------------------
Offset:              7.412ns (Levels of Logic = 10)
  Source:            address<0> (PAD)
  Destination:       show/seg/data_0 (LATCH)
  Destination Clock: show/seg/_n0053 falling

  Data Path: address<0> to show/seg/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  address_0_IBUF (address_0_IBUF)
     LUT3:I2->O          768   0.205   2.151  cpu/mem/Mmux_n000511 (cpu/mem/n0005<0>)
     begin scope: 'cpu/mem/dram:a<0>'
     begin scope: 'cpu/mem/dram/BU2:a(0)'
     RAM16X1D:A0->SPO      1   0.205   0.684  U0/gen_dp_ram.dpram_inst/Mram_ram95 (U0/gen_dp_ram.dpram_inst/N198)
     LUT3:I1->O            1   0.203   0.000  U0/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4 (U0/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4)
     MUXF5:I1->O           1   0.140   0.000  U0/gen_dp_ram.dpram_inst/inst_LPM_MUX11_3_f5 (U0/gen_dp_ram.dpram_inst/inst_LPM_MUX11_3_f5)
     MUXF6:I1->O           3   0.140   0.755  U0/gen_dp_ram.dpram_inst/inst_LPM_MUX11_2_f6 (spo(11))
     end scope: 'cpu/mem/dram/BU2:spo(11)'
     end scope: 'cpu/mem/dram:spo<11>'
     LUT5:I3->O            1   0.203   0.684  show/seg/choose[3]_q_a[3]_Select_22_o1 (show/seg/choose[3]_q_a[3]_Select_22_o1)
     LUT6:I4->O            1   0.203   0.000  show/seg/choose[3]_q_a[3]_Select_22_o4 (show/seg/choose[3]_q_a[3]_Select_22_o)
     LD:D                      0.037          show/seg/data_3
    ----------------------------------------
    Total                      7.412ns (2.558ns logic, 4.854ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'show/seg/_n0053'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 2)
  Source:            show/seg/data_3 (LATCH)
  Destination:       sel<6> (PAD)
  Source Clock:      show/seg/_n0053 falling

  Data Path: show/seg/data_3 to sel<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.498   1.021  show/seg/data_3 (show/seg/data_3)
     LUT4:I0->O            1   0.203   0.579  show/decode/Mram_data51 (sel_5_OBUF)
     OBUF:I->O                 2.571          sel_5_OBUF (sel<5>)
    ----------------------------------------
    Total                      4.872ns (3.272ns logic, 1.600ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 1)
  Source:            show/seg/choose_3 (FF)
  Destination:       choose<3> (PAD)
  Source Clock:      clk rising

  Data Path: show/seg/choose_3 to choose<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.773  show/seg/choose_3 (show/seg/choose_3)
     OBUF:I->O                 2.571          choose_3_OBUF (choose<3>)
    ----------------------------------------
    Total                      3.791ns (3.018ns logic, 0.773ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
clk                                                |    9.904|         |         |         |
cpu/id_/control_unit/Opcode[5]_GND_10_o_Select_49_o|         |    3.984|         |         |
sresist/op                                         |    5.806|         |         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu/id_/control_unit/Opcode[5]_GND_10_o_Select_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.541|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock show/seg/_n0053
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.068|         |
sresist/op     |         |         |    7.194|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.66 secs
 
--> 

Total memory usage is 332760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   10 (   0 filtered)

