
CourseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3ac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  0800a54c  0800a54c  0001a54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a858  0800a858  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800a858  0800a858  0001a858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a860  0800a860  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a860  0800a860  0001a860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a864  0800a864  0001a864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800a868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000437c  20000088  0800a8f0  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004404  0800a8f0  00024404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013930  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d1f  00000000  00000000  000339e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f78  00000000  00000000  00036708  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e40  00000000  00000000  00037680  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018b31  00000000  00000000  000384c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d7d4  00000000  00000000  00050ff1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000919e5  00000000  00000000  0005e7c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f01aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045fc  00000000  00000000  000f0228  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a534 	.word	0x0800a534

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	0800a534 	.word	0x0800a534

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_ldivmod>:
 8000b98:	b97b      	cbnz	r3, 8000bba <__aeabi_ldivmod+0x22>
 8000b9a:	b972      	cbnz	r2, 8000bba <__aeabi_ldivmod+0x22>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bfbe      	ittt	lt
 8000ba0:	2000      	movlt	r0, #0
 8000ba2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ba6:	e006      	blt.n	8000bb6 <__aeabi_ldivmod+0x1e>
 8000ba8:	bf08      	it	eq
 8000baa:	2800      	cmpeq	r0, #0
 8000bac:	bf1c      	itt	ne
 8000bae:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bb2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb6:	f000 b9bd 	b.w	8000f34 <__aeabi_idiv0>
 8000bba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc2:	2900      	cmp	r1, #0
 8000bc4:	db09      	blt.n	8000bda <__aeabi_ldivmod+0x42>
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	db1a      	blt.n	8000c00 <__aeabi_ldivmod+0x68>
 8000bca:	f000 f84d 	bl	8000c68 <__udivmoddi4>
 8000bce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd6:	b004      	add	sp, #16
 8000bd8:	4770      	bx	lr
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db1b      	blt.n	8000c1c <__aeabi_ldivmod+0x84>
 8000be4:	f000 f840 	bl	8000c68 <__udivmoddi4>
 8000be8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf0:	b004      	add	sp, #16
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	4252      	negs	r2, r2
 8000bfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfe:	4770      	bx	lr
 8000c00:	4252      	negs	r2, r2
 8000c02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c06:	f000 f82f 	bl	8000c68 <__udivmoddi4>
 8000c0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c12:	b004      	add	sp, #16
 8000c14:	4240      	negs	r0, r0
 8000c16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1a:	4770      	bx	lr
 8000c1c:	4252      	negs	r2, r2
 8000c1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c22:	f000 f821 	bl	8000c68 <__udivmoddi4>
 8000c26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c2e:	b004      	add	sp, #16
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <bcdToDec>:

uint8_t decToBcd(int val) {
  return (uint8_t)( (val/10*16) + (val%10) );
}

int bcdToDec(uint8_t val) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	091b      	lsrs	r3, r3, #4
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	461a      	mov	r2, r3
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f003 030f 	and.w	r3, r3, #15
 8000f5a:	4413      	add	r3, r2
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <getTime>:
	set_time[5] = decToBcd(month);
	set_time[6] = decToBcd(year);
	HAL_I2C_Mem_Write(hi2c3, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
}

void getTime (I2C_HandleTypeDef *hi2c3) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af04      	add	r7, sp, #16
 8000f6e:	6078      	str	r0, [r7, #4]
	uint8_t get_time[7];
	HAL_I2C_Mem_Read(hi2c3, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 8000f70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f74:	9302      	str	r3, [sp, #8]
 8000f76:	2307      	movs	r3, #7
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	f107 0308 	add.w	r3, r7, #8
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2301      	movs	r3, #1
 8000f82:	2200      	movs	r2, #0
 8000f84:	21d0      	movs	r1, #208	; 0xd0
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f003 fb3e 	bl	8004608 <HAL_I2C_Mem_Read>
	time.seconds = bcdToDec(get_time[0]);
 8000f8c:	7a3b      	ldrb	r3, [r7, #8]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff ffd2 	bl	8000f38 <bcdToDec>
 8000f94:	4603      	mov	r3, r0
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <getTime+0x9c>)
 8000f9a:	701a      	strb	r2, [r3, #0]
	time.minutes = bcdToDec(get_time[1]);
 8000f9c:	7a7b      	ldrb	r3, [r7, #9]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffca 	bl	8000f38 <bcdToDec>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b16      	ldr	r3, [pc, #88]	; (8001004 <getTime+0x9c>)
 8000faa:	705a      	strb	r2, [r3, #1]
	time.hour = bcdToDec(get_time[2]);
 8000fac:	7abb      	ldrb	r3, [r7, #10]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff ffc2 	bl	8000f38 <bcdToDec>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <getTime+0x9c>)
 8000fba:	709a      	strb	r2, [r3, #2]
	time.dayofweek = bcdToDec(get_time[3]);
 8000fbc:	7afb      	ldrb	r3, [r7, #11]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ffba 	bl	8000f38 <bcdToDec>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <getTime+0x9c>)
 8000fca:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 8000fcc:	7b3b      	ldrb	r3, [r7, #12]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffb2 	bl	8000f38 <bcdToDec>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <getTime+0x9c>)
 8000fda:	711a      	strb	r2, [r3, #4]
	time.month = bcdToDec(get_time[5]);
 8000fdc:	7b7b      	ldrb	r3, [r7, #13]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ffaa 	bl	8000f38 <bcdToDec>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b06      	ldr	r3, [pc, #24]	; (8001004 <getTime+0x9c>)
 8000fea:	715a      	strb	r2, [r3, #5]
	time.year = bcdToDec(get_time[6]);
 8000fec:	7bbb      	ldrb	r3, [r7, #14]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff ffa2 	bl	8000f38 <bcdToDec>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	4b02      	ldr	r3, [pc, #8]	; (8001004 <getTime+0x9c>)
 8000ffa:	719a      	strb	r2, [r3, #6]
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20004078 	.word	0x20004078

08001008 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2203      	movs	r2, #3
 8001014:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2203      	movs	r2, #3
 8001020:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2203      	movs	r2, #3
 8001026:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2203      	movs	r2, #3
 800102c:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2203      	movs	r2, #3
 8001032:	715a      	strb	r2, [r3, #5]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af04      	add	r7, sp, #16
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	460b      	mov	r3, r1
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800105a:	7afb      	ldrb	r3, [r7, #11]
 800105c:	b29a      	uxth	r2, r3
 800105e:	8af9      	ldrh	r1, [r7, #22]
 8001060:	f241 3388 	movw	r3, #5000	; 0x1388
 8001064:	9302      	str	r3, [sp, #8]
 8001066:	2302      	movs	r3, #2
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2301      	movs	r3, #1
 8001072:	f003 fac9 	bl	8004608 <HAL_I2C_Mem_Read>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d10b      	bne.n	8001094 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 800107c:	7d7b      	ldrb	r3, [r7, #21]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21a      	sxth	r2, r3
 8001082:	7d3b      	ldrb	r3, [r7, #20]
 8001084:	b21b      	sxth	r3, r3
 8001086:	4313      	orrs	r3, r2
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29a      	uxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	801a      	strh	r2, [r3, #0]
		return true;
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <read_register16+0x56>
	} else
		return false;
 8001094:	2300      	movs	r3, #0

}
 8001096:	4618      	mov	r0, r3
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 800109e:	b590      	push	{r4, r7, lr}
 80010a0:	b08b      	sub	sp, #44	; 0x2c
 80010a2:	af04      	add	r7, sp, #16
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	461a      	mov	r2, r3
 80010aa:	460b      	mov	r3, r1
 80010ac:	72fb      	strb	r3, [r7, #11]
 80010ae:	4613      	mov	r3, r2
 80010b0:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80010be:	7afb      	ldrb	r3, [r7, #11]
 80010c0:	b29c      	uxth	r4, r3
 80010c2:	7abb      	ldrb	r3, [r7, #10]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	8af9      	ldrh	r1, [r7, #22]
 80010c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010cc:	9202      	str	r2, [sp, #8]
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2301      	movs	r3, #1
 80010d6:	4622      	mov	r2, r4
 80010d8:	f003 fa96 	bl	8004608 <HAL_I2C_Mem_Read>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <read_data+0x48>
		return 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e000      	b.n	80010e8 <read_data+0x4a>
	else
		return 1;
 80010e6:	2301      	movs	r3, #1

}
 80010e8:	4618      	mov	r0, r3
 80010ea:	371c      	adds	r7, #28
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd90      	pop	{r4, r7, pc}

080010f0 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	461a      	mov	r2, r3
 80010fc:	2188      	movs	r1, #136	; 0x88
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff9e 	bl	8001040 <read_register16>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d06f      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3302      	adds	r3, #2
 800110e:	461a      	mov	r2, r3
 8001110:	218a      	movs	r1, #138	; 0x8a
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff94 	bl	8001040 <read_register16>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d065      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3304      	adds	r3, #4
 8001122:	461a      	mov	r2, r3
 8001124:	218c      	movs	r1, #140	; 0x8c
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ff8a 	bl	8001040 <read_register16>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d05b      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3306      	adds	r3, #6
 8001136:	461a      	mov	r2, r3
 8001138:	218e      	movs	r1, #142	; 0x8e
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ff80 	bl	8001040 <read_register16>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d051      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3308      	adds	r3, #8
 800114a:	461a      	mov	r2, r3
 800114c:	2190      	movs	r1, #144	; 0x90
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ff76 	bl	8001040 <read_register16>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d047      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	330a      	adds	r3, #10
 800115e:	461a      	mov	r2, r3
 8001160:	2192      	movs	r1, #146	; 0x92
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff ff6c 	bl	8001040 <read_register16>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d03d      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	330c      	adds	r3, #12
 8001172:	461a      	mov	r2, r3
 8001174:	2194      	movs	r1, #148	; 0x94
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ff62 	bl	8001040 <read_register16>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d033      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	330e      	adds	r3, #14
 8001186:	461a      	mov	r2, r3
 8001188:	2196      	movs	r1, #150	; 0x96
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ff58 	bl	8001040 <read_register16>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d029      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3310      	adds	r3, #16
 800119a:	461a      	mov	r2, r3
 800119c:	2198      	movs	r1, #152	; 0x98
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff ff4e 	bl	8001040 <read_register16>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d01f      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3312      	adds	r3, #18
 80011ae:	461a      	mov	r2, r3
 80011b0:	219a      	movs	r1, #154	; 0x9a
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff ff44 	bl	8001040 <read_register16>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d015      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3314      	adds	r3, #20
 80011c2:	461a      	mov	r2, r3
 80011c4:	219c      	movs	r1, #156	; 0x9c
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ff3a 	bl	8001040 <read_register16>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d00b      	beq.n	80011ea <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80011d6:	461a      	mov	r2, r3
 80011d8:	219e      	movs	r1, #158	; 0x9e
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ff30 	bl	8001040 <read_register16>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <read_calibration_data+0xfa>

		return true;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <read_calibration_data+0xfc>
	}

	return false;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f103 0218 	add.w	r2, r3, #24
 8001202:	2301      	movs	r3, #1
 8001204:	21a1      	movs	r1, #161	; 0xa1
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ff49 	bl	800109e <read_data>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d14b      	bne.n	80012aa <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	331a      	adds	r3, #26
 8001216:	461a      	mov	r2, r3
 8001218:	21e1      	movs	r1, #225	; 0xe1
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff10 	bl	8001040 <read_register16>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d041      	beq.n	80012aa <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f103 021c 	add.w	r2, r3, #28
 800122c:	2301      	movs	r3, #1
 800122e:	21e3      	movs	r1, #227	; 0xe3
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ff34 	bl	800109e <read_data>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d136      	bne.n	80012aa <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800123c:	f107 030e 	add.w	r3, r7, #14
 8001240:	461a      	mov	r2, r3
 8001242:	21e4      	movs	r1, #228	; 0xe4
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fefb 	bl	8001040 <read_register16>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d02c      	beq.n	80012aa <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	461a      	mov	r2, r3
 8001256:	21e5      	movs	r1, #229	; 0xe5
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fef1 	bl	8001040 <read_register16>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d022      	beq.n	80012aa <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f103 0222 	add.w	r2, r3, #34	; 0x22
 800126a:	2301      	movs	r3, #1
 800126c:	21e7      	movs	r1, #231	; 0xe7
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ff15 	bl	800109e <read_data>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d117      	bne.n	80012aa <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	011b      	lsls	r3, r3, #4
 800127e:	b21b      	sxth	r3, r3
 8001280:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8001284:	b21a      	sxth	r2, r3
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	121b      	asrs	r3, r3, #8
 800128a:	b21b      	sxth	r3, r3
 800128c:	f003 030f 	and.w	r3, r3, #15
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21a      	sxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 800129a:	89bb      	ldrh	r3, [r7, #12]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	b29b      	uxth	r3, r3
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	841a      	strh	r2, [r3, #32]

		return true;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <read_hum_calibration_data+0xb8>
	}

	return false;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af04      	add	r7, sp, #16
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
 80012c0:	4613      	mov	r3, r2
 80012c2:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	89f9      	ldrh	r1, [r7, #14]
 80012d6:	f242 7310 	movw	r3, #10000	; 0x2710
 80012da:	9302      	str	r3, [sp, #8]
 80012dc:	2301      	movs	r3, #1
 80012de:	9301      	str	r3, [sp, #4]
 80012e0:	1cbb      	adds	r3, r7, #2
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	2301      	movs	r3, #1
 80012e6:	f003 f895 	bl	8004414 <HAL_I2C_Mem_Write>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <write_register8+0x40>
		return false;
 80012f0:	2300      	movs	r3, #0
 80012f2:	e000      	b.n	80012f6 <write_register8+0x42>
	else
		return true;
 80012f4:	2301      	movs	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800130c:	2b76      	cmp	r3, #118	; 0x76
 800130e:	d005      	beq.n	800131c <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001314:	2b77      	cmp	r3, #119	; 0x77
 8001316:	d001      	beq.n	800131c <bmp280_init+0x1e>

		return false;
 8001318:	2300      	movs	r3, #0
 800131a:	e099      	b.n	8001450 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001322:	2301      	movs	r3, #1
 8001324:	21d0      	movs	r1, #208	; 0xd0
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff feb9 	bl	800109e <read_data>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <bmp280_init+0x38>
		return false;
 8001332:	2300      	movs	r3, #0
 8001334:	e08c      	b.n	8001450 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800133c:	2b58      	cmp	r3, #88	; 0x58
 800133e:	d006      	beq.n	800134e <bmp280_init+0x50>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001346:	2b60      	cmp	r3, #96	; 0x60
 8001348:	d001      	beq.n	800134e <bmp280_init+0x50>

		return false;
 800134a:	2300      	movs	r3, #0
 800134c:	e080      	b.n	8001450 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 800134e:	22b6      	movs	r2, #182	; 0xb6
 8001350:	21e0      	movs	r1, #224	; 0xe0
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffae 	bl	80012b4 <write_register8>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <bmp280_init+0x64>
		return false;
 800135e:	2300      	movs	r3, #0
 8001360:	e076      	b.n	8001450 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001362:	f107 020c 	add.w	r2, r7, #12
 8001366:	2301      	movs	r3, #1
 8001368:	21f3      	movs	r1, #243	; 0xf3
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff fe97 	bl	800109e <read_data>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f5      	bne.n	8001362 <bmp280_init+0x64>
				&& (status & 1) == 0)
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1f0      	bne.n	8001362 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff feb5 	bl	80010f0 <read_calibration_data>
 8001386:	4603      	mov	r3, r0
 8001388:	f083 0301 	eor.w	r3, r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d100      	bne.n	8001394 <bmp280_init+0x96>
 8001392:	e001      	b.n	8001398 <bmp280_init+0x9a>
		return false;
 8001394:	2300      	movs	r3, #0
 8001396:	e05b      	b.n	8001450 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800139e:	2b60      	cmp	r3, #96	; 0x60
 80013a0:	d10a      	bne.n	80013b8 <bmp280_init+0xba>
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ff26 	bl	80011f4 <read_hum_calibration_data>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f083 0301 	eor.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <bmp280_init+0xba>
		return false;
 80013b4:	2300      	movs	r3, #0
 80013b6:	e04b      	b.n	8001450 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	795b      	ldrb	r3, [r3, #5]
 80013bc:	015b      	lsls	r3, r3, #5
 80013be:	b25a      	sxtb	r2, r3
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	785b      	ldrb	r3, [r3, #1]
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	b25b      	sxtb	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b25b      	sxtb	r3, r3
 80013cc:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	461a      	mov	r2, r3
 80013d2:	21f5      	movs	r1, #245	; 0xf5
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff ff6d 	bl	80012b4 <write_register8>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <bmp280_init+0xe6>
		return false;
 80013e0:	2300      	movs	r3, #0
 80013e2:	e035      	b.n	8001450 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d102      	bne.n	80013f2 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	78db      	ldrb	r3, [r3, #3]
 80013f6:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80013f8:	b25a      	sxtb	r2, r3
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	789b      	ldrb	r3, [r3, #2]
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	b25b      	sxtb	r3, r3
 8001402:	4313      	orrs	r3, r2
 8001404:	b25a      	sxtb	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	b25b      	sxtb	r3, r3
 800140c:	4313      	orrs	r3, r2
 800140e:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8001410:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001418:	2b60      	cmp	r3, #96	; 0x60
 800141a:	d10d      	bne.n	8001438 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	791b      	ldrb	r3, [r3, #4]
 8001420:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001422:	7b7b      	ldrb	r3, [r7, #13]
 8001424:	461a      	mov	r2, r3
 8001426:	21f2      	movs	r1, #242	; 0xf2
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff43 	bl	80012b4 <write_register8>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <bmp280_init+0x13a>
			return false;
 8001434:	2300      	movs	r3, #0
 8001436:	e00b      	b.n	8001450 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001438:	7bbb      	ldrb	r3, [r7, #14]
 800143a:	461a      	mov	r2, r3
 800143c:	21f4      	movs	r1, #244	; 0xf4
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7ff ff38 	bl	80012b4 <write_register8>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <bmp280_init+0x150>
		return false;
 800144a:	2300      	movs	r3, #0
 800144c:	e000      	b.n	8001450 <bmp280_init+0x152>
	}

	return true;
 800144e:	2301      	movs	r3, #1
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	10da      	asrs	r2, r3, #3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001476:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 800147a:	12db      	asrs	r3, r3, #11
 800147c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	111b      	asrs	r3, r3, #4
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	8812      	ldrh	r2, [r2, #0]
 8001486:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8001488:	68ba      	ldr	r2, [r7, #8]
 800148a:	1112      	asrs	r2, r2, #4
 800148c:	68f9      	ldr	r1, [r7, #12]
 800148e:	8809      	ldrh	r1, [r1, #0]
 8001490:	1a52      	subs	r2, r2, r1
 8001492:	fb02 f303 	mul.w	r3, r2, r3
 8001496:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800149e:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80014a2:	139b      	asrs	r3, r3, #14
 80014a4:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	441a      	add	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	3380      	adds	r3, #128	; 0x80
 80014bc:	121b      	asrs	r3, r3, #8
}
 80014be:	4618      	mov	r0, r3
 80014c0:	371c      	adds	r7, #28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 80014ca:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4619      	mov	r1, r3
 80014dc:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80014e0:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 80014e4:	f142 34ff 	adc.w	r4, r2, #4294967295
 80014e8:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	6a3a      	ldr	r2, [r7, #32]
 80014f0:	fb02 f203 	mul.w	r2, r2, r3
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	6a39      	ldr	r1, [r7, #32]
 80014f8:	fb01 f303 	mul.w	r3, r1, r3
 80014fc:	441a      	add	r2, r3
 80014fe:	6a39      	ldr	r1, [r7, #32]
 8001500:	6a3b      	ldr	r3, [r7, #32]
 8001502:	fba1 3403 	umull	r3, r4, r1, r3
 8001506:	4422      	add	r2, r4
 8001508:	4614      	mov	r4, r2
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001510:	b211      	sxth	r1, r2
 8001512:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001516:	fb01 f504 	mul.w	r5, r1, r4
 800151a:	fb03 f002 	mul.w	r0, r3, r2
 800151e:	4428      	add	r0, r5
 8001520:	fba3 3401 	umull	r3, r4, r3, r1
 8001524:	1902      	adds	r2, r0, r4
 8001526:	4614      	mov	r4, r2
 8001528:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800152c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001536:	b21b      	sxth	r3, r3
 8001538:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800153c:	6a3a      	ldr	r2, [r7, #32]
 800153e:	fb04 f102 	mul.w	r1, r4, r2
 8001542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001544:	fb03 f202 	mul.w	r2, r3, r2
 8001548:	1888      	adds	r0, r1, r2
 800154a:	6a3a      	ldr	r2, [r7, #32]
 800154c:	fba2 1203 	umull	r1, r2, r2, r3
 8001550:	1883      	adds	r3, r0, r2
 8001552:	461a      	mov	r2, r3
 8001554:	f04f 0500 	mov.w	r5, #0
 8001558:	f04f 0600 	mov.w	r6, #0
 800155c:	0456      	lsls	r6, r2, #17
 800155e:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001562:	044d      	lsls	r5, r1, #17
 8001564:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001568:	186b      	adds	r3, r5, r1
 800156a:	eb46 0402 	adc.w	r4, r6, r2
 800156e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001578:	b219      	sxth	r1, r3
 800157a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800157e:	f04f 0500 	mov.w	r5, #0
 8001582:	f04f 0600 	mov.w	r6, #0
 8001586:	00ce      	lsls	r6, r1, #3
 8001588:	2500      	movs	r5, #0
 800158a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800158e:	186b      	adds	r3, r5, r1
 8001590:	eb46 0402 	adc.w	r4, r6, r2
 8001594:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800159a:	6a3a      	ldr	r2, [r7, #32]
 800159c:	fb02 f203 	mul.w	r2, r2, r3
 80015a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a2:	6a39      	ldr	r1, [r7, #32]
 80015a4:	fb01 f303 	mul.w	r3, r1, r3
 80015a8:	441a      	add	r2, r3
 80015aa:	6a39      	ldr	r1, [r7, #32]
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	fba1 3403 	umull	r3, r4, r1, r3
 80015b2:	4422      	add	r2, r4
 80015b4:	4614      	mov	r4, r2
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80015bc:	b211      	sxth	r1, r2
 80015be:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80015c2:	fb01 f504 	mul.w	r5, r1, r4
 80015c6:	fb03 f002 	mul.w	r0, r3, r2
 80015ca:	4428      	add	r0, r5
 80015cc:	fba3 3401 	umull	r3, r4, r3, r1
 80015d0:	1902      	adds	r2, r0, r4
 80015d2:	4614      	mov	r4, r2
 80015d4:	f04f 0100 	mov.w	r1, #0
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	0a19      	lsrs	r1, r3, #8
 80015de:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 80015e2:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80015f0:	6a38      	ldr	r0, [r7, #32]
 80015f2:	fb04 f500 	mul.w	r5, r4, r0
 80015f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015f8:	fb03 f000 	mul.w	r0, r3, r0
 80015fc:	4428      	add	r0, r5
 80015fe:	6a3d      	ldr	r5, [r7, #32]
 8001600:	fba5 5603 	umull	r5, r6, r5, r3
 8001604:	1983      	adds	r3, r0, r6
 8001606:	461e      	mov	r6, r3
 8001608:	f04f 0b00 	mov.w	fp, #0
 800160c:	f04f 0c00 	mov.w	ip, #0
 8001610:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8001614:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 8001618:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 800161c:	eb1b 0301 	adds.w	r3, fp, r1
 8001620:	eb4c 0402 	adc.w	r4, ip, r2
 8001624:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001628:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800162c:	1c19      	adds	r1, r3, #0
 800162e:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	88db      	ldrh	r3, [r3, #6]
 8001636:	b29b      	uxth	r3, r3
 8001638:	f04f 0400 	mov.w	r4, #0
 800163c:	fb03 f502 	mul.w	r5, r3, r2
 8001640:	fb01 f004 	mul.w	r0, r1, r4
 8001644:	4428      	add	r0, r5
 8001646:	fba1 3403 	umull	r3, r4, r1, r3
 800164a:	1902      	adds	r2, r0, r4
 800164c:	4614      	mov	r4, r2
 800164e:	f04f 0100 	mov.w	r1, #0
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	1061      	asrs	r1, r4, #1
 8001658:	17e2      	asrs	r2, r4, #31
 800165a:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 800165e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001662:	4323      	orrs	r3, r4
 8001664:	d101      	bne.n	800166a <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 8001666:	2300      	movs	r3, #0
 8001668:	e0d4      	b.n	8001814 <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001670:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001674:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	ea4f 0963 	mov.w	r9, r3, asr #1
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 8001684:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001688:	4645      	mov	r5, r8
 800168a:	464e      	mov	r6, r9
 800168c:	1aed      	subs	r5, r5, r3
 800168e:	eb66 0604 	sbc.w	r6, r6, r4
 8001692:	46a8      	mov	r8, r5
 8001694:	46b1      	mov	r9, r6
 8001696:	eb18 0308 	adds.w	r3, r8, r8
 800169a:	eb49 0409 	adc.w	r4, r9, r9
 800169e:	4698      	mov	r8, r3
 80016a0:	46a1      	mov	r9, r4
 80016a2:	eb18 0805 	adds.w	r8, r8, r5
 80016a6:	eb49 0906 	adc.w	r9, r9, r6
 80016aa:	f04f 0100 	mov.w	r1, #0
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	ea4f 1289 	mov.w	r2, r9, lsl #6
 80016b6:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 80016ba:	ea4f 1188 	mov.w	r1, r8, lsl #6
 80016be:	eb18 0801 	adds.w	r8, r8, r1
 80016c2:	eb49 0902 	adc.w	r9, r9, r2
 80016c6:	f04f 0100 	mov.w	r1, #0
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	ea4f 0289 	mov.w	r2, r9, lsl #2
 80016d2:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 80016d6:	ea4f 0188 	mov.w	r1, r8, lsl #2
 80016da:	4688      	mov	r8, r1
 80016dc:	4691      	mov	r9, r2
 80016de:	eb18 0805 	adds.w	r8, r8, r5
 80016e2:	eb49 0906 	adc.w	r9, r9, r6
 80016e6:	f04f 0100 	mov.w	r1, #0
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	ea4f 0289 	mov.w	r2, r9, lsl #2
 80016f2:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 80016f6:	ea4f 0188 	mov.w	r1, r8, lsl #2
 80016fa:	4688      	mov	r8, r1
 80016fc:	4691      	mov	r9, r2
 80016fe:	eb18 0005 	adds.w	r0, r8, r5
 8001702:	eb49 0106 	adc.w	r1, r9, r6
 8001706:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800170a:	f7ff fa45 	bl	8000b98 <__aeabi_ldivmod>
 800170e:	4603      	mov	r3, r0
 8001710:	460c      	mov	r4, r1
 8001712:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800171c:	b219      	sxth	r1, r3
 800171e:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001722:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	f04f 0400 	mov.w	r4, #0
 800172e:	0b6b      	lsrs	r3, r5, #13
 8001730:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001734:	1374      	asrs	r4, r6, #13
 8001736:	fb03 f502 	mul.w	r5, r3, r2
 800173a:	fb01 f004 	mul.w	r0, r1, r4
 800173e:	4428      	add	r0, r5
 8001740:	fba1 1203 	umull	r1, r2, r1, r3
 8001744:	1883      	adds	r3, r0, r2
 8001746:	461a      	mov	r2, r3
 8001748:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 800174c:	f04f 0300 	mov.w	r3, #0
 8001750:	f04f 0400 	mov.w	r4, #0
 8001754:	0b6b      	lsrs	r3, r5, #13
 8001756:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800175a:	1374      	asrs	r4, r6, #13
 800175c:	fb03 f502 	mul.w	r5, r3, r2
 8001760:	fb01 f004 	mul.w	r0, r1, r4
 8001764:	4428      	add	r0, r5
 8001766:	fba1 1203 	umull	r1, r2, r1, r3
 800176a:	1883      	adds	r3, r0, r2
 800176c:	461a      	mov	r2, r3
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	f04f 0400 	mov.w	r4, #0
 8001776:	0e4b      	lsrs	r3, r1, #25
 8001778:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 800177c:	1654      	asrs	r4, r2, #25
 800177e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001788:	b21b      	sxth	r3, r3
 800178a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	fb04 f102 	mul.w	r1, r4, r2
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	fb03 f202 	mul.w	r2, r3, r2
 800179a:	1888      	adds	r0, r1, r2
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	fba2 1203 	umull	r1, r2, r2, r3
 80017a2:	1883      	adds	r3, r0, r2
 80017a4:	461a      	mov	r2, r3
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	f04f 0400 	mov.w	r4, #0
 80017ae:	0ccb      	lsrs	r3, r1, #19
 80017b0:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80017b4:	14d4      	asrs	r4, r2, #19
 80017b6:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80017ba:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80017be:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80017c2:	eb11 0803 	adds.w	r8, r1, r3
 80017c6:	eb42 0904 	adc.w	r9, r2, r4
 80017ca:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80017ce:	eb13 0508 	adds.w	r5, r3, r8
 80017d2:	eb44 0609 	adc.w	r6, r4, r9
 80017d6:	f04f 0100 	mov.w	r1, #0
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	0a29      	lsrs	r1, r5, #8
 80017e0:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 80017e4:	1232      	asrs	r2, r6, #8
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80017ec:	b21d      	sxth	r5, r3
 80017ee:	ea4f 76e5 	mov.w	r6, r5, asr #31
 80017f2:	f04f 0800 	mov.w	r8, #0
 80017f6:	f04f 0900 	mov.w	r9, #0
 80017fa:	ea4f 1906 	mov.w	r9, r6, lsl #4
 80017fe:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001802:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001806:	eb18 0301 	adds.w	r3, r8, r1
 800180a:	eb49 0402 	adc.w	r4, r9, r2
 800180e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 8001812:	693b      	ldr	r3, [r7, #16]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3728      	adds	r7, #40	; 0x28
 8001818:	46bd      	mov	sp, r7
 800181a:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

0800181e <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 800181e:	b480      	push	{r7}
 8001820:	b087      	sub	sp, #28
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001830:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	039a      	lsls	r2, r3, #14
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800183c:	051b      	lsls	r3, r3, #20
 800183e:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001846:	4619      	mov	r1, r3
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fb03 f301 	mul.w	r3, r3, r1
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001854:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800185c:	4611      	mov	r1, r2
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	fb02 f201 	mul.w	r2, r2, r1
 8001864:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001866:	68f9      	ldr	r1, [r7, #12]
 8001868:	7f09      	ldrb	r1, [r1, #28]
 800186a:	4608      	mov	r0, r1
 800186c:	6979      	ldr	r1, [r7, #20]
 800186e:	fb01 f100 	mul.w	r1, r1, r0
 8001872:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001874:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001878:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800187c:	1292      	asrs	r2, r2, #10
 800187e:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001882:	68f9      	ldr	r1, [r7, #12]
 8001884:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001888:	fb01 f202 	mul.w	r2, r1, r2
 800188c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001890:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001892:	fb02 f303 	mul.w	r3, r2, r3
 8001896:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	13db      	asrs	r3, r3, #15
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	13d2      	asrs	r2, r2, #15
 80018a0:	fb02 f303 	mul.w	r3, r2, r3
 80018a4:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	7e12      	ldrb	r2, [r2, #24]
 80018aa:	fb02 f303 	mul.w	r3, r2, r3
 80018ae:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80018bc:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80018c4:	bfa8      	it	ge
 80018c6:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80018ca:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	131b      	asrs	r3, r3, #12
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	371c      	adds	r7, #28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	; 0x30
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80018f0:	2b60      	cmp	r3, #96	; 0x60
 80018f2:	d007      	beq.n	8001904 <bmp280_read_fixed+0x28>
		if (humidity)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <bmp280_read_fixed+0x24>
			*humidity = 0;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001900:	2300      	movs	r3, #0
 8001902:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <bmp280_read_fixed+0x32>
 800190a:	2308      	movs	r3, #8
 800190c:	e000      	b.n	8001910 <bmp280_read_fixed+0x34>
 800190e:	2306      	movs	r3, #6
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001914:	b2db      	uxtb	r3, r3
 8001916:	f107 0218 	add.w	r2, r7, #24
 800191a:	21f7      	movs	r1, #247	; 0xf7
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f7ff fbbe 	bl	800109e <read_data>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <bmp280_read_fixed+0x50>
		return false;
 8001928:	2300      	movs	r3, #0
 800192a:	e038      	b.n	800199e <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800192c:	7e3b      	ldrb	r3, [r7, #24]
 800192e:	031a      	lsls	r2, r3, #12
 8001930:	7e7b      	ldrb	r3, [r7, #25]
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	4313      	orrs	r3, r2
 8001936:	7eba      	ldrb	r2, [r7, #26]
 8001938:	0912      	lsrs	r2, r2, #4
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	4313      	orrs	r3, r2
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001940:	7efb      	ldrb	r3, [r7, #27]
 8001942:	031a      	lsls	r2, r3, #12
 8001944:	7f3b      	ldrb	r3, [r7, #28]
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	4313      	orrs	r3, r2
 800194a:	7f7a      	ldrb	r2, [r7, #29]
 800194c:	0912      	lsrs	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	4313      	orrs	r3, r2
 8001952:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	461a      	mov	r2, r3
 800195a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f7ff fd7b 	bl	8001458 <compensate_temperature>
 8001962:	4602      	mov	r2, r0
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	461a      	mov	r2, r3
 800196c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f7ff fdab 	bl	80014ca <compensate_pressure>
 8001974:	4602      	mov	r2, r0
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	601a      	str	r2, [r3, #0]

	if (humidity) {
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d00d      	beq.n	800199c <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001980:	7fbb      	ldrb	r3, [r7, #30]
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	7ffa      	ldrb	r2, [r7, #31]
 8001986:	4313      	orrs	r3, r2
 8001988:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	461a      	mov	r2, r3
 800198e:	6a39      	ldr	r1, [r7, #32]
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7ff ff44 	bl	800181e <compensate_humidity>
 8001996:	4602      	mov	r2, r0
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	601a      	str	r2, [r3, #0]
	}

	return true;
 800199c:	2301      	movs	r3, #1
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3730      	adds	r7, #48	; 0x30
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
 80019b4:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <bmp280_read_float+0x1a>
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	e000      	b.n	80019c4 <bmp280_read_float+0x1c>
 80019c2:	2300      	movs	r3, #0
 80019c4:	f107 0218 	add.w	r2, r7, #24
 80019c8:	f107 011c 	add.w	r1, r7, #28
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	f7ff ff85 	bl	80018dc <bmp280_read_fixed>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d028      	beq.n	8001a2a <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	ee07 3a90 	vmov	s15, r3
 80019de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e2:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001a34 <bmp280_read_float+0x8c>
 80019e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019fa:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8001a38 <bmp280_read_float+0x90>
 80019fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00b      	beq.n	8001a26 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	ee07 3a90 	vmov	s15, r3
 8001a14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a18:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001a3c <bmp280_read_float+0x94>
 8001a1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <bmp280_read_float+0x84>
	}

	return false;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3720      	adds	r7, #32
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	42c80000 	.word	0x42c80000
 8001a38:	43800000 	.word	0x43800000
 8001a3c:	44800000 	.word	0x44800000

08001a40 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <vApplicationGetIdleTaskMemory+0x2c>)
 8001a50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <vApplicationGetIdleTaskMemory+0x30>)
 8001a56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2280      	movs	r2, #128	; 0x80
 8001a5c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001a5e:	bf00      	nop
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200000a4 	.word	0x200000a4
 8001a70:	200000f8 	.word	0x200000f8

08001a74 <lcdInit>:
 * @param  address Display I2C 7-bit address
 * @param  lines   Number of lines of display
 * @param  columns Number of colums
 * @return         true if success
 */
bool lcdInit(I2C_HandleTypeDef *hi2c, uint8_t address, uint8_t lines, uint8_t columns) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	4608      	mov	r0, r1
 8001a7e:	4611      	mov	r1, r2
 8001a80:	461a      	mov	r2, r3
 8001a82:	4603      	mov	r3, r0
 8001a84:	70fb      	strb	r3, [r7, #3]
 8001a86:	460b      	mov	r3, r1
 8001a88:	70bb      	strb	r3, [r7, #2]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	707b      	strb	r3, [r7, #1]

    TickType_t xLastWakeTime;

    uint8_t lcdData = LCD_BIT_5x8DOTS;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	73fb      	strb	r3, [r7, #15]

    lcdParams.hi2c      = hi2c;
 8001a92:	4a4f      	ldr	r2, [pc, #316]	; (8001bd0 <lcdInit+0x15c>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6013      	str	r3, [r2, #0]
    lcdParams.address   = address << 1;
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b4c      	ldr	r3, [pc, #304]	; (8001bd0 <lcdInit+0x15c>)
 8001aa0:	719a      	strb	r2, [r3, #6]
    lcdParams.lines     = lines;
 8001aa2:	4a4b      	ldr	r2, [pc, #300]	; (8001bd0 <lcdInit+0x15c>)
 8001aa4:	78bb      	ldrb	r3, [r7, #2]
 8001aa6:	7113      	strb	r3, [r2, #4]
    lcdParams.columns   = columns;
 8001aa8:	4a49      	ldr	r2, [pc, #292]	; (8001bd0 <lcdInit+0x15c>)
 8001aaa:	787b      	ldrb	r3, [r7, #1]
 8001aac:	7153      	strb	r3, [r2, #5]
    lcdParams.backlight = LCD_BIT_BACKIGHT_ON;
 8001aae:	4b48      	ldr	r3, [pc, #288]	; (8001bd0 <lcdInit+0x15c>)
 8001ab0:	2208      	movs	r2, #8
 8001ab2:	71da      	strb	r2, [r3, #7]

    lcdCommandBuffer[0] = LCD_BIT_E | (0x03 << 4);
 8001ab4:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <lcdInit+0x160>)
 8001ab6:	2234      	movs	r2, #52	; 0x34
 8001ab8:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 8001aba:	4b46      	ldr	r3, [pc, #280]	; (8001bd4 <lcdInit+0x160>)
 8001abc:	781a      	ldrb	r2, [r3, #0]
 8001abe:	4b45      	ldr	r3, [pc, #276]	; (8001bd4 <lcdInit+0x160>)
 8001ac0:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = (0x03 << 4);
 8001ac2:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <lcdInit+0x160>)
 8001ac4:	2230      	movs	r2, #48	; 0x30
 8001ac6:	709a      	strb	r2, [r3, #2]

    /* First 3 steps of init cycles. They are the same. */
    for (uint8_t i = 0; i < 3; ++i) {
 8001ac8:	2300      	movs	r3, #0
 8001aca:	75fb      	strb	r3, [r7, #23]
 8001acc:	e030      	b.n	8001b30 <lcdInit+0xbc>
        if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 8001ace:	4b40      	ldr	r3, [pc, #256]	; (8001bd0 <lcdInit+0x15c>)
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	4b3f      	ldr	r3, [pc, #252]	; (8001bd0 <lcdInit+0x15c>)
 8001ad4:	799b      	ldrb	r3, [r3, #6]
 8001ad6:	b299      	uxth	r1, r3
 8001ad8:	2303      	movs	r3, #3
 8001ada:	4a3e      	ldr	r2, [pc, #248]	; (8001bd4 <lcdInit+0x160>)
 8001adc:	f002 fb84 	bl	80041e8 <HAL_I2C_Master_Transmit_DMA>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <lcdInit+0x76>
            return false;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e06d      	b.n	8001bc6 <lcdInit+0x152>
        }

        xLastWakeTime = xTaskGetTickCount();
 8001aea:	f006 feaf 	bl	800884c <xTaskGetTickCount>
 8001aee:	4603      	mov	r3, r0
 8001af0:	613b      	str	r3, [r7, #16]

        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8001af2:	e002      	b.n	8001afa <lcdInit+0x86>
            vTaskDelay(1);
 8001af4:	2001      	movs	r0, #1
 8001af6:	f006 fbd5 	bl	80082a4 <vTaskDelay>
        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8001afa:	4b35      	ldr	r3, [pc, #212]	; (8001bd0 <lcdInit+0x15c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f003 fa1d 	bl	8004f3e <HAL_I2C_GetState>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b20      	cmp	r3, #32
 8001b08:	d1f4      	bne.n	8001af4 <lcdInit+0x80>
        }

        if (i == 2) {
 8001b0a:	7dfb      	ldrb	r3, [r7, #23]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d106      	bne.n	8001b1e <lcdInit+0xaa>
            // For the last cycle delay is less then 1 ms (100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)1);
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	2101      	movs	r1, #1
 8001b16:	4618      	mov	r0, r3
 8001b18:	f006 fb4a 	bl	80081b0 <vTaskDelayUntil>
 8001b1c:	e005      	b.n	8001b2a <lcdInit+0xb6>
        } else {
            // For first 2 cycles delay is less then 5ms (4100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)5);
 8001b1e:	f107 0310 	add.w	r3, r7, #16
 8001b22:	2105      	movs	r1, #5
 8001b24:	4618      	mov	r0, r3
 8001b26:	f006 fb43 	bl	80081b0 <vTaskDelayUntil>
    for (uint8_t i = 0; i < 3; ++i) {
 8001b2a:	7dfb      	ldrb	r3, [r7, #23]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	75fb      	strb	r3, [r7, #23]
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d9cb      	bls.n	8001ace <lcdInit+0x5a>
        }
    }

    /* Lets turn to 4-bit at least */
    lcdCommandBuffer[0] = LCD_BIT_BACKIGHT_ON | LCD_BIT_E | (LCD_MODE_4BITS << 4);
 8001b36:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <lcdInit+0x160>)
 8001b38:	222c      	movs	r2, #44	; 0x2c
 8001b3a:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 8001b3c:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <lcdInit+0x160>)
 8001b3e:	781a      	ldrb	r2, [r3, #0]
 8001b40:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <lcdInit+0x160>)
 8001b42:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = LCD_BIT_BACKIGHT_ON | (LCD_MODE_4BITS << 4);
 8001b44:	4b23      	ldr	r3, [pc, #140]	; (8001bd4 <lcdInit+0x160>)
 8001b46:	2228      	movs	r2, #40	; 0x28
 8001b48:	709a      	strb	r2, [r3, #2]

    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 8001b4a:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <lcdInit+0x15c>)
 8001b4c:	6818      	ldr	r0, [r3, #0]
 8001b4e:	4b20      	ldr	r3, [pc, #128]	; (8001bd0 <lcdInit+0x15c>)
 8001b50:	799b      	ldrb	r3, [r3, #6]
 8001b52:	b299      	uxth	r1, r3
 8001b54:	2303      	movs	r3, #3
 8001b56:	4a1f      	ldr	r2, [pc, #124]	; (8001bd4 <lcdInit+0x160>)
 8001b58:	f002 fb46 	bl	80041e8 <HAL_I2C_Master_Transmit_DMA>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d004      	beq.n	8001b6c <lcdInit+0xf8>
        return false;
 8001b62:	2300      	movs	r3, #0
 8001b64:	e02f      	b.n	8001bc6 <lcdInit+0x152>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f006 fb9c 	bl	80082a4 <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8001b6c:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <lcdInit+0x15c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 f9e4 	bl	8004f3e <HAL_I2C_GetState>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b20      	cmp	r3, #32
 8001b7a:	d1f4      	bne.n	8001b66 <lcdInit+0xf2>
    }

    /* Lets set display params */
    /* First of all lets set display size */
    lcdData |= LCD_MODE_4BITS;
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	f043 0302 	orr.w	r3, r3, #2
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	73fb      	strb	r3, [r7, #15]

    if (lcdParams.lines > 1) {
 8001b86:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <lcdInit+0x15c>)
 8001b88:	791b      	ldrb	r3, [r3, #4]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d904      	bls.n	8001b98 <lcdInit+0x124>
        lcdData |= LCD_BIT_2LINE;
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	f043 0308 	orr.w	r3, r3, #8
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	73fb      	strb	r3, [r7, #15]
    }

    lcdWriteByte((uint8_t)0x00, &lcdData);  // TODO: Make 5x10 dots font usable for some 1-line display
 8001b98:	f107 030f 	add.w	r3, r7, #15
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f000 f962 	bl	8001e68 <lcdWriteByte>

    /* Now lets set display, cursor and blink all on */
    lcdDisplayOn();
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	2001      	movs	r0, #1
 8001ba8:	f000 f816 	bl	8001bd8 <lcdCommand>

    /* Set cursor moving to the right */
    lcdCursorDirToRight();
 8001bac:	2101      	movs	r1, #1
 8001bae:	2007      	movs	r0, #7
 8001bb0:	f000 f812 	bl	8001bd8 <lcdCommand>

    /* Clear display and Set cursor at Home */
    lcdDisplayClear();
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	2002      	movs	r0, #2
 8001bb8:	f000 f80e 	bl	8001bd8 <lcdCommand>
    lcdCursorHome();
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	2005      	movs	r0, #5
 8001bc0:	f000 f80a 	bl	8001bd8 <lcdCommand>

    return true;
 8001bc4:	2301      	movs	r3, #1
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000300 	.word	0x20000300
 8001bd4:	200002f8 	.word	0x200002f8

08001bd8 <lcdCommand>:
 * @brief  Send command to display
 * @param  command  One of listed in LCDCommands enum
 * @param  action   LCD_PARAM_SET or LCD_PARAM_UNSET
 * @return          true if success
 */
bool lcdCommand(LCDCommands command, LCDParamsActions action) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	460a      	mov	r2, r1
 8001be2:	71fb      	strb	r3, [r7, #7]
 8001be4:	4613      	mov	r3, r2
 8001be6:	71bb      	strb	r3, [r7, #6]
    uint8_t lcdData = 0x00;
 8001be8:	2300      	movs	r3, #0
 8001bea:	73fb      	strb	r3, [r7, #15]

    /* First of all lest store the command */
    switch (action) {
 8001bec:	79bb      	ldrb	r3, [r7, #6]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d06e      	beq.n	8001cd0 <lcdCommand+0xf8>
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	f040 80b4 	bne.w	8001d60 <lcdCommand+0x188>
        case LCD_PARAM_SET:
            switch (command) {
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	2b07      	cmp	r3, #7
 8001bfe:	d864      	bhi.n	8001cca <lcdCommand+0xf2>
 8001c00:	a201      	add	r2, pc, #4	; (adr r2, 8001c08 <lcdCommand+0x30>)
 8001c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c06:	bf00      	nop
 8001c08:	08001c29 	.word	0x08001c29
 8001c0c:	08001c59 	.word	0x08001c59
 8001c10:	08001c39 	.word	0x08001c39
 8001c14:	08001c49 	.word	0x08001c49
 8001c18:	08001c7d 	.word	0x08001c7d
 8001c1c:	08001cb1 	.word	0x08001cb1
 8001c20:	08001ca1 	.word	0x08001ca1
 8001c24:	08001cbb 	.word	0x08001cbb
                case LCD_DISPLAY:
                    lcdParams.modeBits |=  LCD_BIT_DISPLAY_ON;
 8001c28:	4b67      	ldr	r3, [pc, #412]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c2a:	7a1b      	ldrb	r3, [r3, #8]
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4b65      	ldr	r3, [pc, #404]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c34:	721a      	strb	r2, [r3, #8]
                    break;
 8001c36:	e04a      	b.n	8001cce <lcdCommand+0xf6>

                case LCD_CURSOR:
                    lcdParams.modeBits |= LCD_BIT_CURSOR_ON;
 8001c38:	4b63      	ldr	r3, [pc, #396]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c3a:	7a1b      	ldrb	r3, [r3, #8]
 8001c3c:	f043 0302 	orr.w	r3, r3, #2
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	4b61      	ldr	r3, [pc, #388]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c44:	721a      	strb	r2, [r3, #8]
                    break;
 8001c46:	e042      	b.n	8001cce <lcdCommand+0xf6>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits |= LCD_BIT_BLINK_ON;
 8001c48:	4b5f      	ldr	r3, [pc, #380]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c4a:	7a1b      	ldrb	r3, [r3, #8]
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b5d      	ldr	r3, [pc, #372]	; (8001dc8 <lcdCommand+0x1f0>)
 8001c54:	721a      	strb	r2, [r3, #8]
                    break;
 8001c56:	e03a      	b.n	8001cce <lcdCommand+0xf6>

                case LCD_CLEAR:
                    lcdData = LCD_BIT_DISP_CLEAR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 8001c5c:	f107 030f 	add.w	r3, r7, #15
 8001c60:	4619      	mov	r1, r3
 8001c62:	2000      	movs	r0, #0
 8001c64:	f000 f900 	bl	8001e68 <lcdWriteByte>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <lcdCommand+0x9a>
                        return false;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	e0a6      	b.n	8001dc0 <lcdCommand+0x1e8>
                    } else {
                        vTaskDelay(2);
 8001c72:	2002      	movs	r0, #2
 8001c74:	f006 fb16 	bl	80082a4 <vTaskDelay>
                        return true;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e0a1      	b.n	8001dc0 <lcdCommand+0x1e8>
                    }

                case LCD_CURSOR_HOME:
                    lcdData = LCD_BIT_CURSOR_HOME;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 8001c80:	f107 030f 	add.w	r3, r7, #15
 8001c84:	4619      	mov	r1, r3
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f8ee 	bl	8001e68 <lcdWriteByte>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <lcdCommand+0xbe>
                        return false;
 8001c92:	2300      	movs	r3, #0
 8001c94:	e094      	b.n	8001dc0 <lcdCommand+0x1e8>
                    } else {
                        vTaskDelay(2);
 8001c96:	2002      	movs	r0, #2
 8001c98:	f006 fb04 	bl	80082a4 <vTaskDelay>
                        return true;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e08f      	b.n	8001dc0 <lcdCommand+0x1e8>
                    }

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_RIGHT;
 8001ca0:	4b49      	ldr	r3, [pc, #292]	; (8001dc8 <lcdCommand+0x1f0>)
 8001ca2:	7a5b      	ldrb	r3, [r3, #9]
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b47      	ldr	r3, [pc, #284]	; (8001dc8 <lcdCommand+0x1f0>)
 8001cac:	725a      	strb	r2, [r3, #9]
                    break;
 8001cae:	e00e      	b.n	8001cce <lcdCommand+0xf6>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_LEFT;
 8001cb0:	4b45      	ldr	r3, [pc, #276]	; (8001dc8 <lcdCommand+0x1f0>)
 8001cb2:	7a5a      	ldrb	r2, [r3, #9]
 8001cb4:	4b44      	ldr	r3, [pc, #272]	; (8001dc8 <lcdCommand+0x1f0>)
 8001cb6:	725a      	strb	r2, [r3, #9]
                    break;
 8001cb8:	e009      	b.n	8001cce <lcdCommand+0xf6>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits |= LCD_BIT_DISPLAY_SHIFT;
 8001cba:	4b43      	ldr	r3, [pc, #268]	; (8001dc8 <lcdCommand+0x1f0>)
 8001cbc:	7a5b      	ldrb	r3, [r3, #9]
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b40      	ldr	r3, [pc, #256]	; (8001dc8 <lcdCommand+0x1f0>)
 8001cc6:	725a      	strb	r2, [r3, #9]
                    break;
 8001cc8:	e001      	b.n	8001cce <lcdCommand+0xf6>

                default:
                    return false;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e078      	b.n	8001dc0 <lcdCommand+0x1e8>
            }

            break;
 8001cce:	e049      	b.n	8001d64 <lcdCommand+0x18c>

        case LCD_PARAM_UNSET:
            switch (command) {
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	2b07      	cmp	r3, #7
 8001cd6:	d840      	bhi.n	8001d5a <lcdCommand+0x182>
 8001cd8:	a201      	add	r2, pc, #4	; (adr r2, 8001ce0 <lcdCommand+0x108>)
 8001cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cde:	bf00      	nop
 8001ce0:	08001d01 	.word	0x08001d01
 8001ce4:	08001d5b 	.word	0x08001d5b
 8001ce8:	08001d11 	.word	0x08001d11
 8001cec:	08001d21 	.word	0x08001d21
 8001cf0:	08001d5b 	.word	0x08001d5b
 8001cf4:	08001d41 	.word	0x08001d41
 8001cf8:	08001d31 	.word	0x08001d31
 8001cfc:	08001d4b 	.word	0x08001d4b
                case LCD_DISPLAY:
                    lcdParams.modeBits &= ~LCD_BIT_DISPLAY_ON;
 8001d00:	4b31      	ldr	r3, [pc, #196]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d02:	7a1b      	ldrb	r3, [r3, #8]
 8001d04:	f023 0304 	bic.w	r3, r3, #4
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4b2f      	ldr	r3, [pc, #188]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d0c:	721a      	strb	r2, [r3, #8]
                    break;
 8001d0e:	e026      	b.n	8001d5e <lcdCommand+0x186>

                case LCD_CURSOR:
                    lcdParams.modeBits &= ~LCD_BIT_CURSOR_ON;
 8001d10:	4b2d      	ldr	r3, [pc, #180]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d12:	7a1b      	ldrb	r3, [r3, #8]
 8001d14:	f023 0302 	bic.w	r3, r3, #2
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d1c:	721a      	strb	r2, [r3, #8]
                    break;
 8001d1e:	e01e      	b.n	8001d5e <lcdCommand+0x186>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits &= ~LCD_BIT_BLINK_ON;
 8001d20:	4b29      	ldr	r3, [pc, #164]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d22:	7a1b      	ldrb	r3, [r3, #8]
 8001d24:	f023 0301 	bic.w	r3, r3, #1
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d2c:	721a      	strb	r2, [r3, #8]
                    break;
 8001d2e:	e016      	b.n	8001d5e <lcdCommand+0x186>

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_RIGHT;
 8001d30:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d32:	7a5b      	ldrb	r3, [r3, #9]
 8001d34:	f023 0302 	bic.w	r3, r3, #2
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d3c:	725a      	strb	r2, [r3, #9]
                    break;
 8001d3e:	e00e      	b.n	8001d5e <lcdCommand+0x186>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_LEFT;
 8001d40:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d42:	7a5a      	ldrb	r2, [r3, #9]
 8001d44:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d46:	725a      	strb	r2, [r3, #9]
                    break;
 8001d48:	e009      	b.n	8001d5e <lcdCommand+0x186>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits &= ~LCD_BIT_DISPLAY_SHIFT;
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d4c:	7a5b      	ldrb	r3, [r3, #9]
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d56:	725a      	strb	r2, [r3, #9]
                    break;
 8001d58:	e001      	b.n	8001d5e <lcdCommand+0x186>

                default:
                    return false;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e030      	b.n	8001dc0 <lcdCommand+0x1e8>
            }

            break;
 8001d5e:	e001      	b.n	8001d64 <lcdCommand+0x18c>

        default:
            return false;
 8001d60:	2300      	movs	r3, #0
 8001d62:	e02d      	b.n	8001dc0 <lcdCommand+0x1e8>
    }

    /* Now lets send the command */
    switch (command) {
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	2b07      	cmp	r3, #7
 8001d6a:	d821      	bhi.n	8001db0 <lcdCommand+0x1d8>
 8001d6c:	a201      	add	r2, pc, #4	; (adr r2, 8001d74 <lcdCommand+0x19c>)
 8001d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d72:	bf00      	nop
 8001d74:	08001d95 	.word	0x08001d95
 8001d78:	08001db1 	.word	0x08001db1
 8001d7c:	08001d95 	.word	0x08001d95
 8001d80:	08001d95 	.word	0x08001d95
 8001d84:	08001db1 	.word	0x08001db1
 8001d88:	08001da3 	.word	0x08001da3
 8001d8c:	08001da3 	.word	0x08001da3
 8001d90:	08001da3 	.word	0x08001da3
        case LCD_DISPLAY:
        case LCD_CURSOR:
        case LCD_CURSOR_BLINK:
            lcdData = LCD_BIT_DISPLAY_CONTROL | lcdParams.modeBits;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <lcdCommand+0x1f0>)
 8001d96:	7a1b      	ldrb	r3, [r3, #8]
 8001d98:	f043 0308 	orr.w	r3, r3, #8
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	73fb      	strb	r3, [r7, #15]
            break;
 8001da0:	e007      	b.n	8001db2 <lcdCommand+0x1da>

        case LCD_CURSOR_DIR_RIGHT:
        case LCD_CURSOR_DIR_LEFT:
        case LCD_DISPLAY_SHIFT:
            lcdData = LCD_BIT_ENTRY_MODE | lcdParams.entryBits;
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <lcdCommand+0x1f0>)
 8001da4:	7a5b      	ldrb	r3, [r3, #9]
 8001da6:	f043 0304 	orr.w	r3, r3, #4
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	73fb      	strb	r3, [r7, #15]
            break;
 8001dae:	e000      	b.n	8001db2 <lcdCommand+0x1da>

        default:
            break;
 8001db0:	bf00      	nop
    }

    return lcdWriteByte((uint8_t)0x00, &lcdData);
 8001db2:	f107 030f 	add.w	r3, r7, #15
 8001db6:	4619      	mov	r1, r3
 8001db8:	2000      	movs	r0, #0
 8001dba:	f000 f855 	bl	8001e68 <lcdWriteByte>
 8001dbe:	4603      	mov	r3, r0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000300 	.word	0x20000300

08001dcc <lcdSetCursorPosition>:
 * @brief  Set cursor position on the display
 * @param  column counting from 0
 * @param  line   counting from 0
 * @return        true if success
 */
bool lcdSetCursorPosition(uint8_t column, uint8_t line) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	71fb      	strb	r3, [r7, #7]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	71bb      	strb	r3, [r7, #6]
    // We will setup offsets for 4 lines maximum
    static const uint8_t lineOffsets[4] = { 0x00, 0x40, 0x14, 0x54 };

    if ( line >= lcdParams.lines ) {
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <lcdSetCursorPosition+0x50>)
 8001dde:	791b      	ldrb	r3, [r3, #4]
 8001de0:	79ba      	ldrb	r2, [r7, #6]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d303      	bcc.n	8001dee <lcdSetCursorPosition+0x22>
        line = lcdParams.lines - 1;
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <lcdSetCursorPosition+0x50>)
 8001de8:	791b      	ldrb	r3, [r3, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	71bb      	strb	r3, [r7, #6]
    }

    uint8_t lcdCommand = LCD_BIT_SETDDRAMADDR | (column + lineOffsets[line]);
 8001dee:	79bb      	ldrb	r3, [r7, #6]
 8001df0:	4a0b      	ldr	r2, [pc, #44]	; (8001e20 <lcdSetCursorPosition+0x54>)
 8001df2:	5cd2      	ldrb	r2, [r2, r3]
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	4413      	add	r3, r2
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	b25b      	sxtb	r3, r3
 8001dfc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e00:	b25b      	sxtb	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	73fb      	strb	r3, [r7, #15]

    return lcdWriteByte(0x00, &lcdCommand);
 8001e06:	f107 030f 	add.w	r3, r7, #15
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f000 f82b 	bl	8001e68 <lcdWriteByte>
 8001e12:	4603      	mov	r3, r0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000300 	.word	0x20000300
 8001e20:	0800a7d4 	.word	0x0800a7d4

08001e24 <lcdPrintStr>:
 * @brief  Print string from cursor position
 * @param  data   Pointer to string
 * @param  length Number of symbols to print
 * @return        true if success
 */
bool lcdPrintStr(uint8_t * data, uint8_t length) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < length; ++i) {
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
 8001e34:	e00e      	b.n	8001e54 <lcdPrintStr+0x30>
        if (lcdWriteByte(LCD_BIT_RS, &data[i]) == false) {
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	2001      	movs	r0, #1
 8001e40:	f000 f812 	bl	8001e68 <lcdWriteByte>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <lcdPrintStr+0x2a>
            return false;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e007      	b.n	8001e5e <lcdPrintStr+0x3a>
    for (uint8_t i = 0; i < length; ++i) {
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	3301      	adds	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	7bfa      	ldrb	r2, [r7, #15]
 8001e56:	78fb      	ldrb	r3, [r7, #3]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d3ec      	bcc.n	8001e36 <lcdPrintStr+0x12>
        }
    }

    return true;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <lcdWriteByte>:
 * @brief  Local function to send data to display
 * @param  rsRwBits State of RS and R/W bits
 * @param  data     Pointer to byte to send
 * @return          true if success
 */
static bool lcdWriteByte(uint8_t rsRwBits, uint8_t * data) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	6039      	str	r1, [r7, #0]
 8001e72:	71fb      	strb	r3, [r7, #7]

    /* Higher 4 bits*/
    lcdCommandBuffer[0] = rsRwBits | LCD_BIT_E | lcdParams.backlight | (*data & 0xF0);  // Send data and set strobe
 8001e74:	4b33      	ldr	r3, [pc, #204]	; (8001f44 <lcdWriteByte+0xdc>)
 8001e76:	79da      	ldrb	r2, [r3, #7]
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	f023 030f 	bic.w	r3, r3, #15
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	f043 0304 	orr.w	r3, r3, #4
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <lcdWriteByte+0xe0>)
 8001e94:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];                                          // Strobe turned on
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <lcdWriteByte+0xe0>)
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <lcdWriteByte+0xe0>)
 8001e9c:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = rsRwBits | lcdParams.backlight | (*data & 0xF0);              // Turning strobe off
 8001e9e:	4b29      	ldr	r3, [pc, #164]	; (8001f44 <lcdWriteByte+0xdc>)
 8001ea0:	79da      	ldrb	r2, [r3, #7]
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	b25a      	sxtb	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	f023 030f 	bic.w	r3, r3, #15
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	b25b      	sxtb	r3, r3
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <lcdWriteByte+0xe0>)
 8001ebe:	709a      	strb	r2, [r3, #2]

    /* Lower 4 bits*/
    lcdCommandBuffer[3] = rsRwBits | LCD_BIT_E | lcdParams.backlight | ((*data << 4) & 0xF0);  // Send data and set strobe
 8001ec0:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <lcdWriteByte+0xdc>)
 8001ec2:	79da      	ldrb	r2, [r3, #7]
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	f043 0304 	orr.w	r3, r3, #4
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	4b1a      	ldr	r3, [pc, #104]	; (8001f48 <lcdWriteByte+0xe0>)
 8001ede:	70da      	strb	r2, [r3, #3]
    lcdCommandBuffer[4] = lcdCommandBuffer[3];                                                 // Strobe turned on
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <lcdWriteByte+0xe0>)
 8001ee2:	78da      	ldrb	r2, [r3, #3]
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <lcdWriteByte+0xe0>)
 8001ee6:	711a      	strb	r2, [r3, #4]
    lcdCommandBuffer[5] = rsRwBits | lcdParams.backlight | ((*data << 4) & 0xF0);              // Turning strobe off
 8001ee8:	4b16      	ldr	r3, [pc, #88]	; (8001f44 <lcdWriteByte+0xdc>)
 8001eea:	79da      	ldrb	r2, [r3, #7]
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	b25a      	sxtb	r2, r3
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	011b      	lsls	r3, r3, #4
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	4313      	orrs	r3, r2
 8001efe:	b25b      	sxtb	r3, r3
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <lcdWriteByte+0xe0>)
 8001f04:	715a      	strb	r2, [r3, #5]


    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 6) != HAL_OK) {
 8001f06:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <lcdWriteByte+0xdc>)
 8001f08:	6818      	ldr	r0, [r3, #0]
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	; (8001f44 <lcdWriteByte+0xdc>)
 8001f0c:	799b      	ldrb	r3, [r3, #6]
 8001f0e:	b299      	uxth	r1, r3
 8001f10:	2306      	movs	r3, #6
 8001f12:	4a0d      	ldr	r2, [pc, #52]	; (8001f48 <lcdWriteByte+0xe0>)
 8001f14:	f002 f968 	bl	80041e8 <HAL_I2C_Master_Transmit_DMA>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d004      	beq.n	8001f28 <lcdWriteByte+0xc0>
        return false;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e00b      	b.n	8001f3a <lcdWriteByte+0xd2>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8001f22:	2001      	movs	r0, #1
 8001f24:	f006 f9be 	bl	80082a4 <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8001f28:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <lcdWriteByte+0xdc>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f003 f806 	bl	8004f3e <HAL_I2C_GetState>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b20      	cmp	r3, #32
 8001f36:	d1f4      	bne.n	8001f22 <lcdWriteByte+0xba>
    }

    return true;
 8001f38:	2301      	movs	r3, #1
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000300 	.word	0x20000300
 8001f48:	200002f8 	.word	0x200002f8

08001f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f4c:	b5b0      	push	{r4, r5, r7, lr}
 8001f4e:	b0aa      	sub	sp, #168	; 0xa8
 8001f50:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f52:	f001 f90d 	bl	8003170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f56:	f000 f8a1 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f5a:	f000 f9e3 	bl	8002324 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f5e:	f000 f9b9 	bl	80022d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f62:	f000 f98d 	bl	8002280 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001f66:	f000 f901 	bl	800216c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001f6a:	f000 f92d 	bl	80021c8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001f6e:	f000 f959 	bl	8002224 <MX_I2C3_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <main+0x120>)
 8001f74:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8001f78:	461d      	mov	r5, r3
 8001f7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f7e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001f86:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f005 fe46 	bl	8007c1e <osThreadCreate>
 8001f92:	4602      	mov	r2, r0
 8001f94:	4b36      	ldr	r3, [pc, #216]	; (8002070 <main+0x124>)
 8001f96:	601a      	str	r2, [r3, #0]

  /* definition and creation of printLcdTask */
  osThreadDef(printLcdTask, StartLcdTask, osPriorityNormal, 0, 128);
 8001f98:	4b36      	ldr	r3, [pc, #216]	; (8002074 <main+0x128>)
 8001f9a:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001f9e:	461d      	mov	r5, r3
 8001fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fa4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fa8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  printLcdTaskHandle = osThreadCreate(osThread(printLcdTask), NULL);
 8001fac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f005 fe33 	bl	8007c1e <osThreadCreate>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b2f      	ldr	r3, [pc, #188]	; (8002078 <main+0x12c>)
 8001fbc:	601a      	str	r2, [r3, #0]

  /* definition and creation of checkDataSensor */
  osThreadDef(checkDataSensor, StartDataSensor, osPriorityNormal, 0, 128);
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	; (800207c <main+0x130>)
 8001fc0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001fc4:	461d      	mov	r5, r3
 8001fc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  checkDataSensorHandle = osThreadCreate(osThread(checkDataSensor), NULL);
 8001fd2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f005 fe20 	bl	8007c1e <osThreadCreate>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	4b27      	ldr	r3, [pc, #156]	; (8002080 <main+0x134>)
 8001fe2:	601a      	str	r2, [r3, #0]

  /* definition and creation of myBtnTask */
  osThreadDef(myBtnTask, StartBtnTask, osPriorityNormal, 0, 128);
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <main+0x138>)
 8001fe6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001fea:	461d      	mov	r5, r3
 8001fec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ff4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myBtnTaskHandle = osThreadCreate(osThread(myBtnTask), NULL);
 8001ff8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	f005 fe0d 	bl	8007c1e <osThreadCreate>
 8002004:	4602      	mov	r2, r0
 8002006:	4b20      	ldr	r3, [pc, #128]	; (8002088 <main+0x13c>)
 8002008:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintTime */
  osThreadDef(myPrintTime, StartTimeTask, osPriorityNormal, 0, 128);
 800200a:	4b20      	ldr	r3, [pc, #128]	; (800208c <main+0x140>)
 800200c:	f107 041c 	add.w	r4, r7, #28
 8002010:	461d      	mov	r5, r3
 8002012:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002014:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002016:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800201a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintTimeHandle = osThreadCreate(osThread(myPrintTime), NULL);
 800201e:	f107 031c 	add.w	r3, r7, #28
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f005 fdfa 	bl	8007c1e <osThreadCreate>
 800202a:	4602      	mov	r2, r0
 800202c:	4b18      	ldr	r3, [pc, #96]	; (8002090 <main+0x144>)
 800202e:	601a      	str	r2, [r3, #0]

  /* definition and creation of myStatusTemp */
  osThreadDef(myStatusTemp, StartStatusTemp, osPriorityNormal, 0, 128);
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <main+0x148>)
 8002032:	463c      	mov	r4, r7
 8002034:	461d      	mov	r5, r3
 8002036:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002038:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800203a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800203e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myStatusTempHandle = osThreadCreate(osThread(myStatusTemp), NULL);
 8002042:	463b      	mov	r3, r7
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f005 fde9 	bl	8007c1e <osThreadCreate>
 800204c:	4602      	mov	r2, r0
 800204e:	4b12      	ldr	r3, [pc, #72]	; (8002098 <main+0x14c>)
 8002050:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  vTaskSuspend(myPrintTimeHandle);
 8002052:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <main+0x144>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f006 f958 	bl	800830c <vTaskSuspend>
  vTaskSuspend(checkDataSensorHandle);
 800205c:	4b08      	ldr	r3, [pc, #32]	; (8002080 <main+0x134>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f006 f953 	bl	800830c <vTaskSuspend>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002066:	f005 fdd3 	bl	8007c10 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800206a:	e7fe      	b.n	800206a <main+0x11e>
 800206c:	0800a558 	.word	0x0800a558
 8002070:	20004080 	.word	0x20004080
 8002074:	0800a584 	.word	0x0800a584
 8002078:	200041ec 	.word	0x200041ec
 800207c:	0800a5b0 	.word	0x0800a5b0
 8002080:	2000430c 	.word	0x2000430c
 8002084:	0800a5d8 	.word	0x0800a5d8
 8002088:	20004374 	.word	0x20004374
 800208c:	0800a600 	.word	0x0800a600
 8002090:	200043f4 	.word	0x200043f4
 8002094:	0800a62c 	.word	0x0800a62c
 8002098:	200043f0 	.word	0x200043f0

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b094      	sub	sp, #80	; 0x50
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 0320 	add.w	r3, r7, #32
 80020a6:	2230      	movs	r2, #48	; 0x30
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f007 fab5 	bl	800961a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	4b27      	ldr	r3, [pc, #156]	; (8002164 <SystemClock_Config+0xc8>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	4a26      	ldr	r2, [pc, #152]	; (8002164 <SystemClock_Config+0xc8>)
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ce:	6413      	str	r3, [r2, #64]	; 0x40
 80020d0:	4b24      	ldr	r3, [pc, #144]	; (8002164 <SystemClock_Config+0xc8>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020dc:	2300      	movs	r3, #0
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	4b21      	ldr	r3, [pc, #132]	; (8002168 <SystemClock_Config+0xcc>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a20      	ldr	r2, [pc, #128]	; (8002168 <SystemClock_Config+0xcc>)
 80020e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b1e      	ldr	r3, [pc, #120]	; (8002168 <SystemClock_Config+0xcc>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020f4:	607b      	str	r3, [r7, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020f8:	2301      	movs	r3, #1
 80020fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002102:	2302      	movs	r3, #2
 8002104:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002106:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800210a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800210c:	2308      	movs	r3, #8
 800210e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002110:	2364      	movs	r3, #100	; 0x64
 8002112:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002114:	2302      	movs	r3, #2
 8002116:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002118:	2304      	movs	r3, #4
 800211a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211c:	f107 0320 	add.w	r3, r7, #32
 8002120:	4618      	mov	r0, r3
 8002122:	f004 fd1f 	bl	8006b64 <HAL_RCC_OscConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800212c:	f000 fd8e 	bl	8002c4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002130:	230f      	movs	r3, #15
 8002132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002134:	2302      	movs	r3, #2
 8002136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	2101      	movs	r1, #1
 800214c:	4618      	mov	r0, r3
 800214e:	f004 ff79 	bl	8007044 <HAL_RCC_ClockConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002158:	f000 fd78 	bl	8002c4c <Error_Handler>
  }
}
 800215c:	bf00      	nop
 800215e:	3750      	adds	r7, #80	; 0x50
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40023800 	.word	0x40023800
 8002168:	40007000 	.word	0x40007000

0800216c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002170:	4b12      	ldr	r3, [pc, #72]	; (80021bc <MX_I2C1_Init+0x50>)
 8002172:	4a13      	ldr	r2, [pc, #76]	; (80021c0 <MX_I2C1_Init+0x54>)
 8002174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <MX_I2C1_Init+0x50>)
 8002178:	4a12      	ldr	r2, [pc, #72]	; (80021c4 <MX_I2C1_Init+0x58>)
 800217a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800217c:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <MX_I2C1_Init+0x50>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <MX_I2C1_Init+0x50>)
 8002184:	2200      	movs	r2, #0
 8002186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <MX_I2C1_Init+0x50>)
 800218a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800218e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <MX_I2C1_Init+0x50>)
 8002192:	2200      	movs	r2, #0
 8002194:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <MX_I2C1_Init+0x50>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800219c:	4b07      	ldr	r3, [pc, #28]	; (80021bc <MX_I2C1_Init+0x50>)
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a2:	4b06      	ldr	r3, [pc, #24]	; (80021bc <MX_I2C1_Init+0x50>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a8:	4804      	ldr	r0, [pc, #16]	; (80021bc <MX_I2C1_Init+0x50>)
 80021aa:	f001 fee5 	bl	8003f78 <HAL_I2C_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021b4:	f000 fd4a 	bl	8002c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20004140 	.word	0x20004140
 80021c0:	40005400 	.word	0x40005400
 80021c4:	000186a0 	.word	0x000186a0

080021c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80021cc:	4b12      	ldr	r3, [pc, #72]	; (8002218 <MX_I2C2_Init+0x50>)
 80021ce:	4a13      	ldr	r2, [pc, #76]	; (800221c <MX_I2C2_Init+0x54>)
 80021d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80021d2:	4b11      	ldr	r3, [pc, #68]	; (8002218 <MX_I2C2_Init+0x50>)
 80021d4:	4a12      	ldr	r2, [pc, #72]	; (8002220 <MX_I2C2_Init+0x58>)
 80021d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021d8:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <MX_I2C2_Init+0x50>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <MX_I2C2_Init+0x50>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <MX_I2C2_Init+0x50>)
 80021e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021ec:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <MX_I2C2_Init+0x50>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <MX_I2C2_Init+0x50>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021f8:	4b07      	ldr	r3, [pc, #28]	; (8002218 <MX_I2C2_Init+0x50>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <MX_I2C2_Init+0x50>)
 8002200:	2200      	movs	r2, #0
 8002202:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002204:	4804      	ldr	r0, [pc, #16]	; (8002218 <MX_I2C2_Init+0x50>)
 8002206:	f001 feb7 	bl	8003f78 <HAL_I2C_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002210:	f000 fd1c 	bl	8002c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20004194 	.word	0x20004194
 800221c:	40005800 	.word	0x40005800
 8002220:	000186a0 	.word	0x000186a0

08002224 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <MX_I2C3_Init+0x50>)
 800222a:	4a13      	ldr	r2, [pc, #76]	; (8002278 <MX_I2C3_Init+0x54>)
 800222c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_I2C3_Init+0x50>)
 8002230:	4a12      	ldr	r2, [pc, #72]	; (800227c <MX_I2C3_Init+0x58>)
 8002232:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <MX_I2C3_Init+0x50>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_I2C3_Init+0x50>)
 800223c:	2200      	movs	r2, #0
 800223e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_I2C3_Init+0x50>)
 8002242:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002246:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <MX_I2C3_Init+0x50>)
 800224a:	2200      	movs	r2, #0
 800224c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_I2C3_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <MX_I2C3_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_I2C3_Init+0x50>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002260:	4804      	ldr	r0, [pc, #16]	; (8002274 <MX_I2C3_Init+0x50>)
 8002262:	f001 fe89 	bl	8003f78 <HAL_I2C_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800226c:	f000 fcee 	bl	8002c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20004084 	.word	0x20004084
 8002278:	40005c00 	.word	0x40005c00
 800227c:	000186a0 	.word	0x000186a0

08002280 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 8002286:	4a12      	ldr	r2, [pc, #72]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 8002288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800228a:	4b10      	ldr	r3, [pc, #64]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 800228c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002292:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 800229a:	2200      	movs	r2, #0
 800229c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800229e:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 80022a6:	220c      	movs	r2, #12
 80022a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022aa:	4b08      	ldr	r3, [pc, #32]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022b6:	4805      	ldr	r0, [pc, #20]	; (80022cc <MX_USART2_UART_Init+0x4c>)
 80022b8:	f005 f8b6 	bl	8007428 <HAL_UART_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022c2:	f000 fcc3 	bl	8002c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200043b0 	.word	0x200043b0
 80022d0:	40004400 	.word	0x40004400

080022d4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	4b10      	ldr	r3, [pc, #64]	; (8002320 <MX_DMA_Init+0x4c>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	4a0f      	ldr	r2, [pc, #60]	; (8002320 <MX_DMA_Init+0x4c>)
 80022e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022e8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ea:	4b0d      	ldr	r3, [pc, #52]	; (8002320 <MX_DMA_Init+0x4c>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f2:	607b      	str	r3, [r7, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2105      	movs	r1, #5
 80022fa:	200b      	movs	r0, #11
 80022fc:	f001 f8a7 	bl	800344e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002300:	200b      	movs	r0, #11
 8002302:	f001 f8c0 	bl	8003486 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2105      	movs	r1, #5
 800230a:	200c      	movs	r0, #12
 800230c:	f001 f89f 	bl	800344e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002310:	200c      	movs	r0, #12
 8002312:	f001 f8b8 	bl	8003486 <HAL_NVIC_EnableIRQ>

}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800

08002324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	; 0x28
 8002328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232a:	f107 0314 	add.w	r3, r7, #20
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
 8002336:	60da      	str	r2, [r3, #12]
 8002338:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b33      	ldr	r3, [pc, #204]	; (800240c <MX_GPIO_Init+0xe8>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a32      	ldr	r2, [pc, #200]	; (800240c <MX_GPIO_Init+0xe8>)
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b30      	ldr	r3, [pc, #192]	; (800240c <MX_GPIO_Init+0xe8>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b2c      	ldr	r3, [pc, #176]	; (800240c <MX_GPIO_Init+0xe8>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	4a2b      	ldr	r2, [pc, #172]	; (800240c <MX_GPIO_Init+0xe8>)
 8002360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002364:	6313      	str	r3, [r2, #48]	; 0x30
 8002366:	4b29      	ldr	r3, [pc, #164]	; (800240c <MX_GPIO_Init+0xe8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	4b25      	ldr	r3, [pc, #148]	; (800240c <MX_GPIO_Init+0xe8>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	4a24      	ldr	r2, [pc, #144]	; (800240c <MX_GPIO_Init+0xe8>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6313      	str	r3, [r2, #48]	; 0x30
 8002382:	4b22      	ldr	r3, [pc, #136]	; (800240c <MX_GPIO_Init+0xe8>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	607b      	str	r3, [r7, #4]
 8002392:	4b1e      	ldr	r3, [pc, #120]	; (800240c <MX_GPIO_Init+0xe8>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	4a1d      	ldr	r2, [pc, #116]	; (800240c <MX_GPIO_Init+0xe8>)
 8002398:	f043 0302 	orr.w	r3, r3, #2
 800239c:	6313      	str	r3, [r2, #48]	; 0x30
 800239e:	4b1b      	ldr	r3, [pc, #108]	; (800240c <MX_GPIO_Init+0xe8>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	607b      	str	r3, [r7, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RGB_led1_Pin|RGB_led2_Pin|RGB_led3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2133      	movs	r1, #51	; 0x33
 80023ae:	4818      	ldr	r0, [pc, #96]	; (8002410 <MX_GPIO_Init+0xec>)
 80023b0:	f001 fdc8 	bl	8003f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023ba:	4b16      	ldr	r3, [pc, #88]	; (8002414 <MX_GPIO_Init+0xf0>)
 80023bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023c2:	f107 0314 	add.w	r3, r7, #20
 80023c6:	4619      	mov	r1, r3
 80023c8:	4813      	ldr	r0, [pc, #76]	; (8002418 <MX_GPIO_Init+0xf4>)
 80023ca:	f001 fc21 	bl	8003c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : SensorBtn_Pin */
  GPIO_InitStruct.Pin = SensorBtn_Pin;
 80023ce:	2301      	movs	r3, #1
 80023d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SensorBtn_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	480d      	ldr	r0, [pc, #52]	; (8002418 <MX_GPIO_Init+0xf4>)
 80023e2:	f001 fc15 	bl	8003c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RGB_led1_Pin RGB_led2_Pin RGB_led3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = RGB_led1_Pin|RGB_led2_Pin|RGB_led3_Pin|LD2_Pin;
 80023e6:	2333      	movs	r3, #51	; 0x33
 80023e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ea:	2301      	movs	r3, #1
 80023ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	4804      	ldr	r0, [pc, #16]	; (8002410 <MX_GPIO_Init+0xec>)
 80023fe:	f001 fc07 	bl	8003c10 <HAL_GPIO_Init>

}
 8002402:	bf00      	nop
 8002404:	3728      	adds	r7, #40	; 0x28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40023800 	.word	0x40023800
 8002410:	40020000 	.word	0x40020000
 8002414:	10210000 	.word	0x10210000
 8002418:	40020800 	.word	0x40020800

0800241c <initBME280>:

/* USER CODE BEGIN 4 */
void initBME280(I2C_HandleTypeDef *i2c) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	lcdInit(&hi2c1, (uint8_t)0x27, (uint8_t)4, (uint8_t)20);
 8002424:	2314      	movs	r3, #20
 8002426:	2204      	movs	r2, #4
 8002428:	2127      	movs	r1, #39	; 0x27
 800242a:	4828      	ldr	r0, [pc, #160]	; (80024cc <initBME280+0xb0>)
 800242c:	f7ff fb22 	bl	8001a74 <lcdInit>

	bmp280_init_default_params(&bmp280.params);
 8002430:	4827      	ldr	r0, [pc, #156]	; (80024d0 <initBME280+0xb4>)
 8002432:	f7fe fde9 	bl	8001008 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8002436:	4b27      	ldr	r3, [pc, #156]	; (80024d4 <initBME280+0xb8>)
 8002438:	2276      	movs	r2, #118	; 0x76
 800243a:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = i2c;
 800243c:	4a25      	ldr	r2, [pc, #148]	; (80024d4 <initBME280+0xb8>)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6293      	str	r3, [r2, #40]	; 0x28

    while (!bmp280_init(&bmp280, &bmp280.params))
 8002442:	e00f      	b.n	8002464 <initBME280+0x48>
    {
    	lcdSetCursorPosition(0, 0);
 8002444:	2100      	movs	r1, #0
 8002446:	2000      	movs	r0, #0
 8002448:	f7ff fcc0 	bl	8001dcc <lcdSetCursorPosition>
    	lcdPrintStr((uint8_t*)"BMP280 - failed", 15);
 800244c:	210f      	movs	r1, #15
 800244e:	4822      	ldr	r0, [pc, #136]	; (80024d8 <initBME280+0xbc>)
 8002450:	f7ff fce8 	bl	8001e24 <lcdPrintStr>
    	HAL_Delay(1000);
 8002454:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002458:	f000 fefc 	bl	8003254 <HAL_Delay>
    	lcdDisplayClear();
 800245c:	2101      	movs	r1, #1
 800245e:	2002      	movs	r0, #2
 8002460:	f7ff fbba 	bl	8001bd8 <lcdCommand>
    while (!bmp280_init(&bmp280, &bmp280.params))
 8002464:	491a      	ldr	r1, [pc, #104]	; (80024d0 <initBME280+0xb4>)
 8002466:	481b      	ldr	r0, [pc, #108]	; (80024d4 <initBME280+0xb8>)
 8002468:	f7fe ff49 	bl	80012fe <bmp280_init>
 800246c:	4603      	mov	r3, r0
 800246e:	f083 0301 	eor.w	r3, r3, #1
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1e5      	bne.n	8002444 <initBME280+0x28>
	}

    bool bme280p = bmp280.id == BME280_CHIP_ID;
 8002478:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <initBME280+0xb8>)
 800247a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800247e:	2b60      	cmp	r3, #96	; 0x60
 8002480:	bf0c      	ite	eq
 8002482:	2301      	moveq	r3, #1
 8002484:	2300      	movne	r3, #0
 8002486:	73fb      	strb	r3, [r7, #15]

	lcdSetCursorPosition(0, 1);
 8002488:	2101      	movs	r1, #1
 800248a:	2000      	movs	r0, #0
 800248c:	f7ff fc9e 	bl	8001dcc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"Our sensor is ", 14);
 8002490:	210e      	movs	r1, #14
 8002492:	4812      	ldr	r0, [pc, #72]	; (80024dc <initBME280+0xc0>)
 8002494:	f7ff fcc6 	bl	8001e24 <lcdPrintStr>

	lcdSetCursorPosition(14, 1);
 8002498:	2101      	movs	r1, #1
 800249a:	200e      	movs	r0, #14
 800249c:	f7ff fc96 	bl	8001dcc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*) bme280p ? bmeStr : bmpStr, 6);
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <initBME280+0x8e>
 80024a6:	4b0e      	ldr	r3, [pc, #56]	; (80024e0 <initBME280+0xc4>)
 80024a8:	e000      	b.n	80024ac <initBME280+0x90>
 80024aa:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <initBME280+0xc8>)
 80024ac:	2106      	movs	r1, #6
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fcb8 	bl	8001e24 <lcdPrintStr>

    HAL_Delay(2000);
 80024b4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80024b8:	f000 fecc 	bl	8003254 <HAL_Delay>
    lcdDisplayClear();
 80024bc:	2101      	movs	r1, #1
 80024be:	2002      	movs	r0, #2
 80024c0:	f7ff fb8a 	bl	8001bd8 <lcdCommand>
}
 80024c4:	bf00      	nop
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20004140 	.word	0x20004140
 80024d0:	200043a8 	.word	0x200043a8
 80024d4:	2000437c 	.word	0x2000437c
 80024d8:	0800a648 	.word	0x0800a648
 80024dc:	0800a658 	.word	0x0800a658
 80024e0:	20000000 	.word	0x20000000
 80024e4:	20000008 	.word	0x20000008

080024e8 <checkBME280>:

void checkBME280(void) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
	while(!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity))
 80024ec:	e017      	b.n	800251e <checkBME280+0x36>
	{
		lcdSetCursorPosition(0, 1);
 80024ee:	2101      	movs	r1, #1
 80024f0:	2000      	movs	r0, #0
 80024f2:	f7ff fc6b 	bl	8001dcc <lcdSetCursorPosition>
		lcdPrintStr((uint8_t*) "Read data - failed!", 18);
 80024f6:	2112      	movs	r1, #18
 80024f8:	482d      	ldr	r0, [pc, #180]	; (80025b0 <checkBME280+0xc8>)
 80024fa:	f7ff fc93 	bl	8001e24 <lcdPrintStr>
		lcdSetCursorPosition(0, 2);
 80024fe:	2102      	movs	r1, #2
 8002500:	2000      	movs	r0, #0
 8002502:	f7ff fc63 	bl	8001dcc <lcdSetCursorPosition>
		lcdPrintStr((uint8_t*) "Check connection!", 17);
 8002506:	2111      	movs	r1, #17
 8002508:	482a      	ldr	r0, [pc, #168]	; (80025b4 <checkBME280+0xcc>)
 800250a:	f7ff fc8b 	bl	8001e24 <lcdPrintStr>
		HAL_Delay(1000);
 800250e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002512:	f000 fe9f 	bl	8003254 <HAL_Delay>
		lcdDisplayClear();
 8002516:	2101      	movs	r1, #1
 8002518:	2002      	movs	r0, #2
 800251a:	f7ff fb5d 	bl	8001bd8 <lcdCommand>
	while(!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity))
 800251e:	4b26      	ldr	r3, [pc, #152]	; (80025b8 <checkBME280+0xd0>)
 8002520:	4a26      	ldr	r2, [pc, #152]	; (80025bc <checkBME280+0xd4>)
 8002522:	4927      	ldr	r1, [pc, #156]	; (80025c0 <checkBME280+0xd8>)
 8002524:	4827      	ldr	r0, [pc, #156]	; (80025c4 <checkBME280+0xdc>)
 8002526:	f7ff fa3f 	bl	80019a8 <bmp280_read_float>
 800252a:	4603      	mov	r3, r0
 800252c:	f083 0301 	eor.w	r3, r3, #1
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1db      	bne.n	80024ee <checkBME280+0x6>
	}

	fPartTemp = (int) temperature;
 8002536:	4b22      	ldr	r3, [pc, #136]	; (80025c0 <checkBME280+0xd8>)
 8002538:	edd3 7a00 	vldr	s15, [r3]
 800253c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002540:	ee17 2a90 	vmov	r2, s15
 8002544:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <checkBME280+0xe0>)
 8002546:	601a      	str	r2, [r3, #0]
	sPartTemp = (temperature - fPartTemp) * 1000;
 8002548:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <checkBME280+0xd8>)
 800254a:	ed93 7a00 	vldr	s14, [r3]
 800254e:	4b1e      	ldr	r3, [pc, #120]	; (80025c8 <checkBME280+0xe0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800255a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800255e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80025cc <checkBME280+0xe4>
 8002562:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800256a:	ee17 2a90 	vmov	r2, s15
 800256e:	4b18      	ldr	r3, [pc, #96]	; (80025d0 <checkBME280+0xe8>)
 8002570:	601a      	str	r2, [r3, #0]

	MMPressure = pressure / 133;
 8002572:	4b12      	ldr	r3, [pc, #72]	; (80025bc <checkBME280+0xd4>)
 8002574:	ed93 7a00 	vldr	s14, [r3]
 8002578:	eddf 6a16 	vldr	s13, [pc, #88]	; 80025d4 <checkBME280+0xec>
 800257c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002580:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <checkBME280+0xf0>)
 8002582:	edc3 7a00 	vstr	s15, [r3]
	fPartPressure = (int) MMPressure;
 8002586:	4b14      	ldr	r3, [pc, #80]	; (80025d8 <checkBME280+0xf0>)
 8002588:	edd3 7a00 	vldr	s15, [r3]
 800258c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002590:	ee17 2a90 	vmov	r2, s15
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <checkBME280+0xf4>)
 8002596:	601a      	str	r2, [r3, #0]

	fHumidity = (int) humidity;
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <checkBME280+0xd0>)
 800259a:	edd3 7a00 	vldr	s15, [r3]
 800259e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025a2:	ee17 2a90 	vmov	r2, s15
 80025a6:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <checkBME280+0xf8>)
 80025a8:	601a      	str	r2, [r3, #0]
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	0800a668 	.word	0x0800a668
 80025b4:	0800a67c 	.word	0x0800a67c
 80025b8:	200041f4 	.word	0x200041f4
 80025bc:	200041f0 	.word	0x200041f0
 80025c0:	200041e8 	.word	0x200041e8
 80025c4:	2000437c 	.word	0x2000437c
 80025c8:	200040d8 	.word	0x200040d8
 80025cc:	447a0000 	.word	0x447a0000
 80025d0:	200043f8 	.word	0x200043f8
 80025d4:	43050000 	.word	0x43050000
 80025d8:	200041f8 	.word	0x200041f8
 80025dc:	20004378 	.word	0x20004378
 80025e0:	200040dc 	.word	0x200040dc

080025e4 <convertData>:

void convertData(void) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
	itoa(fPartTemp, TempFirstPart, 10);
 80025e8:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <convertData+0x40>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	220a      	movs	r2, #10
 80025ee:	490e      	ldr	r1, [pc, #56]	; (8002628 <convertData+0x44>)
 80025f0:	4618      	mov	r0, r3
 80025f2:	f007 f805 	bl	8009600 <itoa>
	itoa(sPartTemp, TempSecondPart, 10);
 80025f6:	4b0d      	ldr	r3, [pc, #52]	; (800262c <convertData+0x48>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	220a      	movs	r2, #10
 80025fc:	490c      	ldr	r1, [pc, #48]	; (8002630 <convertData+0x4c>)
 80025fe:	4618      	mov	r0, r3
 8002600:	f006 fffe 	bl	8009600 <itoa>
	itoa(fPartPressure, PressureStr, 10);
 8002604:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <convertData+0x50>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	220a      	movs	r2, #10
 800260a:	490b      	ldr	r1, [pc, #44]	; (8002638 <convertData+0x54>)
 800260c:	4618      	mov	r0, r3
 800260e:	f006 fff7 	bl	8009600 <itoa>
	itoa(fHumidity, HumidityStr, 10);
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <convertData+0x58>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	220a      	movs	r2, #10
 8002618:	4909      	ldr	r1, [pc, #36]	; (8002640 <convertData+0x5c>)
 800261a:	4618      	mov	r0, r3
 800261c:	f006 fff0 	bl	8009600 <itoa>
}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	200040d8 	.word	0x200040d8
 8002628:	20000310 	.word	0x20000310
 800262c:	200043f8 	.word	0x200043f8
 8002630:	20000314 	.word	0x20000314
 8002634:	20004378 	.word	0x20004378
 8002638:	20000318 	.word	0x20000318
 800263c:	200040dc 	.word	0x200040dc
 8002640:	2000031c 	.word	0x2000031c

08002644 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  for(;;)
  {
	  checkBME280();
 800264c:	f7ff ff4c 	bl	80024e8 <checkBME280>
	  vTaskDelay(1000);
 8002650:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002654:	f005 fe26 	bl	80082a4 <vTaskDelay>
	  checkBME280();
 8002658:	e7f8      	b.n	800264c <StartDefaultTask+0x8>
	...

0800265c <StartLcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLcdTask */
void StartLcdTask(void const * argument)
{
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLcdTask */
  lcdInit(&hi2c1, (uint8_t)0x27, (uint8_t)4, (uint8_t)20);
 8002664:	2314      	movs	r3, #20
 8002666:	2204      	movs	r2, #4
 8002668:	2127      	movs	r1, #39	; 0x27
 800266a:	4876      	ldr	r0, [pc, #472]	; (8002844 <StartLcdTask+0x1e8>)
 800266c:	f7ff fa02 	bl	8001a74 <lcdInit>

  initBME280(&hi2c2);
 8002670:	4875      	ldr	r0, [pc, #468]	; (8002848 <StartLcdTask+0x1ec>)
 8002672:	f7ff fed3 	bl	800241c <initBME280>

  for(;;)
  {
	  getTime(&hi2c3);
 8002676:	4875      	ldr	r0, [pc, #468]	; (800284c <StartLcdTask+0x1f0>)
 8002678:	f7fe fc76 	bl	8000f68 <getTime>
	  convertData();
 800267c:	f7ff ffb2 	bl	80025e4 <convertData>

	  lcdDisplayClear();
 8002680:	2101      	movs	r1, #1
 8002682:	2002      	movs	r0, #2
 8002684:	f7ff faa8 	bl	8001bd8 <lcdCommand>

	  lcdSetCursorPosition(0, 0);
 8002688:	2100      	movs	r1, #0
 800268a:	2000      	movs	r0, #0
 800268c:	f7ff fb9e 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Hello, dear user!" , 17);
 8002690:	2111      	movs	r1, #17
 8002692:	486f      	ldr	r0, [pc, #444]	; (8002850 <StartLcdTask+0x1f4>)
 8002694:	f7ff fbc6 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 1);
 8002698:	2101      	movs	r1, #1
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff fb96 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Today's ", 8);
 80026a0:	2108      	movs	r1, #8
 80026a2:	486c      	ldr	r0, [pc, #432]	; (8002854 <StartLcdTask+0x1f8>)
 80026a4:	f7ff fbbe 	bl	8001e24 <lcdPrintStr>

	  sprintf(buffer, "%02d", time.dayofmonth);
 80026a8:	4b6b      	ldr	r3, [pc, #428]	; (8002858 <StartLcdTask+0x1fc>)
 80026aa:	791b      	ldrb	r3, [r3, #4]
 80026ac:	461a      	mov	r2, r3
 80026ae:	496b      	ldr	r1, [pc, #428]	; (800285c <StartLcdTask+0x200>)
 80026b0:	486b      	ldr	r0, [pc, #428]	; (8002860 <StartLcdTask+0x204>)
 80026b2:	f006 ffbb 	bl	800962c <siprintf>
	  lcdSetCursorPosition(8, 1);
 80026b6:	2101      	movs	r1, #1
 80026b8:	2008      	movs	r0, #8
 80026ba:	f7ff fb87 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)buffer, floor(log10(abs(time.dayofmonth)))+1);
 80026be:	4b66      	ldr	r3, [pc, #408]	; (8002858 <StartLcdTask+0x1fc>)
 80026c0:	791b      	ldrb	r3, [r3, #4]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fd ff2e 	bl	8000524 <__aeabi_i2d>
 80026c8:	4603      	mov	r3, r0
 80026ca:	460c      	mov	r4, r1
 80026cc:	ec44 3b10 	vmov	d0, r3, r4
 80026d0:	f007 fc6a 	bl	8009fa8 <log10>
 80026d4:	eeb0 7a40 	vmov.f32	s14, s0
 80026d8:	eef0 7a60 	vmov.f32	s15, s1
 80026dc:	eeb0 0a47 	vmov.f32	s0, s14
 80026e0:	eef0 0a67 	vmov.f32	s1, s15
 80026e4:	f007 fbdc 	bl	8009ea0 <floor>
 80026e8:	ec51 0b10 	vmov	r0, r1, d0
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	4b5c      	ldr	r3, [pc, #368]	; (8002864 <StartLcdTask+0x208>)
 80026f2:	f7fd fdcb 	bl	800028c <__adddf3>
 80026f6:	4603      	mov	r3, r0
 80026f8:	460c      	mov	r4, r1
 80026fa:	4618      	mov	r0, r3
 80026fc:	4621      	mov	r1, r4
 80026fe:	f7fe fa2b 	bl	8000b58 <__aeabi_d2uiz>
 8002702:	4603      	mov	r3, r0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	4619      	mov	r1, r3
 8002708:	4855      	ldr	r0, [pc, #340]	; (8002860 <StartLcdTask+0x204>)
 800270a:	f7ff fb8b 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(11, 1);
 800270e:	2101      	movs	r1, #1
 8002710:	200b      	movs	r0, #11
 8002712:	f7ff fb5b 	bl	8001dcc <lcdSetCursorPosition>
	  switch(time.month) {
 8002716:	4b50      	ldr	r3, [pc, #320]	; (8002858 <StartLcdTask+0x1fc>)
 8002718:	795b      	ldrb	r3, [r3, #5]
 800271a:	3b01      	subs	r3, #1
 800271c:	2b0b      	cmp	r3, #11
 800271e:	d857      	bhi.n	80027d0 <StartLcdTask+0x174>
 8002720:	a201      	add	r2, pc, #4	; (adr r2, 8002728 <StartLcdTask+0xcc>)
 8002722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002726:	bf00      	nop
 8002728:	08002759 	.word	0x08002759
 800272c:	08002763 	.word	0x08002763
 8002730:	0800276d 	.word	0x0800276d
 8002734:	08002777 	.word	0x08002777
 8002738:	08002781 	.word	0x08002781
 800273c:	0800278b 	.word	0x0800278b
 8002740:	08002795 	.word	0x08002795
 8002744:	0800279f 	.word	0x0800279f
 8002748:	080027a9 	.word	0x080027a9
 800274c:	080027b3 	.word	0x080027b3
 8002750:	080027bd 	.word	0x080027bd
 8002754:	080027c7 	.word	0x080027c7
	  case 1:
		  lcdPrintStr((uint8_t*) "January", 7);
 8002758:	2107      	movs	r1, #7
 800275a:	4843      	ldr	r0, [pc, #268]	; (8002868 <StartLcdTask+0x20c>)
 800275c:	f7ff fb62 	bl	8001e24 <lcdPrintStr>
		  break;
 8002760:	e036      	b.n	80027d0 <StartLcdTask+0x174>
	  case 2:
		  lcdPrintStr((uint8_t*) "February", 8);
 8002762:	2108      	movs	r1, #8
 8002764:	4841      	ldr	r0, [pc, #260]	; (800286c <StartLcdTask+0x210>)
 8002766:	f7ff fb5d 	bl	8001e24 <lcdPrintStr>
		  break;
 800276a:	e031      	b.n	80027d0 <StartLcdTask+0x174>
	  case 3:
		  lcdPrintStr((uint8_t*) "March", 5);
 800276c:	2105      	movs	r1, #5
 800276e:	4840      	ldr	r0, [pc, #256]	; (8002870 <StartLcdTask+0x214>)
 8002770:	f7ff fb58 	bl	8001e24 <lcdPrintStr>
		  break;
 8002774:	e02c      	b.n	80027d0 <StartLcdTask+0x174>
	  case 4:
		  lcdPrintStr((uint8_t*) "April", 5);
 8002776:	2105      	movs	r1, #5
 8002778:	483e      	ldr	r0, [pc, #248]	; (8002874 <StartLcdTask+0x218>)
 800277a:	f7ff fb53 	bl	8001e24 <lcdPrintStr>
		  break;
 800277e:	e027      	b.n	80027d0 <StartLcdTask+0x174>
	  case 5:
		  lcdPrintStr((uint8_t*) "May", 3);
 8002780:	2103      	movs	r1, #3
 8002782:	483d      	ldr	r0, [pc, #244]	; (8002878 <StartLcdTask+0x21c>)
 8002784:	f7ff fb4e 	bl	8001e24 <lcdPrintStr>
		  break;
 8002788:	e022      	b.n	80027d0 <StartLcdTask+0x174>
	  case 6:
		  lcdPrintStr((uint8_t*) "June", 4);
 800278a:	2104      	movs	r1, #4
 800278c:	483b      	ldr	r0, [pc, #236]	; (800287c <StartLcdTask+0x220>)
 800278e:	f7ff fb49 	bl	8001e24 <lcdPrintStr>
		  break;
 8002792:	e01d      	b.n	80027d0 <StartLcdTask+0x174>
	  case 7:
		  lcdPrintStr((uint8_t*) "July", 4);
 8002794:	2104      	movs	r1, #4
 8002796:	483a      	ldr	r0, [pc, #232]	; (8002880 <StartLcdTask+0x224>)
 8002798:	f7ff fb44 	bl	8001e24 <lcdPrintStr>
		  break;
 800279c:	e018      	b.n	80027d0 <StartLcdTask+0x174>
	  case 8:
		  lcdPrintStr((uint8_t*) "August", 6);
 800279e:	2106      	movs	r1, #6
 80027a0:	4838      	ldr	r0, [pc, #224]	; (8002884 <StartLcdTask+0x228>)
 80027a2:	f7ff fb3f 	bl	8001e24 <lcdPrintStr>
		  break;
 80027a6:	e013      	b.n	80027d0 <StartLcdTask+0x174>
	  case 9:
		  lcdPrintStr((uint8_t*) "September", 9);
 80027a8:	2109      	movs	r1, #9
 80027aa:	4837      	ldr	r0, [pc, #220]	; (8002888 <StartLcdTask+0x22c>)
 80027ac:	f7ff fb3a 	bl	8001e24 <lcdPrintStr>
		  break;
 80027b0:	e00e      	b.n	80027d0 <StartLcdTask+0x174>
	  case 10:
		  lcdPrintStr((uint8_t*) "October", 7);
 80027b2:	2107      	movs	r1, #7
 80027b4:	4835      	ldr	r0, [pc, #212]	; (800288c <StartLcdTask+0x230>)
 80027b6:	f7ff fb35 	bl	8001e24 <lcdPrintStr>
		  break;
 80027ba:	e009      	b.n	80027d0 <StartLcdTask+0x174>
	  case 11:
		  lcdPrintStr((uint8_t*) "November", 8);
 80027bc:	2108      	movs	r1, #8
 80027be:	4834      	ldr	r0, [pc, #208]	; (8002890 <StartLcdTask+0x234>)
 80027c0:	f7ff fb30 	bl	8001e24 <lcdPrintStr>
		  break;
 80027c4:	e004      	b.n	80027d0 <StartLcdTask+0x174>
	  case 12:
		  lcdPrintStr((uint8_t*) "December", 8);
 80027c6:	2108      	movs	r1, #8
 80027c8:	4832      	ldr	r0, [pc, #200]	; (8002894 <StartLcdTask+0x238>)
 80027ca:	f7ff fb2b 	bl	8001e24 <lcdPrintStr>
		  break;
 80027ce:	bf00      	nop
	  }

	  lcdSetCursorPosition(0, 2);
 80027d0:	2102      	movs	r1, #2
 80027d2:	2000      	movs	r0, #0
 80027d4:	f7ff fafa 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Temperature: ", 13);
 80027d8:	210d      	movs	r1, #13
 80027da:	482f      	ldr	r0, [pc, #188]	; (8002898 <StartLcdTask+0x23c>)
 80027dc:	f7ff fb22 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(13, 2);
 80027e0:	2102      	movs	r1, #2
 80027e2:	200d      	movs	r0, #13
 80027e4:	f7ff faf2 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) TempFirstPart, 2);
 80027e8:	2102      	movs	r1, #2
 80027ea:	482c      	ldr	r0, [pc, #176]	; (800289c <StartLcdTask+0x240>)
 80027ec:	f7ff fb1a 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(16, 2);
 80027f0:	2102      	movs	r1, #2
 80027f2:	2010      	movs	r0, #16
 80027f4:	f7ff faea 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "C", 1);
 80027f8:	2101      	movs	r1, #1
 80027fa:	4829      	ldr	r0, [pc, #164]	; (80028a0 <StartLcdTask+0x244>)
 80027fc:	f7ff fb12 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 3);
 8002800:	2103      	movs	r1, #3
 8002802:	2000      	movs	r0, #0
 8002804:	f7ff fae2 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Time: ", 6);
 8002808:	2106      	movs	r1, #6
 800280a:	4826      	ldr	r0, [pc, #152]	; (80028a4 <StartLcdTask+0x248>)
 800280c:	f7ff fb0a 	bl	8001e24 <lcdPrintStr>

	  sprintf(buffer, "%02d:%02d", time.hour, time.minutes);
 8002810:	4b11      	ldr	r3, [pc, #68]	; (8002858 <StartLcdTask+0x1fc>)
 8002812:	789b      	ldrb	r3, [r3, #2]
 8002814:	461a      	mov	r2, r3
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <StartLcdTask+0x1fc>)
 8002818:	785b      	ldrb	r3, [r3, #1]
 800281a:	4923      	ldr	r1, [pc, #140]	; (80028a8 <StartLcdTask+0x24c>)
 800281c:	4810      	ldr	r0, [pc, #64]	; (8002860 <StartLcdTask+0x204>)
 800281e:	f006 ff05 	bl	800962c <siprintf>
	  lcdSetCursorPosition(6, 3);
 8002822:	2103      	movs	r1, #3
 8002824:	2006      	movs	r0, #6
 8002826:	f7ff fad1 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)buffer, 5);
 800282a:	2105      	movs	r1, #5
 800282c:	480c      	ldr	r0, [pc, #48]	; (8002860 <StartLcdTask+0x204>)
 800282e:	f7ff faf9 	bl	8001e24 <lcdPrintStr>

	  HAL_Delay(2000);
 8002832:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002836:	f000 fd0d 	bl	8003254 <HAL_Delay>

	  vTaskDelay(100);
 800283a:	2064      	movs	r0, #100	; 0x64
 800283c:	f005 fd32 	bl	80082a4 <vTaskDelay>
	  getTime(&hi2c3);
 8002840:	e719      	b.n	8002676 <StartLcdTask+0x1a>
 8002842:	bf00      	nop
 8002844:	20004140 	.word	0x20004140
 8002848:	20004194 	.word	0x20004194
 800284c:	20004084 	.word	0x20004084
 8002850:	0800a690 	.word	0x0800a690
 8002854:	0800a6a4 	.word	0x0800a6a4
 8002858:	20004078 	.word	0x20004078
 800285c:	0800a6b0 	.word	0x0800a6b0
 8002860:	200042fc 	.word	0x200042fc
 8002864:	3ff00000 	.word	0x3ff00000
 8002868:	0800a6b8 	.word	0x0800a6b8
 800286c:	0800a6c0 	.word	0x0800a6c0
 8002870:	0800a6cc 	.word	0x0800a6cc
 8002874:	0800a6d4 	.word	0x0800a6d4
 8002878:	0800a6dc 	.word	0x0800a6dc
 800287c:	0800a6e0 	.word	0x0800a6e0
 8002880:	0800a6e8 	.word	0x0800a6e8
 8002884:	0800a6f0 	.word	0x0800a6f0
 8002888:	0800a6f8 	.word	0x0800a6f8
 800288c:	0800a704 	.word	0x0800a704
 8002890:	0800a70c 	.word	0x0800a70c
 8002894:	0800a718 	.word	0x0800a718
 8002898:	0800a724 	.word	0x0800a724
 800289c:	20000310 	.word	0x20000310
 80028a0:	0800a734 	.word	0x0800a734
 80028a4:	0800a738 	.word	0x0800a738
 80028a8:	0800a740 	.word	0x0800a740

080028ac <StartDataSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDataSensor */
void StartDataSensor(void const * argument)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDataSensor */
  lcdInit(&hi2c1, (uint8_t)0x27, (uint8_t)4, (uint8_t)20);
 80028b4:	2314      	movs	r3, #20
 80028b6:	2204      	movs	r2, #4
 80028b8:	2127      	movs	r1, #39	; 0x27
 80028ba:	4837      	ldr	r0, [pc, #220]	; (8002998 <StartDataSensor+0xec>)
 80028bc:	f7ff f8da 	bl	8001a74 <lcdInit>

  for(;;) {

	  lcdDisplayClear();
 80028c0:	2101      	movs	r1, #1
 80028c2:	2002      	movs	r0, #2
 80028c4:	f7ff f988 	bl	8001bd8 <lcdCommand>

	  convertData();
 80028c8:	f7ff fe8c 	bl	80025e4 <convertData>

	  lcdSetCursorPosition(0, 0);
 80028cc:	2100      	movs	r1, #0
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fa7c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)"Sensor data:", 12);
 80028d4:	210c      	movs	r1, #12
 80028d6:	4831      	ldr	r0, [pc, #196]	; (800299c <StartDataSensor+0xf0>)
 80028d8:	f7ff faa4 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 1);
 80028dc:	2101      	movs	r1, #1
 80028de:	2000      	movs	r0, #0
 80028e0:	f7ff fa74 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Humidity = ", 11);
 80028e4:	210b      	movs	r1, #11
 80028e6:	482e      	ldr	r0, [pc, #184]	; (80029a0 <StartDataSensor+0xf4>)
 80028e8:	f7ff fa9c 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(11, 1);
 80028ec:	2101      	movs	r1, #1
 80028ee:	200b      	movs	r0, #11
 80028f0:	f7ff fa6c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) HumidityStr, 2);
 80028f4:	2102      	movs	r1, #2
 80028f6:	482b      	ldr	r0, [pc, #172]	; (80029a4 <StartDataSensor+0xf8>)
 80028f8:	f7ff fa94 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(14, 1);
 80028fc:	2101      	movs	r1, #1
 80028fe:	200e      	movs	r0, #14
 8002900:	f7ff fa64 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "%", 1);
 8002904:	2101      	movs	r1, #1
 8002906:	4828      	ldr	r0, [pc, #160]	; (80029a8 <StartDataSensor+0xfc>)
 8002908:	f7ff fa8c 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 2);
 800290c:	2102      	movs	r1, #2
 800290e:	2000      	movs	r0, #0
 8002910:	f7ff fa5c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "Pressure = ", 11);
 8002914:	210b      	movs	r1, #11
 8002916:	4825      	ldr	r0, [pc, #148]	; (80029ac <StartDataSensor+0x100>)
 8002918:	f7ff fa84 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(11, 2);
 800291c:	2102      	movs	r1, #2
 800291e:	200b      	movs	r0, #11
 8002920:	f7ff fa54 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) PressureStr, 3);
 8002924:	2103      	movs	r1, #3
 8002926:	4822      	ldr	r0, [pc, #136]	; (80029b0 <StartDataSensor+0x104>)
 8002928:	f7ff fa7c 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(15, 2);
 800292c:	2102      	movs	r1, #2
 800292e:	200f      	movs	r0, #15
 8002930:	f7ff fa4c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*) "mmHg", 4);
 8002934:	2104      	movs	r1, #4
 8002936:	481f      	ldr	r0, [pc, #124]	; (80029b4 <StartDataSensor+0x108>)
 8002938:	f7ff fa74 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 3);
 800293c:	2103      	movs	r1, #3
 800293e:	2000      	movs	r0, #0
 8002940:	f7ff fa44 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)"Temp = ", 7);
 8002944:	2107      	movs	r1, #7
 8002946:	481c      	ldr	r0, [pc, #112]	; (80029b8 <StartDataSensor+0x10c>)
 8002948:	f7ff fa6c 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(7, 3);
 800294c:	2103      	movs	r1, #3
 800294e:	2007      	movs	r0, #7
 8002950:	f7ff fa3c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)TempFirstPart, 2);
 8002954:	2102      	movs	r1, #2
 8002956:	4819      	ldr	r0, [pc, #100]	; (80029bc <StartDataSensor+0x110>)
 8002958:	f7ff fa64 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(9, 3);
 800295c:	2103      	movs	r1, #3
 800295e:	2009      	movs	r0, #9
 8002960:	f7ff fa34 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)".", 1);
 8002964:	2101      	movs	r1, #1
 8002966:	4816      	ldr	r0, [pc, #88]	; (80029c0 <StartDataSensor+0x114>)
 8002968:	f7ff fa5c 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(10, 3);
 800296c:	2103      	movs	r1, #3
 800296e:	200a      	movs	r0, #10
 8002970:	f7ff fa2c 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)TempSecondPart, 2);
 8002974:	2102      	movs	r1, #2
 8002976:	4813      	ldr	r0, [pc, #76]	; (80029c4 <StartDataSensor+0x118>)
 8002978:	f7ff fa54 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(13, 3);
 800297c:	2103      	movs	r1, #3
 800297e:	200d      	movs	r0, #13
 8002980:	f7ff fa24 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)"Celsius", 7);
 8002984:	2107      	movs	r1, #7
 8002986:	4810      	ldr	r0, [pc, #64]	; (80029c8 <StartDataSensor+0x11c>)
 8002988:	f7ff fa4c 	bl	8001e24 <lcdPrintStr>

	  osDelay(1000);
 800298c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002990:	f005 f991 	bl	8007cb6 <osDelay>
	  lcdDisplayClear();
 8002994:	e794      	b.n	80028c0 <StartDataSensor+0x14>
 8002996:	bf00      	nop
 8002998:	20004140 	.word	0x20004140
 800299c:	0800a74c 	.word	0x0800a74c
 80029a0:	0800a75c 	.word	0x0800a75c
 80029a4:	2000031c 	.word	0x2000031c
 80029a8:	0800a768 	.word	0x0800a768
 80029ac:	0800a76c 	.word	0x0800a76c
 80029b0:	20000318 	.word	0x20000318
 80029b4:	0800a778 	.word	0x0800a778
 80029b8:	0800a780 	.word	0x0800a780
 80029bc:	20000310 	.word	0x20000310
 80029c0:	0800a788 	.word	0x0800a788
 80029c4:	20000314 	.word	0x20000314
 80029c8:	0800a78c 	.word	0x0800a78c

080029cc <StartBtnTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBtnTask */
void StartBtnTask(void const * argument)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBtnTask */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(SensorBtn_GPIO_Port, SensorBtn_Pin) == GPIO_PIN_SET)
 80029d4:	2101      	movs	r1, #1
 80029d6:	4835      	ldr	r0, [pc, #212]	; (8002aac <StartBtnTask+0xe0>)
 80029d8:	f001 fa9c 	bl	8003f14 <HAL_GPIO_ReadPin>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d15f      	bne.n	8002aa2 <StartBtnTask+0xd6>
	  {
		  osDelay(100);
 80029e2:	2064      	movs	r0, #100	; 0x64
 80029e4:	f005 f967 	bl	8007cb6 <osDelay>

		  if(numTask == 3)
 80029e8:	4b31      	ldr	r3, [pc, #196]	; (8002ab0 <StartBtnTask+0xe4>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d102      	bne.n	80029f6 <StartBtnTask+0x2a>
		  {
			  numTask = 0;
 80029f0:	4b2f      	ldr	r3, [pc, #188]	; (8002ab0 <StartBtnTask+0xe4>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
		  }


		  if(numTask == 0)
 80029f6:	4b2e      	ldr	r3, [pc, #184]	; (8002ab0 <StartBtnTask+0xe4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d118      	bne.n	8002a30 <StartBtnTask+0x64>
		  {
			osThreadSuspend(printLcdTaskHandle);
 80029fe:	4b2d      	ldr	r3, [pc, #180]	; (8002ab4 <StartBtnTask+0xe8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f005 f96b 	bl	8007cde <osThreadSuspend>
			osThreadSuspend(myPrintTimeHandle);
 8002a08:	4b2b      	ldr	r3, [pc, #172]	; (8002ab8 <StartBtnTask+0xec>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f005 f966 	bl	8007cde <osThreadSuspend>
			lcdDisplayClear();
 8002a12:	2101      	movs	r1, #1
 8002a14:	2002      	movs	r0, #2
 8002a16:	f7ff f8df 	bl	8001bd8 <lcdCommand>
			osThreadResume(checkDataSensorHandle);
 8002a1a:	4b28      	ldr	r3, [pc, #160]	; (8002abc <StartBtnTask+0xf0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f005 f96a 	bl	8007cf8 <osThreadResume>
			numTask++;
 8002a24:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	e038      	b.n	8002aa2 <StartBtnTask+0xd6>
		  }
		  else if(numTask == 1)
 8002a30:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d118      	bne.n	8002a6a <StartBtnTask+0x9e>
		  {
			osThreadSuspend(checkDataSensorHandle);
 8002a38:	4b20      	ldr	r3, [pc, #128]	; (8002abc <StartBtnTask+0xf0>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f005 f94e 	bl	8007cde <osThreadSuspend>
			osThreadSuspend(printLcdTaskHandle);
 8002a42:	4b1c      	ldr	r3, [pc, #112]	; (8002ab4 <StartBtnTask+0xe8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f005 f949 	bl	8007cde <osThreadSuspend>
			lcdDisplayClear();
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	2002      	movs	r0, #2
 8002a50:	f7ff f8c2 	bl	8001bd8 <lcdCommand>
			osThreadResume(myPrintTimeHandle);
 8002a54:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <StartBtnTask+0xec>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f005 f94d 	bl	8007cf8 <osThreadResume>
			numTask++;
 8002a5e:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	4a12      	ldr	r2, [pc, #72]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	e01b      	b.n	8002aa2 <StartBtnTask+0xd6>
		  }
		  else if(numTask == 2)
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d117      	bne.n	8002aa2 <StartBtnTask+0xd6>
		  {
			osThreadSuspend(checkDataSensorHandle);
 8002a72:	4b12      	ldr	r3, [pc, #72]	; (8002abc <StartBtnTask+0xf0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f005 f931 	bl	8007cde <osThreadSuspend>
			osThreadSuspend(myPrintTimeHandle);
 8002a7c:	4b0e      	ldr	r3, [pc, #56]	; (8002ab8 <StartBtnTask+0xec>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f005 f92c 	bl	8007cde <osThreadSuspend>
			lcdDisplayClear();
 8002a86:	2101      	movs	r1, #1
 8002a88:	2002      	movs	r0, #2
 8002a8a:	f7ff f8a5 	bl	8001bd8 <lcdCommand>
			osThreadResume(printLcdTaskHandle);
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <StartBtnTask+0xe8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f005 f930 	bl	8007cf8 <osThreadResume>
			numTask++;
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <StartBtnTask+0xe4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	4a04      	ldr	r2, [pc, #16]	; (8002ab0 <StartBtnTask+0xe4>)
 8002aa0:	6013      	str	r3, [r2, #0]
		  }
	  }
	  osDelay(100);
 8002aa2:	2064      	movs	r0, #100	; 0x64
 8002aa4:	f005 f907 	bl	8007cb6 <osDelay>
	  if(HAL_GPIO_ReadPin(SensorBtn_GPIO_Port, SensorBtn_Pin) == GPIO_PIN_SET)
 8002aa8:	e794      	b.n	80029d4 <StartBtnTask+0x8>
 8002aaa:	bf00      	nop
 8002aac:	40020800 	.word	0x40020800
 8002ab0:	2000030c 	.word	0x2000030c
 8002ab4:	200041ec 	.word	0x200041ec
 8002ab8:	200043f4 	.word	0x200043f4
 8002abc:	2000430c 	.word	0x2000430c

08002ac0 <StartTimeTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTimeTask */
void StartTimeTask(void const * argument)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTimeTask */
  lcdInit(&hi2c1, (uint8_t)0x27, (uint8_t)4, (uint8_t)20);
 8002ac8:	2314      	movs	r3, #20
 8002aca:	2204      	movs	r2, #4
 8002acc:	2127      	movs	r1, #39	; 0x27
 8002ace:	4825      	ldr	r0, [pc, #148]	; (8002b64 <StartTimeTask+0xa4>)
 8002ad0:	f7fe ffd0 	bl	8001a74 <lcdInit>

  for(;;)
  {
	  lcdDisplayClear();
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	2002      	movs	r0, #2
 8002ad8:	f7ff f87e 	bl	8001bd8 <lcdCommand>

	  getTime(&hi2c3);
 8002adc:	4822      	ldr	r0, [pc, #136]	; (8002b68 <StartTimeTask+0xa8>)
 8002ade:	f7fe fa43 	bl	8000f68 <getTime>

	  lcdSetCursorPosition(0, 0);
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	f7ff f971 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)"Your time: ", 11);
 8002aea:	210b      	movs	r1, #11
 8002aec:	481f      	ldr	r0, [pc, #124]	; (8002b6c <StartTimeTask+0xac>)
 8002aee:	f7ff f999 	bl	8001e24 <lcdPrintStr>

	  sprintf(buffer, "%02d:%02d:%02d", time.hour, time.minutes, time.seconds);
 8002af2:	4b1f      	ldr	r3, [pc, #124]	; (8002b70 <StartTimeTask+0xb0>)
 8002af4:	789b      	ldrb	r3, [r3, #2]
 8002af6:	461a      	mov	r2, r3
 8002af8:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <StartTimeTask+0xb0>)
 8002afa:	785b      	ldrb	r3, [r3, #1]
 8002afc:	4619      	mov	r1, r3
 8002afe:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <StartTimeTask+0xb0>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	460b      	mov	r3, r1
 8002b06:	491b      	ldr	r1, [pc, #108]	; (8002b74 <StartTimeTask+0xb4>)
 8002b08:	481b      	ldr	r0, [pc, #108]	; (8002b78 <StartTimeTask+0xb8>)
 8002b0a:	f006 fd8f 	bl	800962c <siprintf>
	  lcdSetCursorPosition(11, 0);
 8002b0e:	2100      	movs	r1, #0
 8002b10:	200b      	movs	r0, #11
 8002b12:	f7ff f95b 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)buffer, 8);
 8002b16:	2108      	movs	r1, #8
 8002b18:	4817      	ldr	r0, [pc, #92]	; (8002b78 <StartTimeTask+0xb8>)
 8002b1a:	f7ff f983 	bl	8001e24 <lcdPrintStr>

	  lcdSetCursorPosition(0, 2);
 8002b1e:	2102      	movs	r1, #2
 8002b20:	2000      	movs	r0, #0
 8002b22:	f7ff f953 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)"Date: ", 6);
 8002b26:	2106      	movs	r1, #6
 8002b28:	4814      	ldr	r0, [pc, #80]	; (8002b7c <StartTimeTask+0xbc>)
 8002b2a:	f7ff f97b 	bl	8001e24 <lcdPrintStr>

	  sprintf(buffer, "%02d-%02d-20%02d", time.dayofmonth, time.month, time.year);
 8002b2e:	4b10      	ldr	r3, [pc, #64]	; (8002b70 <StartTimeTask+0xb0>)
 8002b30:	791b      	ldrb	r3, [r3, #4]
 8002b32:	461a      	mov	r2, r3
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <StartTimeTask+0xb0>)
 8002b36:	795b      	ldrb	r3, [r3, #5]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4b0d      	ldr	r3, [pc, #52]	; (8002b70 <StartTimeTask+0xb0>)
 8002b3c:	799b      	ldrb	r3, [r3, #6]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	460b      	mov	r3, r1
 8002b42:	490f      	ldr	r1, [pc, #60]	; (8002b80 <StartTimeTask+0xc0>)
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <StartTimeTask+0xb8>)
 8002b46:	f006 fd71 	bl	800962c <siprintf>
	  lcdSetCursorPosition(6, 2);
 8002b4a:	2102      	movs	r1, #2
 8002b4c:	2006      	movs	r0, #6
 8002b4e:	f7ff f93d 	bl	8001dcc <lcdSetCursorPosition>
	  lcdPrintStr((uint8_t*)buffer, 10);
 8002b52:	210a      	movs	r1, #10
 8002b54:	4808      	ldr	r0, [pc, #32]	; (8002b78 <StartTimeTask+0xb8>)
 8002b56:	f7ff f965 	bl	8001e24 <lcdPrintStr>

	  HAL_Delay(1000);
 8002b5a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b5e:	f000 fb79 	bl	8003254 <HAL_Delay>
	  lcdDisplayClear();
 8002b62:	e7b7      	b.n	8002ad4 <StartTimeTask+0x14>
 8002b64:	20004140 	.word	0x20004140
 8002b68:	20004084 	.word	0x20004084
 8002b6c:	0800a794 	.word	0x0800a794
 8002b70:	20004078 	.word	0x20004078
 8002b74:	0800a7a0 	.word	0x0800a7a0
 8002b78:	200042fc 	.word	0x200042fc
 8002b7c:	0800a7b0 	.word	0x0800a7b0
 8002b80:	0800a7b8 	.word	0x0800a7b8

08002b84 <StartStatusTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStatusTemp */
void StartStatusTemp(void const * argument)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStatusTemp */
  for(;;)
  {
	  if(temperature >= 18 && temperature <= 20)
 8002b8c:	4b2d      	ldr	r3, [pc, #180]	; (8002c44 <StartStatusTemp+0xc0>)
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8002b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9e:	db19      	blt.n	8002bd4 <StartStatusTemp+0x50>
 8002ba0:	4b28      	ldr	r3, [pc, #160]	; (8002c44 <StartStatusTemp+0xc0>)
 8002ba2:	edd3 7a00 	vldr	s15, [r3]
 8002ba6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb2:	d80f      	bhi.n	8002bd4 <StartStatusTemp+0x50>
	  {
		  HAL_GPIO_WritePin(GPIOA, RGB_led2_Pin, GPIO_PIN_RESET);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2102      	movs	r1, #2
 8002bb8:	4823      	ldr	r0, [pc, #140]	; (8002c48 <StartStatusTemp+0xc4>)
 8002bba:	f001 f9c3 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led1_Pin, GPIO_PIN_SET);
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	4821      	ldr	r0, [pc, #132]	; (8002c48 <StartStatusTemp+0xc4>)
 8002bc4:	f001 f9be 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led3_Pin, GPIO_PIN_SET);
 8002bc8:	2201      	movs	r2, #1
 8002bca:	2110      	movs	r1, #16
 8002bcc:	481e      	ldr	r0, [pc, #120]	; (8002c48 <StartStatusTemp+0xc4>)
 8002bce:	f001 f9b9 	bl	8003f44 <HAL_GPIO_WritePin>
 8002bd2:	e032      	b.n	8002c3a <StartStatusTemp+0xb6>
	  }
	  else if(temperature >= 21 && temperature <= 24)
 8002bd4:	4b1b      	ldr	r3, [pc, #108]	; (8002c44 <StartStatusTemp+0xc0>)
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 8002bde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be6:	db19      	blt.n	8002c1c <StartStatusTemp+0x98>
 8002be8:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <StartStatusTemp+0xc0>)
 8002bea:	edd3 7a00 	vldr	s15, [r3]
 8002bee:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8002bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfa:	d80f      	bhi.n	8002c1c <StartStatusTemp+0x98>
	  {
		  HAL_GPIO_WritePin(GPIOA, RGB_led2_Pin, GPIO_PIN_SET);
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	2102      	movs	r1, #2
 8002c00:	4811      	ldr	r0, [pc, #68]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c02:	f001 f99f 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led1_Pin, GPIO_PIN_RESET);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2101      	movs	r1, #1
 8002c0a:	480f      	ldr	r0, [pc, #60]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c0c:	f001 f99a 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led3_Pin, GPIO_PIN_RESET);
 8002c10:	2200      	movs	r2, #0
 8002c12:	2110      	movs	r1, #16
 8002c14:	480c      	ldr	r0, [pc, #48]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c16:	f001 f995 	bl	8003f44 <HAL_GPIO_WritePin>
 8002c1a:	e00e      	b.n	8002c3a <StartStatusTemp+0xb6>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOA, RGB_led2_Pin, GPIO_PIN_RESET);
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2102      	movs	r1, #2
 8002c20:	4809      	ldr	r0, [pc, #36]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c22:	f001 f98f 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led1_Pin, GPIO_PIN_SET);
 8002c26:	2201      	movs	r2, #1
 8002c28:	2101      	movs	r1, #1
 8002c2a:	4807      	ldr	r0, [pc, #28]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c2c:	f001 f98a 	bl	8003f44 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RGB_led3_Pin, GPIO_PIN_RESET);
 8002c30:	2200      	movs	r2, #0
 8002c32:	2110      	movs	r1, #16
 8002c34:	4804      	ldr	r0, [pc, #16]	; (8002c48 <StartStatusTemp+0xc4>)
 8002c36:	f001 f985 	bl	8003f44 <HAL_GPIO_WritePin>
	  }

      vTaskDelay(1000);
 8002c3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c3e:	f005 fb31 	bl	80082a4 <vTaskDelay>
	  if(temperature >= 18 && temperature <= 20)
 8002c42:	e7a3      	b.n	8002b8c <StartStatusTemp+0x8>
 8002c44:	200041e8 	.word	0x200041e8
 8002c48:	40020000 	.word	0x40020000

08002c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	607b      	str	r3, [r7, #4]
 8002c66:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c70:	6453      	str	r3, [r2, #68]	; 0x44
 8002c72:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c7a:	607b      	str	r3, [r7, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	603b      	str	r3, [r7, #0]
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_MspInit+0x54>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c96:	603b      	str	r3, [r7, #0]
 8002c98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	210f      	movs	r1, #15
 8002c9e:	f06f 0001 	mvn.w	r0, #1
 8002ca2:	f000 fbd4 	bl	800344e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800

08002cb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08e      	sub	sp, #56	; 0x38
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a9a      	ldr	r2, [pc, #616]	; (8002f3c <HAL_I2C_MspInit+0x288>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	f040 8098 	bne.w	8002e08 <HAL_I2C_MspInit+0x154>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd8:	2300      	movs	r3, #0
 8002cda:	623b      	str	r3, [r7, #32]
 8002cdc:	4b98      	ldr	r3, [pc, #608]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce0:	4a97      	ldr	r2, [pc, #604]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ce2:	f043 0302 	orr.w	r3, r3, #2
 8002ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce8:	4b95      	ldr	r3, [pc, #596]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	623b      	str	r3, [r7, #32]
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cf4:	23c0      	movs	r3, #192	; 0xc0
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cf8:	2312      	movs	r3, #18
 8002cfa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d00:	2303      	movs	r3, #3
 8002d02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d04:	2304      	movs	r3, #4
 8002d06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	488d      	ldr	r0, [pc, #564]	; (8002f44 <HAL_I2C_MspInit+0x290>)
 8002d10:	f000 ff7e 	bl	8003c10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
 8002d18:	4b89      	ldr	r3, [pc, #548]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	4a88      	ldr	r2, [pc, #544]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002d1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d22:	6413      	str	r3, [r2, #64]	; 0x40
 8002d24:	4b86      	ldr	r3, [pc, #536]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	69fb      	ldr	r3, [r7, #28]
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002d30:	4b85      	ldr	r3, [pc, #532]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d32:	4a86      	ldr	r2, [pc, #536]	; (8002f4c <HAL_I2C_MspInit+0x298>)
 8002d34:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8002d36:	4b84      	ldr	r3, [pc, #528]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d3c:	4b82      	ldr	r3, [pc, #520]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d3e:	2240      	movs	r2, #64	; 0x40
 8002d40:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d42:	4b81      	ldr	r3, [pc, #516]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d48:	4b7f      	ldr	r3, [pc, #508]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d4e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d50:	4b7d      	ldr	r3, [pc, #500]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d56:	4b7c      	ldr	r3, [pc, #496]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002d5c:	4b7a      	ldr	r3, [pc, #488]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d62:	4b79      	ldr	r3, [pc, #484]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d68:	4b77      	ldr	r3, [pc, #476]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002d6e:	4876      	ldr	r0, [pc, #472]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d70:	f000 fba4 	bl	80034bc <HAL_DMA_Init>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8002d7a:	f7ff ff67 	bl	8002c4c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a71      	ldr	r2, [pc, #452]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d82:	635a      	str	r2, [r3, #52]	; 0x34
 8002d84:	4a70      	ldr	r2, [pc, #448]	; (8002f48 <HAL_I2C_MspInit+0x294>)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002d8a:	4b71      	ldr	r3, [pc, #452]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002d8c:	4a71      	ldr	r2, [pc, #452]	; (8002f54 <HAL_I2C_MspInit+0x2a0>)
 8002d8e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002d90:	4b6f      	ldr	r3, [pc, #444]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002d92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d96:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d98:	4b6d      	ldr	r3, [pc, #436]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d9e:	4b6c      	ldr	r3, [pc, #432]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002da4:	4b6a      	ldr	r3, [pc, #424]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002da6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002daa:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dac:	4b68      	ldr	r3, [pc, #416]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002db2:	4b67      	ldr	r3, [pc, #412]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002db8:	4b65      	ldr	r3, [pc, #404]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dbe:	4b64      	ldr	r3, [pc, #400]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dc4:	4b62      	ldr	r3, [pc, #392]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002dca:	4861      	ldr	r0, [pc, #388]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dcc:	f000 fb76 	bl	80034bc <HAL_DMA_Init>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 8002dd6:	f7ff ff39 	bl	8002c4c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a5c      	ldr	r2, [pc, #368]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
 8002de0:	4a5b      	ldr	r2, [pc, #364]	; (8002f50 <HAL_I2C_MspInit+0x29c>)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002de6:	2200      	movs	r2, #0
 8002de8:	2105      	movs	r1, #5
 8002dea:	201f      	movs	r0, #31
 8002dec:	f000 fb2f 	bl	800344e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002df0:	201f      	movs	r0, #31
 8002df2:	f000 fb48 	bl	8003486 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8002df6:	2200      	movs	r2, #0
 8002df8:	2105      	movs	r1, #5
 8002dfa:	2020      	movs	r0, #32
 8002dfc:	f000 fb27 	bl	800344e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002e00:	2020      	movs	r0, #32
 8002e02:	f000 fb40 	bl	8003486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002e06:	e094      	b.n	8002f32 <HAL_I2C_MspInit+0x27e>
  else if(hi2c->Instance==I2C2)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a52      	ldr	r2, [pc, #328]	; (8002f58 <HAL_I2C_MspInit+0x2a4>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d13e      	bne.n	8002e90 <HAL_I2C_MspInit+0x1dc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	61bb      	str	r3, [r7, #24]
 8002e16:	4b4a      	ldr	r3, [pc, #296]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	4a49      	ldr	r2, [pc, #292]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e1c:	f043 0302 	orr.w	r3, r3, #2
 8002e20:	6313      	str	r3, [r2, #48]	; 0x30
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	61bb      	str	r3, [r7, #24]
 8002e2c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e34:	2312      	movs	r3, #18
 8002e36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002e40:	2304      	movs	r3, #4
 8002e42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e48:	4619      	mov	r1, r3
 8002e4a:	483e      	ldr	r0, [pc, #248]	; (8002f44 <HAL_I2C_MspInit+0x290>)
 8002e4c:	f000 fee0 	bl	8003c10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e56:	2312      	movs	r3, #18
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002e62:	2309      	movs	r3, #9
 8002e64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4835      	ldr	r0, [pc, #212]	; (8002f44 <HAL_I2C_MspInit+0x290>)
 8002e6e:	f000 fecf 	bl	8003c10 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	4b32      	ldr	r3, [pc, #200]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	4a31      	ldr	r2, [pc, #196]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e80:	6413      	str	r3, [r2, #64]	; 0x40
 8002e82:	4b2f      	ldr	r3, [pc, #188]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	697b      	ldr	r3, [r7, #20]
}
 8002e8e:	e050      	b.n	8002f32 <HAL_I2C_MspInit+0x27e>
  else if(hi2c->Instance==I2C3)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a31      	ldr	r2, [pc, #196]	; (8002f5c <HAL_I2C_MspInit+0x2a8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d14b      	bne.n	8002f32 <HAL_I2C_MspInit+0x27e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	4b28      	ldr	r3, [pc, #160]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	4a27      	ldr	r2, [pc, #156]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ea4:	f043 0304 	orr.w	r3, r3, #4
 8002ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eaa:	4b25      	ldr	r3, [pc, #148]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	f003 0304 	and.w	r3, r3, #4
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ed8:	2312      	movs	r3, #18
 8002eda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002edc:	2301      	movs	r3, #1
 8002ede:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ee4:	2304      	movs	r3, #4
 8002ee6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eec:	4619      	mov	r1, r3
 8002eee:	481c      	ldr	r0, [pc, #112]	; (8002f60 <HAL_I2C_MspInit+0x2ac>)
 8002ef0:	f000 fe8e 	bl	8003c10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002efa:	2312      	movs	r3, #18
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002efe:	2301      	movs	r3, #1
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f02:	2303      	movs	r3, #3
 8002f04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002f06:	2304      	movs	r3, #4
 8002f08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4814      	ldr	r0, [pc, #80]	; (8002f64 <HAL_I2C_MspInit+0x2b0>)
 8002f12:	f000 fe7d 	bl	8003c10 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	4a08      	ldr	r2, [pc, #32]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002f20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f24:	6413      	str	r3, [r2, #64]	; 0x40
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_I2C_MspInit+0x28c>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
}
 8002f32:	bf00      	nop
 8002f34:	3738      	adds	r7, #56	; 0x38
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40005400 	.word	0x40005400
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020400 	.word	0x40020400
 8002f48:	200040e0 	.word	0x200040e0
 8002f4c:	40026028 	.word	0x40026028
 8002f50:	20004314 	.word	0x20004314
 8002f54:	40026010 	.word	0x40026010
 8002f58:	40005800 	.word	0x40005800
 8002f5c:	40005c00 	.word	0x40005c00
 8002f60:	40020800 	.word	0x40020800
 8002f64:	40020000 	.word	0x40020000

08002f68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0314 	add.w	r3, r7, #20
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a19      	ldr	r2, [pc, #100]	; (8002fec <HAL_UART_MspInit+0x84>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d12b      	bne.n	8002fe2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	4b18      	ldr	r3, [pc, #96]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a17      	ldr	r2, [pc, #92]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002fc2:	230c      	movs	r3, #12
 8002fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fd2:	2307      	movs	r3, #7
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd6:	f107 0314 	add.w	r3, r7, #20
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4805      	ldr	r0, [pc, #20]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002fde:	f000 fe17 	bl	8003c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fe2:	bf00      	nop
 8002fe4:	3728      	adds	r7, #40	; 0x28
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40004400 	.word	0x40004400
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020000 	.word	0x40020000

08002ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003006:	b480      	push	{r7}
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800300a:	e7fe      	b.n	800300a <HardFault_Handler+0x4>

0800300c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003010:	e7fe      	b.n	8003010 <MemManage_Handler+0x4>

08003012 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003012:	b480      	push	{r7}
 8003014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003016:	e7fe      	b.n	8003016 <BusFault_Handler+0x4>

08003018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800301c:	e7fe      	b.n	800301c <UsageFault_Handler+0x4>

0800301e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800301e:	b480      	push	{r7}
 8003020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003030:	f000 f8f0 	bl	8003214 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003034:	f005 fe08 	bl	8008c48 <xTaskGetSchedulerState>
 8003038:	4603      	mov	r3, r0
 800303a:	2b01      	cmp	r3, #1
 800303c:	d001      	beq.n	8003042 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800303e:	f006 f83b 	bl	80090b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <DMA1_Stream0_IRQHandler+0x10>)
 800304e:	f000 fb5d 	bl	800370c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20004314 	.word	0x20004314

0800305c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003060:	4802      	ldr	r0, [pc, #8]	; (800306c <DMA1_Stream1_IRQHandler+0x10>)
 8003062:	f000 fb53 	bl	800370c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	200040e0 	.word	0x200040e0

08003070 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003074:	4802      	ldr	r0, [pc, #8]	; (8003080 <I2C1_EV_IRQHandler+0x10>)
 8003076:	f001 fced 	bl	8004a54 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20004140 	.word	0x20004140

08003084 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <I2C1_ER_IRQHandler+0x10>)
 800308a:	f001 fe49 	bl	8004d20 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20004140 	.word	0x20004140

08003098 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80030a0:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <_sbrk+0x50>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d102      	bne.n	80030ae <_sbrk+0x16>
		heap_end = &end;
 80030a8:	4b0f      	ldr	r3, [pc, #60]	; (80030e8 <_sbrk+0x50>)
 80030aa:	4a10      	ldr	r2, [pc, #64]	; (80030ec <_sbrk+0x54>)
 80030ac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80030ae:	4b0e      	ldr	r3, [pc, #56]	; (80030e8 <_sbrk+0x50>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80030b4:	4b0c      	ldr	r3, [pc, #48]	; (80030e8 <_sbrk+0x50>)
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4413      	add	r3, r2
 80030bc:	466a      	mov	r2, sp
 80030be:	4293      	cmp	r3, r2
 80030c0:	d907      	bls.n	80030d2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80030c2:	f006 fa5b 	bl	800957c <__errno>
 80030c6:	4602      	mov	r2, r0
 80030c8:	230c      	movs	r3, #12
 80030ca:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
 80030d0:	e006      	b.n	80030e0 <_sbrk+0x48>
	}

	heap_end += incr;
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <_sbrk+0x50>)
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4413      	add	r3, r2
 80030da:	4a03      	ldr	r2, [pc, #12]	; (80030e8 <_sbrk+0x50>)
 80030dc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80030de:	68fb      	ldr	r3, [r7, #12]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000320 	.word	0x20000320
 80030ec:	20004408 	.word	0x20004408

080030f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030f4:	4b08      	ldr	r3, [pc, #32]	; (8003118 <SystemInit+0x28>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fa:	4a07      	ldr	r2, [pc, #28]	; (8003118 <SystemInit+0x28>)
 80030fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003100:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003104:	4b04      	ldr	r3, [pc, #16]	; (8003118 <SystemInit+0x28>)
 8003106:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800310a:	609a      	str	r2, [r3, #8]
#endif
}
 800310c:	bf00      	nop
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000ed00 	.word	0xe000ed00

0800311c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800311c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003154 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003120:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003122:	e003      	b.n	800312c <LoopCopyDataInit>

08003124 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003124:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003126:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003128:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800312a:	3104      	adds	r1, #4

0800312c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800312c:	480b      	ldr	r0, [pc, #44]	; (800315c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800312e:	4b0c      	ldr	r3, [pc, #48]	; (8003160 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003130:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003132:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003134:	d3f6      	bcc.n	8003124 <CopyDataInit>
  ldr  r2, =_sbss
 8003136:	4a0b      	ldr	r2, [pc, #44]	; (8003164 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003138:	e002      	b.n	8003140 <LoopFillZerobss>

0800313a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800313a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800313c:	f842 3b04 	str.w	r3, [r2], #4

08003140 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003140:	4b09      	ldr	r3, [pc, #36]	; (8003168 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003142:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003144:	d3f9      	bcc.n	800313a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003146:	f7ff ffd3 	bl	80030f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800314a:	f006 fa1d 	bl	8009588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800314e:	f7fe fefd 	bl	8001f4c <main>
  bx  lr    
 8003152:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003154:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003158:	0800a868 	.word	0x0800a868
  ldr  r0, =_sdata
 800315c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003160:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8003164:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8003168:	20004404 	.word	0x20004404

0800316c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800316c:	e7fe      	b.n	800316c <ADC_IRQHandler>
	...

08003170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003174:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <HAL_Init+0x40>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a0d      	ldr	r2, [pc, #52]	; (80031b0 <HAL_Init+0x40>)
 800317a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800317e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003180:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <HAL_Init+0x40>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a0a      	ldr	r2, [pc, #40]	; (80031b0 <HAL_Init+0x40>)
 8003186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800318a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <HAL_Init+0x40>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a07      	ldr	r2, [pc, #28]	; (80031b0 <HAL_Init+0x40>)
 8003192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003198:	2003      	movs	r0, #3
 800319a:	f000 f94d 	bl	8003438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800319e:	200f      	movs	r0, #15
 80031a0:	f000 f808 	bl	80031b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031a4:	f7ff fd5a 	bl	8002c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40023c00 	.word	0x40023c00

080031b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031bc:	4b12      	ldr	r3, [pc, #72]	; (8003208 <HAL_InitTick+0x54>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b12      	ldr	r3, [pc, #72]	; (800320c <HAL_InitTick+0x58>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	4619      	mov	r1, r3
 80031c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f965 	bl	80034a2 <HAL_SYSTICK_Config>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e00e      	b.n	8003200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b0f      	cmp	r3, #15
 80031e6:	d80a      	bhi.n	80031fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031e8:	2200      	movs	r2, #0
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	f04f 30ff 	mov.w	r0, #4294967295
 80031f0:	f000 f92d 	bl	800344e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031f4:	4a06      	ldr	r2, [pc, #24]	; (8003210 <HAL_InitTick+0x5c>)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	e000      	b.n	8003200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
}
 8003200:	4618      	mov	r0, r3
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000010 	.word	0x20000010
 800320c:	20000018 	.word	0x20000018
 8003210:	20000014 	.word	0x20000014

08003214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003218:	4b06      	ldr	r3, [pc, #24]	; (8003234 <HAL_IncTick+0x20>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_IncTick+0x24>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4413      	add	r3, r2
 8003224:	4a04      	ldr	r2, [pc, #16]	; (8003238 <HAL_IncTick+0x24>)
 8003226:	6013      	str	r3, [r2, #0]
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000018 	.word	0x20000018
 8003238:	200043fc 	.word	0x200043fc

0800323c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return uwTick;
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <HAL_GetTick+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	4618      	mov	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	200043fc 	.word	0x200043fc

08003254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800325c:	f7ff ffee 	bl	800323c <HAL_GetTick>
 8003260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326c:	d005      	beq.n	800327a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800326e:	4b09      	ldr	r3, [pc, #36]	; (8003294 <HAL_Delay+0x40>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4413      	add	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800327a:	bf00      	nop
 800327c:	f7ff ffde 	bl	800323c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	429a      	cmp	r2, r3
 800328a:	d8f7      	bhi.n	800327c <HAL_Delay+0x28>
  {
  }
}
 800328c:	bf00      	nop
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000018 	.word	0x20000018

08003298 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a8:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <__NVIC_SetPriorityGrouping+0x44>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032b4:	4013      	ands	r3, r2
 80032b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ca:	4a04      	ldr	r2, [pc, #16]	; (80032dc <__NVIC_SetPriorityGrouping+0x44>)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	60d3      	str	r3, [r2, #12]
}
 80032d0:	bf00      	nop
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e4:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <__NVIC_GetPriorityGrouping+0x18>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	0a1b      	lsrs	r3, r3, #8
 80032ea:	f003 0307 	and.w	r3, r3, #7
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	2b00      	cmp	r3, #0
 800330c:	db0b      	blt.n	8003326 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	f003 021f 	and.w	r2, r3, #31
 8003314:	4907      	ldr	r1, [pc, #28]	; (8003334 <__NVIC_EnableIRQ+0x38>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	2001      	movs	r0, #1
 800331e:	fa00 f202 	lsl.w	r2, r0, r2
 8003322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	e000e100 	.word	0xe000e100

08003338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	4603      	mov	r3, r0
 8003340:	6039      	str	r1, [r7, #0]
 8003342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003348:	2b00      	cmp	r3, #0
 800334a:	db0a      	blt.n	8003362 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	b2da      	uxtb	r2, r3
 8003350:	490c      	ldr	r1, [pc, #48]	; (8003384 <__NVIC_SetPriority+0x4c>)
 8003352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003356:	0112      	lsls	r2, r2, #4
 8003358:	b2d2      	uxtb	r2, r2
 800335a:	440b      	add	r3, r1
 800335c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003360:	e00a      	b.n	8003378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	b2da      	uxtb	r2, r3
 8003366:	4908      	ldr	r1, [pc, #32]	; (8003388 <__NVIC_SetPriority+0x50>)
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	3b04      	subs	r3, #4
 8003370:	0112      	lsls	r2, r2, #4
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	440b      	add	r3, r1
 8003376:	761a      	strb	r2, [r3, #24]
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr
 8003384:	e000e100 	.word	0xe000e100
 8003388:	e000ed00 	.word	0xe000ed00

0800338c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800338c:	b480      	push	{r7}
 800338e:	b089      	sub	sp, #36	; 0x24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f1c3 0307 	rsb	r3, r3, #7
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	bf28      	it	cs
 80033aa:	2304      	movcs	r3, #4
 80033ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	3304      	adds	r3, #4
 80033b2:	2b06      	cmp	r3, #6
 80033b4:	d902      	bls.n	80033bc <NVIC_EncodePriority+0x30>
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3b03      	subs	r3, #3
 80033ba:	e000      	b.n	80033be <NVIC_EncodePriority+0x32>
 80033bc:	2300      	movs	r3, #0
 80033be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c0:	f04f 32ff 	mov.w	r2, #4294967295
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43da      	mvns	r2, r3
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	401a      	ands	r2, r3
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d4:	f04f 31ff 	mov.w	r1, #4294967295
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	fa01 f303 	lsl.w	r3, r1, r3
 80033de:	43d9      	mvns	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e4:	4313      	orrs	r3, r2
         );
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3724      	adds	r7, #36	; 0x24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3b01      	subs	r3, #1
 8003400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003404:	d301      	bcc.n	800340a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003406:	2301      	movs	r3, #1
 8003408:	e00f      	b.n	800342a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800340a:	4a0a      	ldr	r2, [pc, #40]	; (8003434 <SysTick_Config+0x40>)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	3b01      	subs	r3, #1
 8003410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003412:	210f      	movs	r1, #15
 8003414:	f04f 30ff 	mov.w	r0, #4294967295
 8003418:	f7ff ff8e 	bl	8003338 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800341c:	4b05      	ldr	r3, [pc, #20]	; (8003434 <SysTick_Config+0x40>)
 800341e:	2200      	movs	r2, #0
 8003420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003422:	4b04      	ldr	r3, [pc, #16]	; (8003434 <SysTick_Config+0x40>)
 8003424:	2207      	movs	r2, #7
 8003426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	e000e010 	.word	0xe000e010

08003438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7ff ff29 	bl	8003298 <__NVIC_SetPriorityGrouping>
}
 8003446:	bf00      	nop
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800344e:	b580      	push	{r7, lr}
 8003450:	b086      	sub	sp, #24
 8003452:	af00      	add	r7, sp, #0
 8003454:	4603      	mov	r3, r0
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003460:	f7ff ff3e 	bl	80032e0 <__NVIC_GetPriorityGrouping>
 8003464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	6978      	ldr	r0, [r7, #20]
 800346c:	f7ff ff8e 	bl	800338c <NVIC_EncodePriority>
 8003470:	4602      	mov	r2, r0
 8003472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003476:	4611      	mov	r1, r2
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff ff5d 	bl	8003338 <__NVIC_SetPriority>
}
 800347e:	bf00      	nop
 8003480:	3718      	adds	r7, #24
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}

08003486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b082      	sub	sp, #8
 800348a:	af00      	add	r7, sp, #0
 800348c:	4603      	mov	r3, r0
 800348e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff ff31 	bl	80032fc <__NVIC_EnableIRQ>
}
 800349a:	bf00      	nop
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b082      	sub	sp, #8
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff ffa2 	bl	80033f4 <SysTick_Config>
 80034b0:	4603      	mov	r3, r0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
	...

080034bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034c8:	f7ff feb8 	bl	800323c <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e099      	b.n	800360c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034f8:	e00f      	b.n	800351a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034fa:	f7ff fe9f 	bl	800323c <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b05      	cmp	r3, #5
 8003506:	d908      	bls.n	800351a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2220      	movs	r2, #32
 800350c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2203      	movs	r2, #3
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e078      	b.n	800360c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e8      	bne.n	80034fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	4b38      	ldr	r3, [pc, #224]	; (8003614 <HAL_DMA_Init+0x158>)
 8003534:	4013      	ands	r3, r2
 8003536:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003546:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003552:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800355e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a1b      	ldr	r3, [r3, #32]
 8003564:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	4313      	orrs	r3, r2
 800356a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	2b04      	cmp	r3, #4
 8003572:	d107      	bne.n	8003584 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357c:	4313      	orrs	r3, r2
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f023 0307 	bic.w	r3, r3, #7
 800359a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d117      	bne.n	80035de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00e      	beq.n	80035de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 faab 	bl	8003b1c <DMA_CheckFifoParam>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d008      	beq.n	80035de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2240      	movs	r2, #64	; 0x40
 80035d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80035da:	2301      	movs	r3, #1
 80035dc:	e016      	b.n	800360c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fa62 	bl	8003ab0 <DMA_CalcBaseAndBitshift>
 80035ec:	4603      	mov	r3, r0
 80035ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f4:	223f      	movs	r2, #63	; 0x3f
 80035f6:	409a      	lsls	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	f010803f 	.word	0xf010803f

08003618 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_DMA_Start_IT+0x26>
 800363a:	2302      	movs	r3, #2
 800363c:	e040      	b.n	80036c0 <HAL_DMA_Start_IT+0xa8>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d12f      	bne.n	80036b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2202      	movs	r2, #2
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	68b9      	ldr	r1, [r7, #8]
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f9f4 	bl	8003a54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003670:	223f      	movs	r2, #63	; 0x3f
 8003672:	409a      	lsls	r2, r3
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0216 	orr.w	r2, r2, #22
 8003686:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0208 	orr.w	r2, r2, #8
 800369e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	e005      	b.n	80036be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036ba:	2302      	movs	r3, #2
 80036bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036be:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d004      	beq.n	80036e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2280      	movs	r2, #128	; 0x80
 80036e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00c      	b.n	8003700 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2205      	movs	r2, #5
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0201 	bic.w	r2, r2, #1
 80036fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003718:	4b92      	ldr	r3, [pc, #584]	; (8003964 <HAL_DMA_IRQHandler+0x258>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a92      	ldr	r2, [pc, #584]	; (8003968 <HAL_DMA_IRQHandler+0x25c>)
 800371e:	fba2 2303 	umull	r2, r3, r2, r3
 8003722:	0a9b      	lsrs	r3, r3, #10
 8003724:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003736:	2208      	movs	r2, #8
 8003738:	409a      	lsls	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4013      	ands	r3, r2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d01a      	beq.n	8003778 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d013      	beq.n	8003778 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0204 	bic.w	r2, r2, #4
 800375e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003764:	2208      	movs	r2, #8
 8003766:	409a      	lsls	r2, r3
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003770:	f043 0201 	orr.w	r2, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800377c:	2201      	movs	r2, #1
 800377e:	409a      	lsls	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4013      	ands	r3, r2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d012      	beq.n	80037ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00b      	beq.n	80037ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379a:	2201      	movs	r2, #1
 800379c:	409a      	lsls	r2, r3
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a6:	f043 0202 	orr.w	r2, r3, #2
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b2:	2204      	movs	r2, #4
 80037b4:	409a      	lsls	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4013      	ands	r3, r2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d012      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d0:	2204      	movs	r2, #4
 80037d2:	409a      	lsls	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e8:	2210      	movs	r2, #16
 80037ea:	409a      	lsls	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d043      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d03c      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	2210      	movs	r2, #16
 8003808:	409a      	lsls	r2, r3
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d018      	beq.n	800384e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d108      	bne.n	800383c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	2b00      	cmp	r3, #0
 8003830:	d024      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	4798      	blx	r3
 800383a:	e01f      	b.n	800387c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003840:	2b00      	cmp	r3, #0
 8003842:	d01b      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	4798      	blx	r3
 800384c:	e016      	b.n	800387c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003858:	2b00      	cmp	r3, #0
 800385a:	d107      	bne.n	800386c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0208 	bic.w	r2, r2, #8
 800386a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003880:	2220      	movs	r2, #32
 8003882:	409a      	lsls	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 808e 	beq.w	80039aa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0310 	and.w	r3, r3, #16
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 8086 	beq.w	80039aa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a2:	2220      	movs	r2, #32
 80038a4:	409a      	lsls	r2, r3
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b05      	cmp	r3, #5
 80038b4:	d136      	bne.n	8003924 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0216 	bic.w	r2, r2, #22
 80038c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d103      	bne.n	80038e6 <HAL_DMA_IRQHandler+0x1da>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d007      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0208 	bic.w	r2, r2, #8
 80038f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fa:	223f      	movs	r2, #63	; 0x3f
 80038fc:	409a      	lsls	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003916:	2b00      	cmp	r3, #0
 8003918:	d07d      	beq.n	8003a16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	4798      	blx	r3
        }
        return;
 8003922:	e078      	b.n	8003a16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d01c      	beq.n	800396c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d108      	bne.n	8003952 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003944:	2b00      	cmp	r3, #0
 8003946:	d030      	beq.n	80039aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	4798      	blx	r3
 8003950:	e02b      	b.n	80039aa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003956:	2b00      	cmp	r3, #0
 8003958:	d027      	beq.n	80039aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	4798      	blx	r3
 8003962:	e022      	b.n	80039aa <HAL_DMA_IRQHandler+0x29e>
 8003964:	20000010 	.word	0x20000010
 8003968:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10f      	bne.n	800399a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0210 	bic.w	r2, r2, #16
 8003988:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d032      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d022      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2205      	movs	r2, #5
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0201 	bic.w	r2, r2, #1
 80039d4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	3301      	adds	r3, #1
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d307      	bcc.n	80039f2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1f2      	bne.n	80039d6 <HAL_DMA_IRQHandler+0x2ca>
 80039f0:	e000      	b.n	80039f4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80039f2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d005      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
 8003a14:	e000      	b.n	8003a18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003a16:	bf00      	nop
    }
  }
}
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop

08003a20 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2e:	b2db      	uxtb	r3, r3
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b40      	cmp	r3, #64	; 0x40
 8003a80:	d108      	bne.n	8003a94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a92:	e007      	b.n	8003aa4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	60da      	str	r2, [r3, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	3b10      	subs	r3, #16
 8003ac0:	4a14      	ldr	r2, [pc, #80]	; (8003b14 <DMA_CalcBaseAndBitshift+0x64>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	091b      	lsrs	r3, r3, #4
 8003ac8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aca:	4a13      	ldr	r2, [pc, #76]	; (8003b18 <DMA_CalcBaseAndBitshift+0x68>)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4413      	add	r3, r2
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d909      	bls.n	8003af2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ae6:	f023 0303 	bic.w	r3, r3, #3
 8003aea:	1d1a      	adds	r2, r3, #4
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	659a      	str	r2, [r3, #88]	; 0x58
 8003af0:	e007      	b.n	8003b02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003afa:	f023 0303 	bic.w	r3, r3, #3
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3714      	adds	r7, #20
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	aaaaaaab 	.word	0xaaaaaaab
 8003b18:	0800a7f0 	.word	0x0800a7f0

08003b1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d11f      	bne.n	8003b76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d855      	bhi.n	8003be8 <DMA_CheckFifoParam+0xcc>
 8003b3c:	a201      	add	r2, pc, #4	; (adr r2, 8003b44 <DMA_CheckFifoParam+0x28>)
 8003b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b42:	bf00      	nop
 8003b44:	08003b55 	.word	0x08003b55
 8003b48:	08003b67 	.word	0x08003b67
 8003b4c:	08003b55 	.word	0x08003b55
 8003b50:	08003be9 	.word	0x08003be9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d045      	beq.n	8003bec <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b64:	e042      	b.n	8003bec <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b6e:	d13f      	bne.n	8003bf0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b74:	e03c      	b.n	8003bf0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b7e:	d121      	bne.n	8003bc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d836      	bhi.n	8003bf4 <DMA_CheckFifoParam+0xd8>
 8003b86:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <DMA_CheckFifoParam+0x70>)
 8003b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8c:	08003b9d 	.word	0x08003b9d
 8003b90:	08003ba3 	.word	0x08003ba3
 8003b94:	08003b9d 	.word	0x08003b9d
 8003b98:	08003bb5 	.word	0x08003bb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba0:	e02f      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d024      	beq.n	8003bf8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb2:	e021      	b.n	8003bf8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bbc:	d11e      	bne.n	8003bfc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bc2:	e01b      	b.n	8003bfc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d902      	bls.n	8003bd0 <DMA_CheckFifoParam+0xb4>
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d003      	beq.n	8003bd6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bce:	e018      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e015      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00e      	beq.n	8003c00 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
      break;
 8003be6:	e00b      	b.n	8003c00 <DMA_CheckFifoParam+0xe4>
      break;
 8003be8:	bf00      	nop
 8003bea:	e00a      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;
 8003bec:	bf00      	nop
 8003bee:	e008      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;
 8003bf0:	bf00      	nop
 8003bf2:	e006      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;
 8003bf4:	bf00      	nop
 8003bf6:	e004      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;
 8003bf8:	bf00      	nop
 8003bfa:	e002      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;   
 8003bfc:	bf00      	nop
 8003bfe:	e000      	b.n	8003c02 <DMA_CheckFifoParam+0xe6>
      break;
 8003c00:	bf00      	nop
    }
  } 
  
  return status; 
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b089      	sub	sp, #36	; 0x24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	e159      	b.n	8003ee0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	f040 8148 	bne.w	8003eda <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d00b      	beq.n	8003c6a <HAL_GPIO_Init+0x5a>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d007      	beq.n	8003c6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c5e:	2b11      	cmp	r3, #17
 8003c60:	d003      	beq.n	8003c6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b12      	cmp	r3, #18
 8003c68:	d130      	bne.n	8003ccc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	2203      	movs	r2, #3
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	091b      	lsrs	r3, r3, #4
 8003cb6:	f003 0201 	and.w	r2, r3, #1
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d003      	beq.n	8003d0c <HAL_GPIO_Init+0xfc>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b12      	cmp	r3, #18
 8003d0a:	d123      	bne.n	8003d54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	08da      	lsrs	r2, r3, #3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3208      	adds	r2, #8
 8003d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	220f      	movs	r2, #15
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	08da      	lsrs	r2, r3, #3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3208      	adds	r2, #8
 8003d4e:	69b9      	ldr	r1, [r7, #24]
 8003d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	2203      	movs	r2, #3
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 0203 	and.w	r2, r3, #3
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a2 	beq.w	8003eda <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	4b56      	ldr	r3, [pc, #344]	; (8003ef4 <HAL_GPIO_Init+0x2e4>)
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9e:	4a55      	ldr	r2, [pc, #340]	; (8003ef4 <HAL_GPIO_Init+0x2e4>)
 8003da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003da4:	6453      	str	r3, [r2, #68]	; 0x44
 8003da6:	4b53      	ldr	r3, [pc, #332]	; (8003ef4 <HAL_GPIO_Init+0x2e4>)
 8003da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003db2:	4a51      	ldr	r2, [pc, #324]	; (8003ef8 <HAL_GPIO_Init+0x2e8>)
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	089b      	lsrs	r3, r3, #2
 8003db8:	3302      	adds	r3, #2
 8003dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	220f      	movs	r2, #15
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a48      	ldr	r2, [pc, #288]	; (8003efc <HAL_GPIO_Init+0x2ec>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d019      	beq.n	8003e12 <HAL_GPIO_Init+0x202>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a47      	ldr	r2, [pc, #284]	; (8003f00 <HAL_GPIO_Init+0x2f0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d013      	beq.n	8003e0e <HAL_GPIO_Init+0x1fe>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a46      	ldr	r2, [pc, #280]	; (8003f04 <HAL_GPIO_Init+0x2f4>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d00d      	beq.n	8003e0a <HAL_GPIO_Init+0x1fa>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a45      	ldr	r2, [pc, #276]	; (8003f08 <HAL_GPIO_Init+0x2f8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d007      	beq.n	8003e06 <HAL_GPIO_Init+0x1f6>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a44      	ldr	r2, [pc, #272]	; (8003f0c <HAL_GPIO_Init+0x2fc>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d101      	bne.n	8003e02 <HAL_GPIO_Init+0x1f2>
 8003dfe:	2304      	movs	r3, #4
 8003e00:	e008      	b.n	8003e14 <HAL_GPIO_Init+0x204>
 8003e02:	2307      	movs	r3, #7
 8003e04:	e006      	b.n	8003e14 <HAL_GPIO_Init+0x204>
 8003e06:	2303      	movs	r3, #3
 8003e08:	e004      	b.n	8003e14 <HAL_GPIO_Init+0x204>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e002      	b.n	8003e14 <HAL_GPIO_Init+0x204>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e000      	b.n	8003e14 <HAL_GPIO_Init+0x204>
 8003e12:	2300      	movs	r3, #0
 8003e14:	69fa      	ldr	r2, [r7, #28]
 8003e16:	f002 0203 	and.w	r2, r2, #3
 8003e1a:	0092      	lsls	r2, r2, #2
 8003e1c:	4093      	lsls	r3, r2
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e24:	4934      	ldr	r1, [pc, #208]	; (8003ef8 <HAL_GPIO_Init+0x2e8>)
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	089b      	lsrs	r3, r3, #2
 8003e2a:	3302      	adds	r3, #2
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e32:	4b37      	ldr	r3, [pc, #220]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e56:	4a2e      	ldr	r2, [pc, #184]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003e5c:	4b2c      	ldr	r3, [pc, #176]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	43db      	mvns	r3, r3
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e80:	4a23      	ldr	r2, [pc, #140]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e86:	4b22      	ldr	r3, [pc, #136]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	43db      	mvns	r3, r3
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	4013      	ands	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eaa:	4a19      	ldr	r2, [pc, #100]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003eb0:	4b17      	ldr	r3, [pc, #92]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ed4:	4a0e      	ldr	r2, [pc, #56]	; (8003f10 <HAL_GPIO_Init+0x300>)
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3301      	adds	r3, #1
 8003ede:	61fb      	str	r3, [r7, #28]
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	2b0f      	cmp	r3, #15
 8003ee4:	f67f aea2 	bls.w	8003c2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ee8:	bf00      	nop
 8003eea:	3724      	adds	r7, #36	; 0x24
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	40013800 	.word	0x40013800
 8003efc:	40020000 	.word	0x40020000
 8003f00:	40020400 	.word	0x40020400
 8003f04:	40020800 	.word	0x40020800
 8003f08:	40020c00 	.word	0x40020c00
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40013c00 	.word	0x40013c00

08003f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	887b      	ldrh	r3, [r7, #2]
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
 8003f30:	e001      	b.n	8003f36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f32:	2300      	movs	r3, #0
 8003f34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	807b      	strh	r3, [r7, #2]
 8003f50:	4613      	mov	r3, r2
 8003f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f54:	787b      	ldrb	r3, [r7, #1]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f5a:	887a      	ldrh	r2, [r7, #2]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f60:	e003      	b.n	8003f6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f62:	887b      	ldrh	r3, [r7, #2]
 8003f64:	041a      	lsls	r2, r3, #16
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	619a      	str	r2, [r3, #24]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
	...

08003f78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e11f      	b.n	80041ca <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d106      	bne.n	8003fa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7fe fe88 	bl	8002cb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2224      	movs	r2, #36	; 0x24
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0201 	bic.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fdc:	f003 f9fc 	bl	80073d8 <HAL_RCC_GetPCLK1Freq>
 8003fe0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	4a7b      	ldr	r2, [pc, #492]	; (80041d4 <HAL_I2C_Init+0x25c>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d807      	bhi.n	8003ffc <HAL_I2C_Init+0x84>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	4a7a      	ldr	r2, [pc, #488]	; (80041d8 <HAL_I2C_Init+0x260>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	bf94      	ite	ls
 8003ff4:	2301      	movls	r3, #1
 8003ff6:	2300      	movhi	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	e006      	b.n	800400a <HAL_I2C_Init+0x92>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4a77      	ldr	r2, [pc, #476]	; (80041dc <HAL_I2C_Init+0x264>)
 8004000:	4293      	cmp	r3, r2
 8004002:	bf94      	ite	ls
 8004004:	2301      	movls	r3, #1
 8004006:	2300      	movhi	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e0db      	b.n	80041ca <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	4a72      	ldr	r2, [pc, #456]	; (80041e0 <HAL_I2C_Init+0x268>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	0c9b      	lsrs	r3, r3, #18
 800401c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	430a      	orrs	r2, r1
 8004030:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	4a64      	ldr	r2, [pc, #400]	; (80041d4 <HAL_I2C_Init+0x25c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d802      	bhi.n	800404c <HAL_I2C_Init+0xd4>
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	3301      	adds	r3, #1
 800404a:	e009      	b.n	8004060 <HAL_I2C_Init+0xe8>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004052:	fb02 f303 	mul.w	r3, r2, r3
 8004056:	4a63      	ldr	r2, [pc, #396]	; (80041e4 <HAL_I2C_Init+0x26c>)
 8004058:	fba2 2303 	umull	r2, r3, r2, r3
 800405c:	099b      	lsrs	r3, r3, #6
 800405e:	3301      	adds	r3, #1
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	6812      	ldr	r2, [r2, #0]
 8004064:	430b      	orrs	r3, r1
 8004066:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004072:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	4956      	ldr	r1, [pc, #344]	; (80041d4 <HAL_I2C_Init+0x25c>)
 800407c:	428b      	cmp	r3, r1
 800407e:	d80d      	bhi.n	800409c <HAL_I2C_Init+0x124>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	1e59      	subs	r1, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	fbb1 f3f3 	udiv	r3, r1, r3
 800408e:	3301      	adds	r3, #1
 8004090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004094:	2b04      	cmp	r3, #4
 8004096:	bf38      	it	cc
 8004098:	2304      	movcc	r3, #4
 800409a:	e04f      	b.n	800413c <HAL_I2C_Init+0x1c4>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d111      	bne.n	80040c8 <HAL_I2C_Init+0x150>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	1e58      	subs	r0, r3, #1
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6859      	ldr	r1, [r3, #4]
 80040ac:	460b      	mov	r3, r1
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	440b      	add	r3, r1
 80040b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040b6:	3301      	adds	r3, #1
 80040b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040bc:	2b00      	cmp	r3, #0
 80040be:	bf0c      	ite	eq
 80040c0:	2301      	moveq	r3, #1
 80040c2:	2300      	movne	r3, #0
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	e012      	b.n	80040ee <HAL_I2C_Init+0x176>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1e58      	subs	r0, r3, #1
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6859      	ldr	r1, [r3, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	0099      	lsls	r1, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	fbb0 f3f3 	udiv	r3, r0, r3
 80040de:	3301      	adds	r3, #1
 80040e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	bf0c      	ite	eq
 80040e8:	2301      	moveq	r3, #1
 80040ea:	2300      	movne	r3, #0
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_I2C_Init+0x17e>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e022      	b.n	800413c <HAL_I2C_Init+0x1c4>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10e      	bne.n	800411c <HAL_I2C_Init+0x1a4>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1e58      	subs	r0, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6859      	ldr	r1, [r3, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	440b      	add	r3, r1
 800410c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004110:	3301      	adds	r3, #1
 8004112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800411a:	e00f      	b.n	800413c <HAL_I2C_Init+0x1c4>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	1e58      	subs	r0, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6859      	ldr	r1, [r3, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	440b      	add	r3, r1
 800412a:	0099      	lsls	r1, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004132:	3301      	adds	r3, #1
 8004134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004138:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	6809      	ldr	r1, [r1, #0]
 8004140:	4313      	orrs	r3, r2
 8004142:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	69da      	ldr	r2, [r3, #28]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800416a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6911      	ldr	r1, [r2, #16]
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68d2      	ldr	r2, [r2, #12]
 8004176:	4311      	orrs	r1, r2
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	430b      	orrs	r3, r1
 800417e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	695a      	ldr	r2, [r3, #20]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2220      	movs	r2, #32
 80041b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	000186a0 	.word	0x000186a0
 80041d8:	001e847f 	.word	0x001e847f
 80041dc:	003d08ff 	.word	0x003d08ff
 80041e0:	431bde83 	.word	0x431bde83
 80041e4:	10624dd3 	.word	0x10624dd3

080041e8 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	461a      	mov	r2, r3
 80041f4:	460b      	mov	r3, r1
 80041f6:	817b      	strh	r3, [r7, #10]
 80041f8:	4613      	mov	r3, r2
 80041fa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b20      	cmp	r3, #32
 800420a:	f040 80f4 	bne.w	80043f6 <HAL_I2C_Master_Transmit_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800420e:	4b7c      	ldr	r3, [pc, #496]	; (8004400 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	08db      	lsrs	r3, r3, #3
 8004214:	4a7b      	ldr	r2, [pc, #492]	; (8004404 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8004216:	fba2 2303 	umull	r2, r3, r2, r3
 800421a:	0a1a      	lsrs	r2, r3, #8
 800421c:	4613      	mov	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	009a      	lsls	r2, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	3b01      	subs	r3, #1
 800422c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d116      	bne.n	8004262 <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	f043 0220 	orr.w	r2, r3, #32
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e0ca      	b.n	80043f8 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b02      	cmp	r3, #2
 800426e:	d0db      	beq.n	8004228 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_I2C_Master_Transmit_DMA+0x96>
 800427a:	2302      	movs	r3, #2
 800427c:	e0bc      	b.n	80043f8 <HAL_I2C_Master_Transmit_DMA+0x210>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	2b01      	cmp	r3, #1
 8004292:	d007      	beq.n	80042a4 <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0201 	orr.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2221      	movs	r2, #33	; 0x21
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2210      	movs	r2, #16
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	893a      	ldrh	r2, [r7, #8]
 80042d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042da:	b29a      	uxth	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4a49      	ldr	r2, [pc, #292]	; (8004408 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80042e4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80042e6:	897a      	ldrh	r2, [r7, #10]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d062      	beq.n	80043ba <HAL_I2C_Master_Transmit_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042f8:	4a44      	ldr	r2, [pc, #272]	; (800440c <HAL_I2C_Master_Transmit_DMA+0x224>)
 80042fa:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004300:	4a43      	ldr	r2, [pc, #268]	; (8004410 <HAL_I2C_Master_Transmit_DMA+0x228>)
 8004302:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004308:	2200      	movs	r2, #0
 800430a:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004310:	2200      	movs	r2, #0
 8004312:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004318:	2200      	movs	r2, #0
 800431a:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004320:	2200      	movs	r2, #0
 8004322:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	4619      	mov	r1, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3310      	adds	r3, #16
 8004334:	461a      	mov	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433a:	f7ff f96d 	bl	8003618 <HAL_DMA_Start_IT>
 800433e:	4603      	mov	r3, r0
 8004340:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 8004342:	7dfb      	ldrb	r3, [r7, #23]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d124      	bne.n	8004392 <HAL_I2C_Master_Transmit_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004356:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004366:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800437e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800438e:	605a      	str	r2, [r3, #4]
 8004390:	e02f      	b.n	80043f2 <HAL_I2C_Master_Transmit_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2220      	movs	r2, #32
 8004396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f043 0210 	orr.w	r2, r3, #16
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e01e      	b.n	80043f8 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043c8:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d8:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80043f0:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e000      	b.n	80043f8 <HAL_I2C_Master_Transmit_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 80043f6:	2302      	movs	r3, #2
  }
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000010 	.word	0x20000010
 8004404:	14f8b589 	.word	0x14f8b589
 8004408:	ffff0000 	.word	0xffff0000
 800440c:	08006451 	.word	0x08006451
 8004410:	080065fb 	.word	0x080065fb

08004414 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	4608      	mov	r0, r1
 800441e:	4611      	mov	r1, r2
 8004420:	461a      	mov	r2, r3
 8004422:	4603      	mov	r3, r0
 8004424:	817b      	strh	r3, [r7, #10]
 8004426:	460b      	mov	r3, r1
 8004428:	813b      	strh	r3, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800442e:	f7fe ff05 	bl	800323c <HAL_GetTick>
 8004432:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b20      	cmp	r3, #32
 800443e:	f040 80d9 	bne.w	80045f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	2319      	movs	r3, #25
 8004448:	2201      	movs	r2, #1
 800444a:	496d      	ldr	r1, [pc, #436]	; (8004600 <HAL_I2C_Mem_Write+0x1ec>)
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f002 f990 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004458:	2302      	movs	r3, #2
 800445a:	e0cc      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_I2C_Mem_Write+0x56>
 8004466:	2302      	movs	r3, #2
 8004468:	e0c5      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	2b01      	cmp	r3, #1
 800447e:	d007      	beq.n	8004490 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0201 	orr.w	r2, r2, #1
 800448e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800449e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2221      	movs	r2, #33	; 0x21
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2240      	movs	r2, #64	; 0x40
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a3a      	ldr	r2, [r7, #32]
 80044ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4a4d      	ldr	r2, [pc, #308]	; (8004604 <HAL_I2C_Mem_Write+0x1f0>)
 80044d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044d2:	88f8      	ldrh	r0, [r7, #6]
 80044d4:	893a      	ldrh	r2, [r7, #8]
 80044d6:	8979      	ldrh	r1, [r7, #10]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	4603      	mov	r3, r0
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f001 fe3a 	bl	800615c <I2C_RequestMemoryWrite>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d052      	beq.n	8004594 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e081      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f002 fa11 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00d      	beq.n	800451e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	2b04      	cmp	r3, #4
 8004508:	d107      	bne.n	800451a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004518:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e06b      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004522:	781a      	ldrb	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b01      	subs	r3, #1
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b04      	cmp	r3, #4
 800455a:	d11b      	bne.n	8004594 <HAL_I2C_Mem_Write+0x180>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004560:	2b00      	cmp	r3, #0
 8004562:	d017      	beq.n	8004594 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004568:	781a      	ldrb	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1aa      	bne.n	80044f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f002 f9fd 	bl	80069a0 <I2C_WaitOnBTFFlagUntilTimeout>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00d      	beq.n	80045c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	2b04      	cmp	r3, #4
 80045b2:	d107      	bne.n	80045c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e016      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	e000      	b.n	80045f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045f4:	2302      	movs	r3, #2
  }
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	00100002 	.word	0x00100002
 8004604:	ffff0000 	.word	0xffff0000

08004608 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08c      	sub	sp, #48	; 0x30
 800460c:	af02      	add	r7, sp, #8
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	4608      	mov	r0, r1
 8004612:	4611      	mov	r1, r2
 8004614:	461a      	mov	r2, r3
 8004616:	4603      	mov	r3, r0
 8004618:	817b      	strh	r3, [r7, #10]
 800461a:	460b      	mov	r3, r1
 800461c:	813b      	strh	r3, [r7, #8]
 800461e:	4613      	mov	r3, r2
 8004620:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004622:	f7fe fe0b 	bl	800323c <HAL_GetTick>
 8004626:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b20      	cmp	r3, #32
 8004632:	f040 8208 	bne.w	8004a46 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	2319      	movs	r3, #25
 800463c:	2201      	movs	r2, #1
 800463e:	497b      	ldr	r1, [pc, #492]	; (800482c <HAL_I2C_Mem_Read+0x224>)
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f002 f896 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800464c:	2302      	movs	r3, #2
 800464e:	e1fb      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004656:	2b01      	cmp	r3, #1
 8004658:	d101      	bne.n	800465e <HAL_I2C_Mem_Read+0x56>
 800465a:	2302      	movs	r3, #2
 800465c:	e1f4      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b01      	cmp	r3, #1
 8004672:	d007      	beq.n	8004684 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f042 0201 	orr.w	r2, r2, #1
 8004682:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004692:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2222      	movs	r2, #34	; 0x22
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2240      	movs	r2, #64	; 0x40
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80046b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4a5b      	ldr	r2, [pc, #364]	; (8004830 <HAL_I2C_Mem_Read+0x228>)
 80046c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046c6:	88f8      	ldrh	r0, [r7, #6]
 80046c8:	893a      	ldrh	r2, [r7, #8]
 80046ca:	8979      	ldrh	r1, [r7, #10]
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	9301      	str	r3, [sp, #4]
 80046d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d2:	9300      	str	r3, [sp, #0]
 80046d4:	4603      	mov	r3, r0
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f001 fdd4 	bl	8006284 <I2C_RequestMemoryRead>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e1b0      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d113      	bne.n	8004716 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ee:	2300      	movs	r3, #0
 80046f0:	623b      	str	r3, [r7, #32]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	623b      	str	r3, [r7, #32]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	623b      	str	r3, [r7, #32]
 8004702:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	e184      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471a:	2b01      	cmp	r3, #1
 800471c:	d11b      	bne.n	8004756 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800472c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472e:	2300      	movs	r3, #0
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	e164      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800475a:	2b02      	cmp	r3, #2
 800475c:	d11b      	bne.n	8004796 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800476c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800477c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800477e:	2300      	movs	r3, #0
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	61bb      	str	r3, [r7, #24]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	e144      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004796:	2300      	movs	r3, #0
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	617b      	str	r3, [r7, #20]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	617b      	str	r3, [r7, #20]
 80047aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80047ac:	e138      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b2:	2b03      	cmp	r3, #3
 80047b4:	f200 80f1 	bhi.w	800499a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d123      	bne.n	8004808 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f002 f92c 	bl	8006a22 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d001      	beq.n	80047d4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e139      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	691a      	ldr	r2, [r3, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047de:	b2d2      	uxtb	r2, r2
 80047e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	3b01      	subs	r3, #1
 8004800:	b29a      	uxth	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004806:	e10b      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800480c:	2b02      	cmp	r3, #2
 800480e:	d14e      	bne.n	80048ae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004816:	2200      	movs	r2, #0
 8004818:	4906      	ldr	r1, [pc, #24]	; (8004834 <HAL_I2C_Mem_Read+0x22c>)
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f001 ffa9 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d008      	beq.n	8004838 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e10e      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
 800482a:	bf00      	nop
 800482c:	00100002 	.word	0x00100002
 8004830:	ffff0000 	.word	0xffff0000
 8004834:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004846:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691a      	ldr	r2, [r3, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004884:	b2d2      	uxtb	r2, r2
 8004886:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048ac:	e0b8      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b4:	2200      	movs	r2, #0
 80048b6:	4966      	ldr	r1, [pc, #408]	; (8004a50 <HAL_I2C_Mem_Read+0x448>)
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f001 ff5a 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0bf      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004910:	2200      	movs	r2, #0
 8004912:	494f      	ldr	r1, [pc, #316]	; (8004a50 <HAL_I2C_Mem_Read+0x448>)
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f001 ff2c 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e091      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004932:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	b2d2      	uxtb	r2, r2
 8004972:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800498e:	b29b      	uxth	r3, r3
 8004990:	3b01      	subs	r3, #1
 8004992:	b29a      	uxth	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004998:	e042      	b.n	8004a20 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800499a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800499c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f002 f83f 	bl	8006a22 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e04c      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	f003 0304 	and.w	r3, r3, #4
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d118      	bne.n	8004a20 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691a      	ldr	r2, [r3, #16]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f47f aec2 	bne.w	80047ae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a42:	2300      	movs	r3, #0
 8004a44:	e000      	b.n	8004a48 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
  }
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3728      	adds	r7, #40	; 0x28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	00010004 	.word	0x00010004

08004a54 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b088      	sub	sp, #32
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a74:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a7c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b10      	cmp	r3, #16
 8004a82:	d003      	beq.n	8004a8c <HAL_I2C_EV_IRQHandler+0x38>
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b40      	cmp	r3, #64	; 0x40
 8004a88:	f040 80b6 	bne.w	8004bf8 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10d      	bne.n	8004ac2 <HAL_I2C_EV_IRQHandler+0x6e>
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004aac:	d003      	beq.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x62>
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004ab4:	d101      	bne.n	8004aba <HAL_I2C_EV_IRQHandler+0x66>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e000      	b.n	8004abc <HAL_I2C_EV_IRQHandler+0x68>
 8004aba:	2300      	movs	r3, #0
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	f000 8127 	beq.w	8004d10 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00c      	beq.n	8004ae6 <HAL_I2C_EV_IRQHandler+0x92>
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	0a5b      	lsrs	r3, r3, #9
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d006      	beq.n	8004ae6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f002 f827 	bl	8006b2c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fd2a 	bl	8005538 <I2C_Master_SB>
 8004ae4:	e087      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	08db      	lsrs	r3, r3, #3
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <HAL_I2C_EV_IRQHandler+0xb2>
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	0a5b      	lsrs	r3, r3, #9
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 fda0 	bl	8005644 <I2C_Master_ADD10>
 8004b04:	e077      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d009      	beq.n	8004b26 <HAL_I2C_EV_IRQHandler+0xd2>
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	0a5b      	lsrs	r3, r3, #9
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 fdba 	bl	8005698 <I2C_Master_ADDR>
 8004b24:	e067      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	089b      	lsrs	r3, r3, #2
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d030      	beq.n	8004b94 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b40:	f000 80e8 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	09db      	lsrs	r3, r3, #7
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00f      	beq.n	8004b70 <HAL_I2C_EV_IRQHandler+0x11c>
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	0a9b      	lsrs	r3, r3, #10
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d009      	beq.n	8004b70 <HAL_I2C_EV_IRQHandler+0x11c>
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	089b      	lsrs	r3, r3, #2
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d103      	bne.n	8004b70 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f9f6 	bl	8004f5a <I2C_MasterTransmit_TXE>
 8004b6e:	e042      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	089b      	lsrs	r3, r3, #2
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80cb 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	0a5b      	lsrs	r3, r3, #9
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 80c4 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 fa80 	bl	8005092 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b92:	e0bf      	b.n	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ba2:	f000 80b7 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	099b      	lsrs	r3, r3, #6
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00f      	beq.n	8004bd2 <HAL_I2C_EV_IRQHandler+0x17e>
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	0a9b      	lsrs	r3, r3, #10
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d009      	beq.n	8004bd2 <HAL_I2C_EV_IRQHandler+0x17e>
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	089b      	lsrs	r3, r3, #2
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d103      	bne.n	8004bd2 <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 fb48 	bl	8005260 <I2C_MasterReceive_RXNE>
 8004bd0:	e011      	b.n	8004bf6 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 809a 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	0a5b      	lsrs	r3, r3, #9
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f000 8093 	beq.w	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fbb8 	bl	8005364 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bf4:	e08e      	b.n	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
 8004bf6:	e08d      	b.n	8004d14 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d004      	beq.n	8004c0a <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	e007      	b.n	8004c1a <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d012      	beq.n	8004c4c <HAL_I2C_EV_IRQHandler+0x1f8>
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	0a5b      	lsrs	r3, r3, #9
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00c      	beq.n	8004c4c <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004c42:	69b9      	ldr	r1, [r7, #24]
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 ff76 	bl	8005b36 <I2C_Slave_ADDR>
 8004c4a:	e066      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	091b      	lsrs	r3, r3, #4
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d009      	beq.n	8004c6c <HAL_I2C_EV_IRQHandler+0x218>
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	0a5b      	lsrs	r3, r3, #9
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 ffab 	bl	8005bc0 <I2C_Slave_STOPF>
 8004c6a:	e056      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c6c:	7bbb      	ldrb	r3, [r7, #14]
 8004c6e:	2b21      	cmp	r3, #33	; 0x21
 8004c70:	d002      	beq.n	8004c78 <HAL_I2C_EV_IRQHandler+0x224>
 8004c72:	7bbb      	ldrb	r3, [r7, #14]
 8004c74:	2b29      	cmp	r3, #41	; 0x29
 8004c76:	d125      	bne.n	8004cc4 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	09db      	lsrs	r3, r3, #7
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00f      	beq.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x250>
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	0a9b      	lsrs	r3, r3, #10
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d009      	beq.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x250>
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	089b      	lsrs	r3, r3, #2
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d103      	bne.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 fe8c 	bl	80059ba <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ca2:	e039      	b.n	8004d18 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	089b      	lsrs	r3, r3, #2
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d033      	beq.n	8004d18 <HAL_I2C_EV_IRQHandler+0x2c4>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	0a5b      	lsrs	r3, r3, #9
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d02d      	beq.n	8004d18 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 feb9 	bl	8005a34 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cc2:	e029      	b.n	8004d18 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00f      	beq.n	8004cf0 <HAL_I2C_EV_IRQHandler+0x29c>
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	0a9b      	lsrs	r3, r3, #10
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d009      	beq.n	8004cf0 <HAL_I2C_EV_IRQHandler+0x29c>
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	089b      	lsrs	r3, r3, #2
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d103      	bne.n	8004cf0 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fec4 	bl	8005a76 <I2C_SlaveReceive_RXNE>
 8004cee:	e014      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	089b      	lsrs	r3, r3, #2
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00e      	beq.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	0a5b      	lsrs	r3, r3, #9
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fef2 	bl	8005af2 <I2C_SlaveReceive_BTF>
 8004d0e:	e004      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8004d10:	bf00      	nop
 8004d12:	e002      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d14:	bf00      	nop
 8004d16:	e000      	b.n	8004d1a <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d18:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004d1a:	3720      	adds	r7, #32
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08a      	sub	sp, #40	; 0x28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d42:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	0a1b      	lsrs	r3, r3, #8
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00e      	beq.n	8004d6e <HAL_I2C_ER_IRQHandler+0x4e>
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	0a1b      	lsrs	r3, r3, #8
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5e:	f043 0301 	orr.w	r3, r3, #1
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d6c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	0a5b      	lsrs	r3, r3, #9
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00e      	beq.n	8004d98 <HAL_I2C_ER_IRQHandler+0x78>
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	0a1b      	lsrs	r3, r3, #8
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d008      	beq.n	8004d98 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	f043 0302 	orr.w	r3, r3, #2
 8004d8c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004d96:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	0a9b      	lsrs	r3, r3, #10
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d03f      	beq.n	8004e24 <HAL_I2C_ER_IRQHandler+0x104>
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	0a1b      	lsrs	r3, r3, #8
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d039      	beq.n	8004e24 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004db0:	7efb      	ldrb	r3, [r7, #27]
 8004db2:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc2:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc8:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004dca:	7ebb      	ldrb	r3, [r7, #26]
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d112      	bne.n	8004df6 <HAL_I2C_ER_IRQHandler+0xd6>
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d10f      	bne.n	8004df6 <HAL_I2C_ER_IRQHandler+0xd6>
 8004dd6:	7cfb      	ldrb	r3, [r7, #19]
 8004dd8:	2b21      	cmp	r3, #33	; 0x21
 8004dda:	d008      	beq.n	8004dee <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004ddc:	7cfb      	ldrb	r3, [r7, #19]
 8004dde:	2b29      	cmp	r3, #41	; 0x29
 8004de0:	d005      	beq.n	8004dee <HAL_I2C_ER_IRQHandler+0xce>
 8004de2:	7cfb      	ldrb	r3, [r7, #19]
 8004de4:	2b28      	cmp	r3, #40	; 0x28
 8004de6:	d106      	bne.n	8004df6 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2b21      	cmp	r3, #33	; 0x21
 8004dec:	d103      	bne.n	8004df6 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f001 f816 	bl	8005e20 <I2C_Slave_AF>
 8004df4:	e016      	b.n	8004e24 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dfe:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	f043 0304 	orr.w	r3, r3, #4
 8004e06:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004e08:	7efb      	ldrb	r3, [r7, #27]
 8004e0a:	2b10      	cmp	r3, #16
 8004e0c:	d002      	beq.n	8004e14 <HAL_I2C_ER_IRQHandler+0xf4>
 8004e0e:	7efb      	ldrb	r3, [r7, #27]
 8004e10:	2b40      	cmp	r3, #64	; 0x40
 8004e12:	d107      	bne.n	8004e24 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e22:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	0adb      	lsrs	r3, r3, #11
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00e      	beq.n	8004e4e <HAL_I2C_ER_IRQHandler+0x12e>
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	0a1b      	lsrs	r3, r3, #8
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d008      	beq.n	8004e4e <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	f043 0308 	orr.w	r3, r3, #8
 8004e42:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004e4c:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d008      	beq.n	8004e66 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f001 f84d 	bl	8005f00 <I2C_ITError>
  }
}
 8004e66:	bf00      	nop
 8004e68:	3728      	adds	r7, #40	; 0x28
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b083      	sub	sp, #12
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e8a:	bf00      	nop
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e96:	b480      	push	{r7}
 8004e98:	b083      	sub	sp, #12
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e9e:	bf00      	nop
 8004ea0:	370c      	adds	r7, #12
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b083      	sub	sp, #12
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	70fb      	strb	r3, [r7, #3]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004f1e:	bf00      	nop
 8004f20:	370c      	adds	r7, #12
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004f32:	bf00      	nop
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr

08004f3e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f4c:	b2db      	uxtb	r3, r3
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b084      	sub	sp, #16
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f68:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f70:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f76:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d150      	bne.n	8005022 <I2C_MasterTransmit_TXE+0xc8>
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	2b21      	cmp	r3, #33	; 0x21
 8004f84:	d14d      	bne.n	8005022 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d01d      	beq.n	8004fc8 <I2C_MasterTransmit_TXE+0x6e>
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b20      	cmp	r3, #32
 8004f90:	d01a      	beq.n	8004fc8 <I2C_MasterTransmit_TXE+0x6e>
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f98:	d016      	beq.n	8004fc8 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fa8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2211      	movs	r2, #17
 8004fae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7ff ff54 	bl	8004e6e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fc6:	e060      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fd6:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fe6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b40      	cmp	r3, #64	; 0x40
 8005000:	d107      	bne.n	8005012 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7ff ff6f 	bl	8004eee <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005010:	e03b      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7ff ff27 	bl	8004e6e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005020:	e033      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	2b21      	cmp	r3, #33	; 0x21
 8005026:	d005      	beq.n	8005034 <I2C_MasterTransmit_TXE+0xda>
 8005028:	7bbb      	ldrb	r3, [r7, #14]
 800502a:	2b40      	cmp	r3, #64	; 0x40
 800502c:	d12d      	bne.n	800508a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	2b22      	cmp	r3, #34	; 0x22
 8005032:	d12a      	bne.n	800508a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d108      	bne.n	8005050 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800504c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800504e:	e01c      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b40      	cmp	r3, #64	; 0x40
 800505a:	d103      	bne.n	8005064 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f898 	bl	8005192 <I2C_MemoryTransmit_TXE_BTF>
}
 8005062:	e012      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800507e:	b29b      	uxth	r3, r3
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005088:	e7ff      	b.n	800508a <I2C_MasterTransmit_TXE+0x130>
 800508a:	bf00      	nop
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b084      	sub	sp, #16
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800509e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b21      	cmp	r3, #33	; 0x21
 80050aa:	d165      	bne.n	8005178 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d012      	beq.n	80050dc <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ba:	781a      	ldrb	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80050da:	e056      	b.n	800518a <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2b08      	cmp	r3, #8
 80050e0:	d01d      	beq.n	800511e <I2C_MasterTransmit_BTF+0x8c>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d01a      	beq.n	800511e <I2C_MasterTransmit_BTF+0x8c>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050ee:	d016      	beq.n	800511e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050fe:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2211      	movs	r2, #17
 8005104:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2220      	movs	r2, #32
 8005112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7ff fea9 	bl	8004e6e <HAL_I2C_MasterTxCpltCallback>
}
 800511c:	e035      	b.n	800518a <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800512c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b40      	cmp	r3, #64	; 0x40
 8005156:	d107      	bne.n	8005168 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff fec4 	bl	8004eee <HAL_I2C_MemTxCpltCallback>
}
 8005166:	e010      	b.n	800518a <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff fe7c 	bl	8004e6e <HAL_I2C_MasterTxCpltCallback>
}
 8005176:	e008      	b.n	800518a <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b40      	cmp	r3, #64	; 0x40
 8005182:	d102      	bne.n	800518a <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f804 	bl	8005192 <I2C_MemoryTransmit_TXE_BTF>
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d11d      	bne.n	80051de <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d10b      	bne.n	80051c2 <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ba:	1c9a      	adds	r2, r3, #2
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80051c0:	e048      	b.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	121b      	asrs	r3, r3, #8
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051dc:	e03a      	b.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d10b      	bne.n	80051fe <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051fc:	e02a      	b.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005202:	2b02      	cmp	r3, #2
 8005204:	d126      	bne.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b22      	cmp	r3, #34	; 0x22
 8005210:	d108      	bne.n	8005224 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005220:	601a      	str	r2, [r3, #0]
}
 8005222:	e017      	b.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b21      	cmp	r3, #33	; 0x21
 800522e:	d111      	bne.n	8005254 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	781a      	ldrb	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	1c5a      	adds	r2, r3, #1
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b22      	cmp	r3, #34	; 0x22
 8005272:	d173      	bne.n	800535c <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005278:	b29b      	uxth	r3, r3
 800527a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b03      	cmp	r3, #3
 8005280:	d920      	bls.n	80052c4 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	691a      	ldr	r2, [r3, #16]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d154      	bne.n	800535c <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052c0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80052c2:	e04b      	b.n	800535c <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d047      	beq.n	800535c <I2C_MasterReceive_RXNE+0xfc>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d002      	beq.n	80052d8 <I2C_MasterReceive_RXNE+0x78>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d141      	bne.n	800535c <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052f6:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691a      	ldr	r2, [r3, #16]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	b2d2      	uxtb	r2, r2
 8005304:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005314:	b29b      	uxth	r3, r3
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b40      	cmp	r3, #64	; 0x40
 8005330:	d10a      	bne.n	8005348 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7ff fdde 	bl	8004f02 <HAL_I2C_MemRxCpltCallback>
}
 8005346:	e009      	b.n	800535c <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2212      	movs	r2, #18
 8005354:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff fd93 	bl	8004e82 <HAL_I2C_MasterRxCpltCallback>
}
 800535c:	bf00      	nop
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005370:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005376:	b29b      	uxth	r3, r3
 8005378:	2b04      	cmp	r3, #4
 800537a:	d11b      	bne.n	80053b4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	691a      	ldr	r2, [r3, #16]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005396:	b2d2      	uxtb	r2, r2
 8005398:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	1c5a      	adds	r2, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80053b2:	e0bd      	b.n	8005530 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b03      	cmp	r3, #3
 80053bc:	d129      	bne.n	8005412 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053cc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d00a      	beq.n	80053ea <I2C_MasterReceive_BTF+0x86>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d007      	beq.n	80053ea <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691a      	ldr	r2, [r3, #16]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	b2d2      	uxtb	r2, r2
 80053f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fc:	1c5a      	adds	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005406:	b29b      	uxth	r3, r3
 8005408:	3b01      	subs	r3, #1
 800540a:	b29a      	uxth	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005410:	e08e      	b.n	8005530 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005416:	b29b      	uxth	r3, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d176      	bne.n	800550a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d002      	beq.n	8005428 <I2C_MasterReceive_BTF+0xc4>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2b10      	cmp	r3, #16
 8005426:	d108      	bne.n	800543a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	e019      	b.n	800546e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b04      	cmp	r3, #4
 800543e:	d002      	beq.n	8005446 <I2C_MasterReceive_BTF+0xe2>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b02      	cmp	r3, #2
 8005444:	d108      	bne.n	8005458 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	e00a      	b.n	800546e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2b10      	cmp	r3, #16
 800545c:	d007      	beq.n	800546e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800546c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691a      	ldr	r2, [r3, #16]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	b2d2      	uxtb	r2, r2
 800547a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548a:	b29b      	uxth	r3, r3
 800548c:	3b01      	subs	r3, #1
 800548e:	b29a      	uxth	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	691a      	ldr	r2, [r3, #16]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	b2d2      	uxtb	r2, r2
 80054a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	3b01      	subs	r3, #1
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80054c8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2220      	movs	r2, #32
 80054ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b40      	cmp	r3, #64	; 0x40
 80054dc:	d10a      	bne.n	80054f4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f7ff fd08 	bl	8004f02 <HAL_I2C_MemRxCpltCallback>
}
 80054f2:	e01d      	b.n	8005530 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2212      	movs	r2, #18
 8005500:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff fcbd 	bl	8004e82 <HAL_I2C_MasterRxCpltCallback>
}
 8005508:	e012      	b.n	8005530 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	691a      	ldr	r2, [r3, #16]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	1c5a      	adds	r2, r3, #1
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005526:	b29b      	uxth	r3, r3
 8005528:	3b01      	subs	r3, #1
 800552a:	b29a      	uxth	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005530:	bf00      	nop
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b40      	cmp	r3, #64	; 0x40
 800554a:	d117      	bne.n	800557c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005550:	2b00      	cmp	r3, #0
 8005552:	d109      	bne.n	8005568 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005558:	b2db      	uxtb	r3, r3
 800555a:	461a      	mov	r2, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005564:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005566:	e067      	b.n	8005638 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800556c:	b2db      	uxtb	r3, r3
 800556e:	f043 0301 	orr.w	r3, r3, #1
 8005572:	b2da      	uxtb	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	611a      	str	r2, [r3, #16]
}
 800557a:	e05d      	b.n	8005638 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005584:	d133      	bne.n	80055ee <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b21      	cmp	r3, #33	; 0x21
 8005590:	d109      	bne.n	80055a6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005596:	b2db      	uxtb	r3, r3
 8005598:	461a      	mov	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055a2:	611a      	str	r2, [r3, #16]
 80055a4:	e008      	b.n	80055b8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	f043 0301 	orr.w	r3, r3, #1
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d004      	beq.n	80055ca <I2C_Master_SB+0x92>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d108      	bne.n	80055dc <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d032      	beq.n	8005638 <I2C_Master_SB+0x100>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d02d      	beq.n	8005638 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055ea:	605a      	str	r2, [r3, #4]
}
 80055ec:	e024      	b.n	8005638 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10e      	bne.n	8005614 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	11db      	asrs	r3, r3, #7
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	f003 0306 	and.w	r3, r3, #6
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f063 030f 	orn	r3, r3, #15
 800560a:	b2da      	uxtb	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	611a      	str	r2, [r3, #16]
}
 8005612:	e011      	b.n	8005638 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005618:	2b01      	cmp	r3, #1
 800561a:	d10d      	bne.n	8005638 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005620:	b29b      	uxth	r3, r3
 8005622:	11db      	asrs	r3, r3, #7
 8005624:	b2db      	uxtb	r3, r3
 8005626:	f003 0306 	and.w	r3, r3, #6
 800562a:	b2db      	uxtb	r3, r3
 800562c:	f063 030e 	orn	r3, r3, #14
 8005630:	b2da      	uxtb	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	611a      	str	r2, [r3, #16]
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005650:	b2da      	uxtb	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565c:	2b00      	cmp	r3, #0
 800565e:	d103      	bne.n	8005668 <I2C_Master_ADD10+0x24>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005664:	2b00      	cmp	r3, #0
 8005666:	d011      	beq.n	800568c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800566c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800566e:	2b00      	cmp	r3, #0
 8005670:	d104      	bne.n	800567c <I2C_Master_ADD10+0x38>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800568a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005698:	b480      	push	{r7}
 800569a:	b091      	sub	sp, #68	; 0x44
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ae:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b22      	cmp	r3, #34	; 0x22
 80056c0:	f040 8169 	bne.w	8005996 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10f      	bne.n	80056ec <I2C_Master_ADDR+0x54>
 80056cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80056d0:	2b40      	cmp	r3, #64	; 0x40
 80056d2:	d10b      	bne.n	80056ec <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056d4:	2300      	movs	r3, #0
 80056d6:	633b      	str	r3, [r7, #48]	; 0x30
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	633b      	str	r3, [r7, #48]	; 0x30
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	633b      	str	r3, [r7, #48]	; 0x30
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	e160      	b.n	80059ae <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d11d      	bne.n	8005730 <I2C_Master_ADDR+0x98>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80056fc:	d118      	bne.n	8005730 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056fe:	2300      	movs	r3, #0
 8005700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005712:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005722:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	651a      	str	r2, [r3, #80]	; 0x50
 800572e:	e13e      	b.n	80059ae <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d113      	bne.n	8005762 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800573a:	2300      	movs	r3, #0
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	62bb      	str	r3, [r7, #40]	; 0x28
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	62bb      	str	r3, [r7, #40]	; 0x28
 800574e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	e115      	b.n	800598e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	2b01      	cmp	r3, #1
 800576a:	f040 808a 	bne.w	8005882 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800576e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005774:	d137      	bne.n	80057e6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005784:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005790:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005794:	d113      	bne.n	80057be <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057a4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057a6:	2300      	movs	r3, #0
 80057a8:	627b      	str	r3, [r7, #36]	; 0x24
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	627b      	str	r3, [r7, #36]	; 0x24
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	e0e7      	b.n	800598e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057be:	2300      	movs	r3, #0
 80057c0:	623b      	str	r3, [r7, #32]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	623b      	str	r3, [r7, #32]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	e0d3      	b.n	800598e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80057e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d02e      	beq.n	800584a <I2C_Master_ADDR+0x1b2>
 80057ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ee:	2b20      	cmp	r3, #32
 80057f0:	d02b      	beq.n	800584a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80057f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057f4:	2b12      	cmp	r3, #18
 80057f6:	d102      	bne.n	80057fe <I2C_Master_ADDR+0x166>
 80057f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d125      	bne.n	800584a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80057fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005800:	2b04      	cmp	r3, #4
 8005802:	d00e      	beq.n	8005822 <I2C_Master_ADDR+0x18a>
 8005804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005806:	2b02      	cmp	r3, #2
 8005808:	d00b      	beq.n	8005822 <I2C_Master_ADDR+0x18a>
 800580a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580c:	2b10      	cmp	r3, #16
 800580e:	d008      	beq.n	8005822 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	e007      	b.n	8005832 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005830:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005832:	2300      	movs	r3, #0
 8005834:	61fb      	str	r3, [r7, #28]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	61fb      	str	r3, [r7, #28]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	61fb      	str	r3, [r7, #28]
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	e0a1      	b.n	800598e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005858:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585a:	2300      	movs	r3, #0
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	61bb      	str	r3, [r7, #24]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	61bb      	str	r3, [r7, #24]
 800586e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800587e:	601a      	str	r2, [r3, #0]
 8005880:	e085      	b.n	800598e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d14d      	bne.n	8005928 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800588c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588e:	2b04      	cmp	r3, #4
 8005890:	d016      	beq.n	80058c0 <I2C_Master_ADDR+0x228>
 8005892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005894:	2b02      	cmp	r3, #2
 8005896:	d013      	beq.n	80058c0 <I2C_Master_ADDR+0x228>
 8005898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589a:	2b10      	cmp	r3, #16
 800589c:	d010      	beq.n	80058c0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ac:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058bc:	601a      	str	r2, [r3, #0]
 80058be:	e007      	b.n	80058d0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058ce:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058de:	d117      	bne.n	8005910 <I2C_Master_ADDR+0x278>
 80058e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80058e6:	d00b      	beq.n	8005900 <I2C_Master_ADDR+0x268>
 80058e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d008      	beq.n	8005900 <I2C_Master_ADDR+0x268>
 80058ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d005      	beq.n	8005900 <I2C_Master_ADDR+0x268>
 80058f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f6:	2b10      	cmp	r3, #16
 80058f8:	d002      	beq.n	8005900 <I2C_Master_ADDR+0x268>
 80058fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fc:	2b20      	cmp	r3, #32
 80058fe:	d107      	bne.n	8005910 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800590e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	e032      	b.n	800598e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005936:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005942:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005946:	d117      	bne.n	8005978 <I2C_Master_ADDR+0x2e0>
 8005948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800594e:	d00b      	beq.n	8005968 <I2C_Master_ADDR+0x2d0>
 8005950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005952:	2b01      	cmp	r3, #1
 8005954:	d008      	beq.n	8005968 <I2C_Master_ADDR+0x2d0>
 8005956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005958:	2b08      	cmp	r3, #8
 800595a:	d005      	beq.n	8005968 <I2C_Master_ADDR+0x2d0>
 800595c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595e:	2b10      	cmp	r3, #16
 8005960:	d002      	beq.n	8005968 <I2C_Master_ADDR+0x2d0>
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	2b20      	cmp	r3, #32
 8005966:	d107      	bne.n	8005978 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005976:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005978:	2300      	movs	r3, #0
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	613b      	str	r3, [r7, #16]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	613b      	str	r3, [r7, #16]
 800598c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005994:	e00b      	b.n	80059ae <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005996:	2300      	movs	r3, #0
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	60fb      	str	r3, [r7, #12]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	68fb      	ldr	r3, [r7, #12]
}
 80059ac:	e7ff      	b.n	80059ae <I2C_Master_ADDR+0x316>
 80059ae:	bf00      	nop
 80059b0:	3744      	adds	r7, #68	; 0x44
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b084      	sub	sp, #16
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d02b      	beq.n	8005a2c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d8:	781a      	ldrb	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d114      	bne.n	8005a2c <I2C_SlaveTransmit_TXE+0x72>
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	2b29      	cmp	r3, #41	; 0x29
 8005a06:	d111      	bne.n	8005a2c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a16:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2221      	movs	r2, #33	; 0x21
 8005a1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2228      	movs	r2, #40	; 0x28
 8005a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff fa35 	bl	8004e96 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a2c:	bf00      	nop
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d011      	beq.n	8005a6a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	781a      	ldrb	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	3b01      	subs	r3, #1
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005a6a:	bf00      	nop
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b084      	sub	sp, #16
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a84:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d02c      	beq.n	8005aea <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	691a      	ldr	r2, [r3, #16]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9a:	b2d2      	uxtb	r2, r2
 8005a9c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d114      	bne.n	8005aea <I2C_SlaveReceive_RXNE+0x74>
 8005ac0:	7bfb      	ldrb	r3, [r7, #15]
 8005ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac4:	d111      	bne.n	8005aea <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ad4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2222      	movs	r2, #34	; 0x22
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2228      	movs	r2, #40	; 0x28
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7ff f9e0 	bl	8004eaa <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005aea:	bf00      	nop
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b083      	sub	sp, #12
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d012      	beq.n	8005b2a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691a      	ldr	r2, [r3, #16]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	b2d2      	uxtb	r2, r2
 8005b10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	3b01      	subs	r3, #1
 8005b24:	b29a      	uxth	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005b40:	2300      	movs	r3, #0
 8005b42:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b50:	2b28      	cmp	r3, #40	; 0x28
 8005b52:	d127      	bne.n	8005ba4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b62:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	089b      	lsrs	r3, r3, #2
 8005b68:	f003 0301 	and.w	r3, r3, #1
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	09db      	lsrs	r3, r3, #7
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	81bb      	strh	r3, [r7, #12]
 8005b86:	e002      	b.n	8005b8e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005b96:	89ba      	ldrh	r2, [r7, #12]
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f7ff f98e 	bl	8004ebe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005ba2:	e008      	b.n	8005bb6 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f06f 0202 	mvn.w	r2, #2
 8005bac:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005bb6:	bf00      	nop
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
	...

08005bc0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bce:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005bde:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005be0:	2300      	movs	r3, #0
 8005be2:	60bb      	str	r3, [r7, #8]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	60bb      	str	r3, [r7, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c0c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c1c:	d172      	bne.n	8005d04 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005c1e:	7bfb      	ldrb	r3, [r7, #15]
 8005c20:	2b22      	cmp	r3, #34	; 0x22
 8005c22:	d002      	beq.n	8005c2a <I2C_Slave_STOPF+0x6a>
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
 8005c26:	2b2a      	cmp	r3, #42	; 0x2a
 8005c28:	d135      	bne.n	8005c96 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	f043 0204 	orr.w	r2, r3, #4
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c5c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fd fedc 	bl	8003a20 <HAL_DMA_GetState>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d049      	beq.n	8005d02 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c72:	4a69      	ldr	r2, [pc, #420]	; (8005e18 <I2C_Slave_STOPF+0x258>)
 8005c74:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7fd fd24 	bl	80036c8 <HAL_DMA_Abort_IT>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d03d      	beq.n	8005d02 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c90:	4610      	mov	r0, r2
 8005c92:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c94:	e035      	b.n	8005d02 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d005      	beq.n	8005cba <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	f043 0204 	orr.w	r2, r3, #4
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cc8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7fd fea6 	bl	8003a20 <HAL_DMA_GetState>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d014      	beq.n	8005d04 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cde:	4a4e      	ldr	r2, [pc, #312]	; (8005e18 <I2C_Slave_STOPF+0x258>)
 8005ce0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fd fcee 	bl	80036c8 <HAL_DMA_Abort_IT>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d008      	beq.n	8005d04 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	4798      	blx	r3
 8005d00:	e000      	b.n	8005d04 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d02:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d03e      	beq.n	8005d8c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b04      	cmp	r3, #4
 8005d1a:	d112      	bne.n	8005d42 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	691a      	ldr	r2, [r3, #16]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d26:	b2d2      	uxtb	r2, r2
 8005d28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	1c5a      	adds	r2, r3, #1
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	b29a      	uxth	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4c:	2b40      	cmp	r3, #64	; 0x40
 8005d4e:	d112      	bne.n	8005d76 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5a:	b2d2      	uxtb	r2, r2
 8005d5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d62:	1c5a      	adds	r2, r3, #1
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d005      	beq.n	8005d8c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d84:	f043 0204 	orr.w	r2, r3, #4
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f8b3 	bl	8005f00 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005d9a:	e039      	b.n	8005e10 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005d9c:	7bfb      	ldrb	r3, [r7, #15]
 8005d9e:	2b2a      	cmp	r3, #42	; 0x2a
 8005da0:	d109      	bne.n	8005db6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2228      	movs	r2, #40	; 0x28
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7ff f87a 	bl	8004eaa <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b28      	cmp	r3, #40	; 0x28
 8005dc0:	d111      	bne.n	8005de6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a15      	ldr	r2, [pc, #84]	; (8005e1c <I2C_Slave_STOPF+0x25c>)
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7ff f87b 	bl	8004eda <HAL_I2C_ListenCpltCallback>
}
 8005de4:	e014      	b.n	8005e10 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dea:	2b22      	cmp	r3, #34	; 0x22
 8005dec:	d002      	beq.n	8005df4 <I2C_Slave_STOPF+0x234>
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
 8005df0:	2b22      	cmp	r3, #34	; 0x22
 8005df2:	d10d      	bne.n	8005e10 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7ff f84d 	bl	8004eaa <HAL_I2C_SlaveRxCpltCallback>
}
 8005e10:	bf00      	nop
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	08006675 	.word	0x08006675
 8005e1c:	ffff0000 	.word	0xffff0000

08005e20 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e34:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2b08      	cmp	r3, #8
 8005e3a:	d002      	beq.n	8005e42 <I2C_Slave_AF+0x22>
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	2b20      	cmp	r3, #32
 8005e40:	d129      	bne.n	8005e96 <I2C_Slave_AF+0x76>
 8005e42:	7bfb      	ldrb	r3, [r7, #15]
 8005e44:	2b28      	cmp	r3, #40	; 0x28
 8005e46:	d126      	bne.n	8005e96 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a2c      	ldr	r2, [pc, #176]	; (8005efc <I2C_Slave_AF+0xdc>)
 8005e4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e5c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e66:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e76:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7ff f823 	bl	8004eda <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005e94:	e02e      	b.n	8005ef4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
 8005e98:	2b21      	cmp	r3, #33	; 0x21
 8005e9a:	d126      	bne.n	8005eea <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a17      	ldr	r2, [pc, #92]	; (8005efc <I2C_Slave_AF+0xdc>)
 8005ea0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2221      	movs	r2, #33	; 0x21
 8005ea6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ec6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ed0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ee0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7fe ffd7 	bl	8004e96 <HAL_I2C_SlaveTxCpltCallback>
}
 8005ee8:	e004      	b.n	8005ef4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ef2:	615a      	str	r2, [r3, #20]
}
 8005ef4:	bf00      	nop
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	ffff0000 	.word	0xffff0000

08005f00 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b10      	cmp	r3, #16
 8005f1a:	d10a      	bne.n	8005f32 <I2C_ITError+0x32>
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
 8005f1e:	2b22      	cmp	r3, #34	; 0x22
 8005f20:	d107      	bne.n	8005f32 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f30:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
 8005f34:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f38:	2b28      	cmp	r3, #40	; 0x28
 8005f3a:	d107      	bne.n	8005f4c <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2228      	movs	r2, #40	; 0x28
 8005f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f4a:	e015      	b.n	8005f78 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f5a:	d006      	beq.n	8005f6a <I2C_ITError+0x6a>
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
 8005f5e:	2b60      	cmp	r3, #96	; 0x60
 8005f60:	d003      	beq.n	8005f6a <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f86:	d162      	bne.n	800604e <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f96:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d020      	beq.n	8005fe8 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005faa:	4a6a      	ldr	r2, [pc, #424]	; (8006154 <I2C_ITError+0x254>)
 8005fac:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fd fb88 	bl	80036c8 <HAL_DMA_Abort_IT>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 8089 	beq.w	80060d2 <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0201 	bic.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	4798      	blx	r3
 8005fe6:	e074      	b.n	80060d2 <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fec:	4a59      	ldr	r2, [pc, #356]	; (8006154 <I2C_ITError+0x254>)
 8005fee:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fd fb67 	bl	80036c8 <HAL_DMA_Abort_IT>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d068      	beq.n	80060d2 <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600a:	2b40      	cmp	r3, #64	; 0x40
 800600c:	d10b      	bne.n	8006026 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0201 	bic.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2220      	movs	r2, #32
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006048:	4610      	mov	r0, r2
 800604a:	4798      	blx	r3
 800604c:	e041      	b.n	80060d2 <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b60      	cmp	r3, #96	; 0x60
 8006058:	d125      	bne.n	80060a6 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2220      	movs	r2, #32
 800605e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006072:	2b40      	cmp	r3, #64	; 0x40
 8006074:	d10b      	bne.n	800608e <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	691a      	ldr	r2, [r3, #16]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f022 0201 	bic.w	r2, r2, #1
 800609c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7fe ff43 	bl	8004f2a <HAL_I2C_AbortCpltCallback>
 80060a4:	e015      	b.n	80060d2 <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	695b      	ldr	r3, [r3, #20]
 80060ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b0:	2b40      	cmp	r3, #64	; 0x40
 80060b2:	d10b      	bne.n	80060cc <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691a      	ldr	r2, [r3, #16]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7fe ff22 	bl	8004f16 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10e      	bne.n	8006100 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d109      	bne.n	8006100 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d104      	bne.n	8006100 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800610e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006116:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611c:	f003 0304 	and.w	r3, r3, #4
 8006120:	2b04      	cmp	r3, #4
 8006122:	d113      	bne.n	800614c <I2C_ITError+0x24c>
 8006124:	7bfb      	ldrb	r3, [r7, #15]
 8006126:	2b28      	cmp	r3, #40	; 0x28
 8006128:	d110      	bne.n	800614c <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a0a      	ldr	r2, [pc, #40]	; (8006158 <I2C_ITError+0x258>)
 800612e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2220      	movs	r2, #32
 800613a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fe fec7 	bl	8004eda <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800614c:	bf00      	nop
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	08006675 	.word	0x08006675
 8006158:	ffff0000 	.word	0xffff0000

0800615c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af02      	add	r7, sp, #8
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	4608      	mov	r0, r1
 8006166:	4611      	mov	r1, r2
 8006168:	461a      	mov	r2, r3
 800616a:	4603      	mov	r3, r0
 800616c:	817b      	strh	r3, [r7, #10]
 800616e:	460b      	mov	r3, r1
 8006170:	813b      	strh	r3, [r7, #8]
 8006172:	4613      	mov	r3, r2
 8006174:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006184:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	9300      	str	r3, [sp, #0]
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	2200      	movs	r2, #0
 800618e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 faed 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00c      	beq.n	80061b8 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d003      	beq.n	80061b4 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e05f      	b.n	8006278 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061b8:	897b      	ldrh	r3, [r7, #10]
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ca:	6a3a      	ldr	r2, [r7, #32]
 80061cc:	492c      	ldr	r1, [pc, #176]	; (8006280 <I2C_RequestMemoryWrite+0x124>)
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f000 fb26 	bl	8006820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e04c      	b.n	8006278 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	617b      	str	r3, [r7, #20]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f6:	6a39      	ldr	r1, [r7, #32]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fb90 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00d      	beq.n	8006220 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006208:	2b04      	cmp	r3, #4
 800620a:	d107      	bne.n	800621c <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800621a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e02b      	b.n	8006278 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006220:	88fb      	ldrh	r3, [r7, #6]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d105      	bne.n	8006232 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006226:	893b      	ldrh	r3, [r7, #8]
 8006228:	b2da      	uxtb	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	611a      	str	r2, [r3, #16]
 8006230:	e021      	b.n	8006276 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006232:	893b      	ldrh	r3, [r7, #8]
 8006234:	0a1b      	lsrs	r3, r3, #8
 8006236:	b29b      	uxth	r3, r3
 8006238:	b2da      	uxtb	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006242:	6a39      	ldr	r1, [r7, #32]
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f000 fb6a 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00d      	beq.n	800626c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	2b04      	cmp	r3, #4
 8006256:	d107      	bne.n	8006268 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006266:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e005      	b.n	8006278 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800626c:	893b      	ldrh	r3, [r7, #8]
 800626e:	b2da      	uxtb	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	00010002 	.word	0x00010002

08006284 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b088      	sub	sp, #32
 8006288:	af02      	add	r7, sp, #8
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	4608      	mov	r0, r1
 800628e:	4611      	mov	r1, r2
 8006290:	461a      	mov	r2, r3
 8006292:	4603      	mov	r3, r0
 8006294:	817b      	strh	r3, [r7, #10]
 8006296:	460b      	mov	r3, r1
 8006298:	813b      	strh	r3, [r7, #8]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 fa51 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00c      	beq.n	80062f0 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d003      	beq.n	80062ec <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e0a9      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80062f0:	897b      	ldrh	r3, [r7, #10]
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461a      	mov	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80062fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	6a3a      	ldr	r2, [r7, #32]
 8006304:	4951      	ldr	r1, [pc, #324]	; (800644c <I2C_RequestMemoryRead+0x1c8>)
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 fa8a 	bl	8006820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e096      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006316:	2300      	movs	r3, #0
 8006318:	617b      	str	r3, [r7, #20]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	617b      	str	r3, [r7, #20]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	617b      	str	r3, [r7, #20]
 800632a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800632c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800632e:	6a39      	ldr	r1, [r7, #32]
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 faf4 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00d      	beq.n	8006358 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	2b04      	cmp	r3, #4
 8006342:	d107      	bne.n	8006354 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006352:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e075      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006358:	88fb      	ldrh	r3, [r7, #6]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d105      	bne.n	800636a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800635e:	893b      	ldrh	r3, [r7, #8]
 8006360:	b2da      	uxtb	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	611a      	str	r2, [r3, #16]
 8006368:	e021      	b.n	80063ae <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800636a:	893b      	ldrh	r3, [r7, #8]
 800636c:	0a1b      	lsrs	r3, r3, #8
 800636e:	b29b      	uxth	r3, r3
 8006370:	b2da      	uxtb	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800637a:	6a39      	ldr	r1, [r7, #32]
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 face 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00d      	beq.n	80063a4 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638c:	2b04      	cmp	r3, #4
 800638e:	d107      	bne.n	80063a0 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800639e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e04f      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063a4:	893b      	ldrh	r3, [r7, #8]
 80063a6:	b2da      	uxtb	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063b0:	6a39      	ldr	r1, [r7, #32]
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f000 fab3 	bl	800691e <I2C_WaitOnTXEFlagUntilTimeout>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00d      	beq.n	80063da <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c2:	2b04      	cmp	r3, #4
 80063c4:	d107      	bne.n	80063d6 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e034      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 f9bb 	bl	8006772 <I2C_WaitOnFlagUntilTimeout>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00c      	beq.n	800641c <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006416:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e013      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800641c:	897b      	ldrh	r3, [r7, #10]
 800641e:	b2db      	uxtb	r3, r3
 8006420:	f043 0301 	orr.w	r3, r3, #1
 8006424:	b2da      	uxtb	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800642c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642e:	6a3a      	ldr	r2, [r7, #32]
 8006430:	4906      	ldr	r1, [pc, #24]	; (800644c <I2C_RequestMemoryRead+0x1c8>)
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f000 f9f4 	bl	8006820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3718      	adds	r7, #24
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	00010002 	.word	0x00010002

08006450 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006464:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800646c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006472:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006482:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006488:	2b00      	cmp	r3, #0
 800648a:	d003      	beq.n	8006494 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006490:	2200      	movs	r2, #0
 8006492:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	2b00      	cmp	r3, #0
 800649a:	d003      	beq.n	80064a4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a0:	2200      	movs	r2, #0
 80064a2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80064a4:	7cfb      	ldrb	r3, [r7, #19]
 80064a6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80064aa:	2b21      	cmp	r3, #33	; 0x21
 80064ac:	d007      	beq.n	80064be <I2C_DMAXferCplt+0x6e>
 80064ae:	7cfb      	ldrb	r3, [r7, #19]
 80064b0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80064b4:	2b22      	cmp	r3, #34	; 0x22
 80064b6:	d131      	bne.n	800651c <I2C_DMAXferCplt+0xcc>
 80064b8:	7cbb      	ldrb	r3, [r7, #18]
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d12e      	bne.n	800651c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064cc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	2200      	movs	r2, #0
 80064d2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80064d4:	7cfb      	ldrb	r3, [r7, #19]
 80064d6:	2b29      	cmp	r3, #41	; 0x29
 80064d8:	d10a      	bne.n	80064f0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2221      	movs	r2, #33	; 0x21
 80064de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	2228      	movs	r2, #40	; 0x28
 80064e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80064e8:	6978      	ldr	r0, [r7, #20]
 80064ea:	f7fe fcd4 	bl	8004e96 <HAL_I2C_SlaveTxCpltCallback>
 80064ee:	e00c      	b.n	800650a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80064f0:	7cfb      	ldrb	r3, [r7, #19]
 80064f2:	2b2a      	cmp	r3, #42	; 0x2a
 80064f4:	d109      	bne.n	800650a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	2222      	movs	r2, #34	; 0x22
 80064fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	2228      	movs	r2, #40	; 0x28
 8006500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006504:	6978      	ldr	r0, [r7, #20]
 8006506:	f7fe fcd0 	bl	8004eaa <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006518:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800651a:	e06a      	b.n	80065f2 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d064      	beq.n	80065f2 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b01      	cmp	r3, #1
 8006530:	d107      	bne.n	8006542 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006540:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006550:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006558:	d009      	beq.n	800656e <I2C_DMAXferCplt+0x11e>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2b08      	cmp	r3, #8
 800655e:	d006      	beq.n	800656e <I2C_DMAXferCplt+0x11e>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006566:	d002      	beq.n	800656e <I2C_DMAXferCplt+0x11e>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2b20      	cmp	r3, #32
 800656c:	d107      	bne.n	800657e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800657c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	685a      	ldr	r2, [r3, #4]
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800658c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800659c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2200      	movs	r2, #0
 80065a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d003      	beq.n	80065b4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80065ac:	6978      	ldr	r0, [r7, #20]
 80065ae:	f7fe fcb2 	bl	8004f16 <HAL_I2C_ErrorCallback>
}
 80065b2:	e01e      	b.n	80065f2 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	2220      	movs	r2, #32
 80065b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b40      	cmp	r3, #64	; 0x40
 80065c6:	d10a      	bne.n	80065de <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2200      	movs	r2, #0
 80065d4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80065d6:	6978      	ldr	r0, [r7, #20]
 80065d8:	f7fe fc93 	bl	8004f02 <HAL_I2C_MemRxCpltCallback>
}
 80065dc:	e009      	b.n	80065f2 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	2212      	movs	r2, #18
 80065ea:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80065ec:	6978      	ldr	r0, [r7, #20]
 80065ee:	f7fe fc48 	bl	8004e82 <HAL_I2C_MasterRxCpltCallback>
}
 80065f2:	bf00      	nop
 80065f4:	3718      	adds	r7, #24
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b084      	sub	sp, #16
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006606:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800660c:	2b00      	cmp	r3, #0
 800660e:	d003      	beq.n	8006618 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006614:	2200      	movs	r2, #0
 8006616:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661c:	2b00      	cmp	r3, #0
 800661e:	d003      	beq.n	8006628 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	2200      	movs	r2, #0
 8006626:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f7fd fa07 	bl	8003a3c <HAL_DMA_GetError>
 800662e:	4603      	mov	r3, r0
 8006630:	2b02      	cmp	r3, #2
 8006632:	d01b      	beq.n	800666c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006642:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2220      	movs	r2, #32
 800664e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665e:	f043 0210 	orr.w	r2, r3, #16
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f7fe fc55 	bl	8004f16 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800666c:	bf00      	nop
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006680:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006688:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668e:	2b00      	cmp	r3, #0
 8006690:	d003      	beq.n	800669a <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006696:	2200      	movs	r2, #0
 8006698:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a6:	2200      	movs	r2, #0
 80066a8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066b8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d003      	beq.n	80066d0 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066cc:	2200      	movs	r2, #0
 80066ce:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066dc:	2200      	movs	r2, #0
 80066de:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f022 0201 	bic.w	r2, r2, #1
 80066ee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b60      	cmp	r3, #96	; 0x60
 80066fa:	d10e      	bne.n	800671a <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2220      	movs	r2, #32
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f7fe fc09 	bl	8004f2a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006718:	e027      	b.n	800676a <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800671a:	7afb      	ldrb	r3, [r7, #11]
 800671c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006720:	2b28      	cmp	r3, #40	; 0x28
 8006722:	d117      	bne.n	8006754 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0201 	orr.w	r2, r2, #1
 8006732:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006742:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2228      	movs	r2, #40	; 0x28
 800674e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006752:	e007      	b.n	8006764 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f7fe fbd6 	bl	8004f16 <HAL_I2C_ErrorCallback>
}
 800676a:	bf00      	nop
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b084      	sub	sp, #16
 8006776:	af00      	add	r7, sp, #0
 8006778:	60f8      	str	r0, [r7, #12]
 800677a:	60b9      	str	r1, [r7, #8]
 800677c:	603b      	str	r3, [r7, #0]
 800677e:	4613      	mov	r3, r2
 8006780:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006782:	e025      	b.n	80067d0 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678a:	d021      	beq.n	80067d0 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678c:	f7fc fd56 	bl	800323c <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	429a      	cmp	r2, r3
 800679a:	d302      	bcc.n	80067a2 <I2C_WaitOnFlagUntilTimeout+0x30>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d116      	bne.n	80067d0 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067bc:	f043 0220 	orr.w	r2, r3, #32
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e023      	b.n	8006818 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	0c1b      	lsrs	r3, r3, #16
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d10d      	bne.n	80067f6 <I2C_WaitOnFlagUntilTimeout+0x84>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	43da      	mvns	r2, r3
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	4013      	ands	r3, r2
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	bf0c      	ite	eq
 80067ec:	2301      	moveq	r3, #1
 80067ee:	2300      	movne	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	461a      	mov	r2, r3
 80067f4:	e00c      	b.n	8006810 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	43da      	mvns	r2, r3
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	4013      	ands	r3, r2
 8006802:	b29b      	uxth	r3, r3
 8006804:	2b00      	cmp	r3, #0
 8006806:	bf0c      	ite	eq
 8006808:	2301      	moveq	r3, #1
 800680a:	2300      	movne	r3, #0
 800680c:	b2db      	uxtb	r3, r3
 800680e:	461a      	mov	r2, r3
 8006810:	79fb      	ldrb	r3, [r7, #7]
 8006812:	429a      	cmp	r2, r3
 8006814:	d0b6      	beq.n	8006784 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
 800682c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800682e:	e051      	b.n	80068d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800683a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800683e:	d123      	bne.n	8006888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800684e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006858:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006874:	f043 0204 	orr.w	r2, r3, #4
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e046      	b.n	8006916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688e:	d021      	beq.n	80068d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006890:	f7fc fcd4 	bl	800323c <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	d302      	bcc.n	80068a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d116      	bne.n	80068d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c0:	f043 0220 	orr.w	r2, r3, #32
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e020      	b.n	8006916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	0c1b      	lsrs	r3, r3, #16
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d10c      	bne.n	80068f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	695b      	ldr	r3, [r3, #20]
 80068e4:	43da      	mvns	r2, r3
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	4013      	ands	r3, r2
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	bf14      	ite	ne
 80068f0:	2301      	movne	r3, #1
 80068f2:	2300      	moveq	r3, #0
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	e00b      	b.n	8006910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	43da      	mvns	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4013      	ands	r3, r2
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	bf14      	ite	ne
 800690a:	2301      	movne	r3, #1
 800690c:	2300      	moveq	r3, #0
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b00      	cmp	r3, #0
 8006912:	d18d      	bne.n	8006830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b084      	sub	sp, #16
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800692a:	e02d      	b.n	8006988 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f000 f8ce 	bl	8006ace <I2C_IsAcknowledgeFailed>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e02d      	b.n	8006998 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006942:	d021      	beq.n	8006988 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006944:	f7fc fc7a 	bl	800323c <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	68ba      	ldr	r2, [r7, #8]
 8006950:	429a      	cmp	r2, r3
 8006952:	d302      	bcc.n	800695a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d116      	bne.n	8006988 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2200      	movs	r2, #0
 800695e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2220      	movs	r2, #32
 8006964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006974:	f043 0220 	orr.w	r2, r3, #32
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e007      	b.n	8006998 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006992:	2b80      	cmp	r3, #128	; 0x80
 8006994:	d1ca      	bne.n	800692c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069ac:	e02d      	b.n	8006a0a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f000 f88d 	bl	8006ace <I2C_IsAcknowledgeFailed>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e02d      	b.n	8006a1a <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c4:	d021      	beq.n	8006a0a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069c6:	f7fc fc39 	bl	800323c <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	68ba      	ldr	r2, [r7, #8]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d302      	bcc.n	80069dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d116      	bne.n	8006a0a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2220      	movs	r2, #32
 80069e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f6:	f043 0220 	orr.w	r2, r3, #32
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e007      	b.n	8006a1a <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d1ca      	bne.n	80069ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b084      	sub	sp, #16
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a2e:	e042      	b.n	8006ab6 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	f003 0310 	and.w	r3, r3, #16
 8006a3a:	2b10      	cmp	r3, #16
 8006a3c:	d119      	bne.n	8006a72 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f06f 0210 	mvn.w	r2, #16
 8006a46:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e029      	b.n	8006ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a72:	f7fc fbe3 	bl	800323c <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	68ba      	ldr	r2, [r7, #8]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d302      	bcc.n	8006a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d116      	bne.n	8006ab6 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2220      	movs	r2, #32
 8006a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa2:	f043 0220 	orr.w	r2, r3, #32
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e007      	b.n	8006ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac0:	2b40      	cmp	r3, #64	; 0x40
 8006ac2:	d1b5      	bne.n	8006a30 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ae4:	d11b      	bne.n	8006b1e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006aee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0a:	f043 0204 	orr.w	r2, r3, #4
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e000      	b.n	8006b20 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b38:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006b3c:	d103      	bne.n	8006b46 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b44:	e007      	b.n	8006b56 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006b4e:	d102      	bne.n	8006b56 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2208      	movs	r2, #8
 8006b54:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
	...

08006b64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e25b      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d075      	beq.n	8006c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b82:	4ba3      	ldr	r3, [pc, #652]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f003 030c 	and.w	r3, r3, #12
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d00c      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b8e:	4ba0      	ldr	r3, [pc, #640]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d112      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b9a:	4b9d      	ldr	r3, [pc, #628]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ba2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ba6:	d10b      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ba8:	4b99      	ldr	r3, [pc, #612]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d05b      	beq.n	8006c6c <HAL_RCC_OscConfig+0x108>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d157      	bne.n	8006c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e236      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bc8:	d106      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x74>
 8006bca:	4b91      	ldr	r3, [pc, #580]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a90      	ldr	r2, [pc, #576]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bd4:	6013      	str	r3, [r2, #0]
 8006bd6:	e01d      	b.n	8006c14 <HAL_RCC_OscConfig+0xb0>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006be0:	d10c      	bne.n	8006bfc <HAL_RCC_OscConfig+0x98>
 8006be2:	4b8b      	ldr	r3, [pc, #556]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a8a      	ldr	r2, [pc, #552]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	4b88      	ldr	r3, [pc, #544]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a87      	ldr	r2, [pc, #540]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	e00b      	b.n	8006c14 <HAL_RCC_OscConfig+0xb0>
 8006bfc:	4b84      	ldr	r3, [pc, #528]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a83      	ldr	r2, [pc, #524]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	4b81      	ldr	r3, [pc, #516]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a80      	ldr	r2, [pc, #512]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d013      	beq.n	8006c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c1c:	f7fc fb0e 	bl	800323c <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c22:	e008      	b.n	8006c36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c24:	f7fc fb0a 	bl	800323c <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b64      	cmp	r3, #100	; 0x64
 8006c30:	d901      	bls.n	8006c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e1fb      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c36:	4b76      	ldr	r3, [pc, #472]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d0f0      	beq.n	8006c24 <HAL_RCC_OscConfig+0xc0>
 8006c42:	e014      	b.n	8006c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c44:	f7fc fafa 	bl	800323c <HAL_GetTick>
 8006c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c4a:	e008      	b.n	8006c5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c4c:	f7fc faf6 	bl	800323c <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	2b64      	cmp	r3, #100	; 0x64
 8006c58:	d901      	bls.n	8006c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e1e7      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c5e:	4b6c      	ldr	r3, [pc, #432]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1f0      	bne.n	8006c4c <HAL_RCC_OscConfig+0xe8>
 8006c6a:	e000      	b.n	8006c6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d063      	beq.n	8006d42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c7a:	4b65      	ldr	r3, [pc, #404]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 030c 	and.w	r3, r3, #12
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c86:	4b62      	ldr	r3, [pc, #392]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d11c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c92:	4b5f      	ldr	r3, [pc, #380]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d116      	bne.n	8006ccc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c9e:	4b5c      	ldr	r3, [pc, #368]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d005      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x152>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d001      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e1bb      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cb6:	4b56      	ldr	r3, [pc, #344]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	00db      	lsls	r3, r3, #3
 8006cc4:	4952      	ldr	r1, [pc, #328]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006cca:	e03a      	b.n	8006d42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d020      	beq.n	8006d16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006cd4:	4b4f      	ldr	r3, [pc, #316]	; (8006e14 <HAL_RCC_OscConfig+0x2b0>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cda:	f7fc faaf 	bl	800323c <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ce2:	f7fc faab 	bl	800323c <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e19c      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cf4:	4b46      	ldr	r3, [pc, #280]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0f0      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d00:	4b43      	ldr	r3, [pc, #268]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	4940      	ldr	r1, [pc, #256]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	600b      	str	r3, [r1, #0]
 8006d14:	e015      	b.n	8006d42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d16:	4b3f      	ldr	r3, [pc, #252]	; (8006e14 <HAL_RCC_OscConfig+0x2b0>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d1c:	f7fc fa8e 	bl	800323c <HAL_GetTick>
 8006d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d22:	e008      	b.n	8006d36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d24:	f7fc fa8a 	bl	800323c <HAL_GetTick>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e17b      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d36:	4b36      	ldr	r3, [pc, #216]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1f0      	bne.n	8006d24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0308 	and.w	r3, r3, #8
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d030      	beq.n	8006db0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d016      	beq.n	8006d84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d56:	4b30      	ldr	r3, [pc, #192]	; (8006e18 <HAL_RCC_OscConfig+0x2b4>)
 8006d58:	2201      	movs	r2, #1
 8006d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d5c:	f7fc fa6e 	bl	800323c <HAL_GetTick>
 8006d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d64:	f7fc fa6a 	bl	800323c <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e15b      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d76:	4b26      	ldr	r3, [pc, #152]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f0      	beq.n	8006d64 <HAL_RCC_OscConfig+0x200>
 8006d82:	e015      	b.n	8006db0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d84:	4b24      	ldr	r3, [pc, #144]	; (8006e18 <HAL_RCC_OscConfig+0x2b4>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d8a:	f7fc fa57 	bl	800323c <HAL_GetTick>
 8006d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d90:	e008      	b.n	8006da4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d92:	f7fc fa53 	bl	800323c <HAL_GetTick>
 8006d96:	4602      	mov	r2, r0
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	d901      	bls.n	8006da4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e144      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006da4:	4b1a      	ldr	r3, [pc, #104]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1f0      	bne.n	8006d92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0304 	and.w	r3, r3, #4
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 80a0 	beq.w	8006efe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006dc2:	4b13      	ldr	r3, [pc, #76]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10f      	bne.n	8006dee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	4b0f      	ldr	r3, [pc, #60]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd6:	4a0e      	ldr	r2, [pc, #56]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8006dde:	4b0c      	ldr	r3, [pc, #48]	; (8006e10 <HAL_RCC_OscConfig+0x2ac>)
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006de6:	60bb      	str	r3, [r7, #8]
 8006de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dea:	2301      	movs	r3, #1
 8006dec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dee:	4b0b      	ldr	r3, [pc, #44]	; (8006e1c <HAL_RCC_OscConfig+0x2b8>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d121      	bne.n	8006e3e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dfa:	4b08      	ldr	r3, [pc, #32]	; (8006e1c <HAL_RCC_OscConfig+0x2b8>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a07      	ldr	r2, [pc, #28]	; (8006e1c <HAL_RCC_OscConfig+0x2b8>)
 8006e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e06:	f7fc fa19 	bl	800323c <HAL_GetTick>
 8006e0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e0c:	e011      	b.n	8006e32 <HAL_RCC_OscConfig+0x2ce>
 8006e0e:	bf00      	nop
 8006e10:	40023800 	.word	0x40023800
 8006e14:	42470000 	.word	0x42470000
 8006e18:	42470e80 	.word	0x42470e80
 8006e1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e20:	f7fc fa0c 	bl	800323c <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d901      	bls.n	8006e32 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e0fd      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e32:	4b81      	ldr	r3, [pc, #516]	; (8007038 <HAL_RCC_OscConfig+0x4d4>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0f0      	beq.n	8006e20 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d106      	bne.n	8006e54 <HAL_RCC_OscConfig+0x2f0>
 8006e46:	4b7d      	ldr	r3, [pc, #500]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e4a:	4a7c      	ldr	r2, [pc, #496]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e4c:	f043 0301 	orr.w	r3, r3, #1
 8006e50:	6713      	str	r3, [r2, #112]	; 0x70
 8006e52:	e01c      	b.n	8006e8e <HAL_RCC_OscConfig+0x32a>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	2b05      	cmp	r3, #5
 8006e5a:	d10c      	bne.n	8006e76 <HAL_RCC_OscConfig+0x312>
 8006e5c:	4b77      	ldr	r3, [pc, #476]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e60:	4a76      	ldr	r2, [pc, #472]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e62:	f043 0304 	orr.w	r3, r3, #4
 8006e66:	6713      	str	r3, [r2, #112]	; 0x70
 8006e68:	4b74      	ldr	r3, [pc, #464]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e6c:	4a73      	ldr	r2, [pc, #460]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e6e:	f043 0301 	orr.w	r3, r3, #1
 8006e72:	6713      	str	r3, [r2, #112]	; 0x70
 8006e74:	e00b      	b.n	8006e8e <HAL_RCC_OscConfig+0x32a>
 8006e76:	4b71      	ldr	r3, [pc, #452]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e7a:	4a70      	ldr	r2, [pc, #448]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e7c:	f023 0301 	bic.w	r3, r3, #1
 8006e80:	6713      	str	r3, [r2, #112]	; 0x70
 8006e82:	4b6e      	ldr	r3, [pc, #440]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e86:	4a6d      	ldr	r2, [pc, #436]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006e88:	f023 0304 	bic.w	r3, r3, #4
 8006e8c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d015      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e96:	f7fc f9d1 	bl	800323c <HAL_GetTick>
 8006e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e9c:	e00a      	b.n	8006eb4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e9e:	f7fc f9cd 	bl	800323c <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d901      	bls.n	8006eb4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e0bc      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eb4:	4b61      	ldr	r3, [pc, #388]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d0ee      	beq.n	8006e9e <HAL_RCC_OscConfig+0x33a>
 8006ec0:	e014      	b.n	8006eec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ec2:	f7fc f9bb 	bl	800323c <HAL_GetTick>
 8006ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ec8:	e00a      	b.n	8006ee0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006eca:	f7fc f9b7 	bl	800323c <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d901      	bls.n	8006ee0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e0a6      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ee0:	4b56      	ldr	r3, [pc, #344]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee4:	f003 0302 	and.w	r3, r3, #2
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1ee      	bne.n	8006eca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006eec:	7dfb      	ldrb	r3, [r7, #23]
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d105      	bne.n	8006efe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ef2:	4b52      	ldr	r3, [pc, #328]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef6:	4a51      	ldr	r2, [pc, #324]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006ef8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006efc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 8092 	beq.w	800702c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f08:	4b4c      	ldr	r3, [pc, #304]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f003 030c 	and.w	r3, r3, #12
 8006f10:	2b08      	cmp	r3, #8
 8006f12:	d05c      	beq.n	8006fce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	699b      	ldr	r3, [r3, #24]
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d141      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f1c:	4b48      	ldr	r3, [pc, #288]	; (8007040 <HAL_RCC_OscConfig+0x4dc>)
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f22:	f7fc f98b 	bl	800323c <HAL_GetTick>
 8006f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f28:	e008      	b.n	8006f3c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f2a:	f7fc f987 	bl	800323c <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d901      	bls.n	8006f3c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e078      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f3c:	4b3f      	ldr	r3, [pc, #252]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d1f0      	bne.n	8006f2a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	69da      	ldr	r2, [r3, #28]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	431a      	orrs	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f56:	019b      	lsls	r3, r3, #6
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5e:	085b      	lsrs	r3, r3, #1
 8006f60:	3b01      	subs	r3, #1
 8006f62:	041b      	lsls	r3, r3, #16
 8006f64:	431a      	orrs	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f6a:	061b      	lsls	r3, r3, #24
 8006f6c:	4933      	ldr	r1, [pc, #204]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f72:	4b33      	ldr	r3, [pc, #204]	; (8007040 <HAL_RCC_OscConfig+0x4dc>)
 8006f74:	2201      	movs	r2, #1
 8006f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f78:	f7fc f960 	bl	800323c <HAL_GetTick>
 8006f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f80:	f7fc f95c 	bl	800323c <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e04d      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f92:	4b2a      	ldr	r3, [pc, #168]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f0      	beq.n	8006f80 <HAL_RCC_OscConfig+0x41c>
 8006f9e:	e045      	b.n	800702c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fa0:	4b27      	ldr	r3, [pc, #156]	; (8007040 <HAL_RCC_OscConfig+0x4dc>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa6:	f7fc f949 	bl	800323c <HAL_GetTick>
 8006faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fac:	e008      	b.n	8006fc0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006fae:	f7fc f945 	bl	800323c <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d901      	bls.n	8006fc0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e036      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fc0:	4b1e      	ldr	r3, [pc, #120]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1f0      	bne.n	8006fae <HAL_RCC_OscConfig+0x44a>
 8006fcc:	e02e      	b.n	800702c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d101      	bne.n	8006fda <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e029      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006fda:	4b18      	ldr	r3, [pc, #96]	; (800703c <HAL_RCC_OscConfig+0x4d8>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d11c      	bne.n	8007028 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d115      	bne.n	8007028 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007002:	4013      	ands	r3, r2
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007008:	4293      	cmp	r3, r2
 800700a:	d10d      	bne.n	8007028 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007016:	429a      	cmp	r2, r3
 8007018:	d106      	bne.n	8007028 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007024:	429a      	cmp	r2, r3
 8007026:	d001      	beq.n	800702c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e000      	b.n	800702e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40007000 	.word	0x40007000
 800703c:	40023800 	.word	0x40023800
 8007040:	42470060 	.word	0x42470060

08007044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e0cc      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007058:	4b68      	ldr	r3, [pc, #416]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 030f 	and.w	r3, r3, #15
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	429a      	cmp	r2, r3
 8007064:	d90c      	bls.n	8007080 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007066:	4b65      	ldr	r3, [pc, #404]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	b2d2      	uxtb	r2, r2
 800706c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800706e:	4b63      	ldr	r3, [pc, #396]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	429a      	cmp	r2, r3
 800707a:	d001      	beq.n	8007080 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e0b8      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d020      	beq.n	80070ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0304 	and.w	r3, r3, #4
 8007094:	2b00      	cmp	r3, #0
 8007096:	d005      	beq.n	80070a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007098:	4b59      	ldr	r3, [pc, #356]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	4a58      	ldr	r2, [pc, #352]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 800709e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80070a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0308 	and.w	r3, r3, #8
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d005      	beq.n	80070bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80070b0:	4b53      	ldr	r3, [pc, #332]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	4a52      	ldr	r2, [pc, #328]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80070b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80070ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070bc:	4b50      	ldr	r3, [pc, #320]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	494d      	ldr	r1, [pc, #308]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d044      	beq.n	8007164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d107      	bne.n	80070f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070e2:	4b47      	ldr	r3, [pc, #284]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d119      	bne.n	8007122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e07f      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d003      	beq.n	8007102 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070fe:	2b03      	cmp	r3, #3
 8007100:	d107      	bne.n	8007112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007102:	4b3f      	ldr	r3, [pc, #252]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d109      	bne.n	8007122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e06f      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007112:	4b3b      	ldr	r3, [pc, #236]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e067      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007122:	4b37      	ldr	r3, [pc, #220]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f023 0203 	bic.w	r2, r3, #3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	4934      	ldr	r1, [pc, #208]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 8007130:	4313      	orrs	r3, r2
 8007132:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007134:	f7fc f882 	bl	800323c <HAL_GetTick>
 8007138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800713a:	e00a      	b.n	8007152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800713c:	f7fc f87e 	bl	800323c <HAL_GetTick>
 8007140:	4602      	mov	r2, r0
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	f241 3288 	movw	r2, #5000	; 0x1388
 800714a:	4293      	cmp	r3, r2
 800714c:	d901      	bls.n	8007152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800714e:	2303      	movs	r3, #3
 8007150:	e04f      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007152:	4b2b      	ldr	r3, [pc, #172]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f003 020c 	and.w	r2, r3, #12
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	429a      	cmp	r2, r3
 8007162:	d1eb      	bne.n	800713c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007164:	4b25      	ldr	r3, [pc, #148]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 030f 	and.w	r3, r3, #15
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d20c      	bcs.n	800718c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007172:	4b22      	ldr	r3, [pc, #136]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 8007174:	683a      	ldr	r2, [r7, #0]
 8007176:	b2d2      	uxtb	r2, r2
 8007178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800717a:	4b20      	ldr	r3, [pc, #128]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 030f 	and.w	r3, r3, #15
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	429a      	cmp	r2, r3
 8007186:	d001      	beq.n	800718c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e032      	b.n	80071f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	d008      	beq.n	80071aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007198:	4b19      	ldr	r3, [pc, #100]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	4916      	ldr	r1, [pc, #88]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0308 	and.w	r3, r3, #8
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d009      	beq.n	80071ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071b6:	4b12      	ldr	r3, [pc, #72]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	490e      	ldr	r1, [pc, #56]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80071ca:	f000 f821 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 80071ce:	4601      	mov	r1, r0
 80071d0:	4b0b      	ldr	r3, [pc, #44]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	091b      	lsrs	r3, r3, #4
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	4a0a      	ldr	r2, [pc, #40]	; (8007204 <HAL_RCC_ClockConfig+0x1c0>)
 80071dc:	5cd3      	ldrb	r3, [r2, r3]
 80071de:	fa21 f303 	lsr.w	r3, r1, r3
 80071e2:	4a09      	ldr	r2, [pc, #36]	; (8007208 <HAL_RCC_ClockConfig+0x1c4>)
 80071e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <HAL_RCC_ClockConfig+0x1c8>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fb ffe2 	bl	80031b4 <HAL_InitTick>

  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	40023c00 	.word	0x40023c00
 8007200:	40023800 	.word	0x40023800
 8007204:	0800a7d8 	.word	0x0800a7d8
 8007208:	20000010 	.word	0x20000010
 800720c:	20000014 	.word	0x20000014

08007210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	607b      	str	r3, [r7, #4]
 800721a:	2300      	movs	r3, #0
 800721c:	60fb      	str	r3, [r7, #12]
 800721e:	2300      	movs	r3, #0
 8007220:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007222:	2300      	movs	r3, #0
 8007224:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007226:	4b63      	ldr	r3, [pc, #396]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f003 030c 	and.w	r3, r3, #12
 800722e:	2b04      	cmp	r3, #4
 8007230:	d007      	beq.n	8007242 <HAL_RCC_GetSysClockFreq+0x32>
 8007232:	2b08      	cmp	r3, #8
 8007234:	d008      	beq.n	8007248 <HAL_RCC_GetSysClockFreq+0x38>
 8007236:	2b00      	cmp	r3, #0
 8007238:	f040 80b4 	bne.w	80073a4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800723c:	4b5e      	ldr	r3, [pc, #376]	; (80073b8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800723e:	60bb      	str	r3, [r7, #8]
       break;
 8007240:	e0b3      	b.n	80073aa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007242:	4b5e      	ldr	r3, [pc, #376]	; (80073bc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007244:	60bb      	str	r3, [r7, #8]
      break;
 8007246:	e0b0      	b.n	80073aa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007248:	4b5a      	ldr	r3, [pc, #360]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007250:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007252:	4b58      	ldr	r3, [pc, #352]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d04a      	beq.n	80072f4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800725e:	4b55      	ldr	r3, [pc, #340]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	099b      	lsrs	r3, r3, #6
 8007264:	f04f 0400 	mov.w	r4, #0
 8007268:	f240 11ff 	movw	r1, #511	; 0x1ff
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	ea03 0501 	and.w	r5, r3, r1
 8007274:	ea04 0602 	and.w	r6, r4, r2
 8007278:	4629      	mov	r1, r5
 800727a:	4632      	mov	r2, r6
 800727c:	f04f 0300 	mov.w	r3, #0
 8007280:	f04f 0400 	mov.w	r4, #0
 8007284:	0154      	lsls	r4, r2, #5
 8007286:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800728a:	014b      	lsls	r3, r1, #5
 800728c:	4619      	mov	r1, r3
 800728e:	4622      	mov	r2, r4
 8007290:	1b49      	subs	r1, r1, r5
 8007292:	eb62 0206 	sbc.w	r2, r2, r6
 8007296:	f04f 0300 	mov.w	r3, #0
 800729a:	f04f 0400 	mov.w	r4, #0
 800729e:	0194      	lsls	r4, r2, #6
 80072a0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80072a4:	018b      	lsls	r3, r1, #6
 80072a6:	1a5b      	subs	r3, r3, r1
 80072a8:	eb64 0402 	sbc.w	r4, r4, r2
 80072ac:	f04f 0100 	mov.w	r1, #0
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	00e2      	lsls	r2, r4, #3
 80072b6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072ba:	00d9      	lsls	r1, r3, #3
 80072bc:	460b      	mov	r3, r1
 80072be:	4614      	mov	r4, r2
 80072c0:	195b      	adds	r3, r3, r5
 80072c2:	eb44 0406 	adc.w	r4, r4, r6
 80072c6:	f04f 0100 	mov.w	r1, #0
 80072ca:	f04f 0200 	mov.w	r2, #0
 80072ce:	0262      	lsls	r2, r4, #9
 80072d0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80072d4:	0259      	lsls	r1, r3, #9
 80072d6:	460b      	mov	r3, r1
 80072d8:	4614      	mov	r4, r2
 80072da:	4618      	mov	r0, r3
 80072dc:	4621      	mov	r1, r4
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f04f 0400 	mov.w	r4, #0
 80072e4:	461a      	mov	r2, r3
 80072e6:	4623      	mov	r3, r4
 80072e8:	f7f9 fca6 	bl	8000c38 <__aeabi_uldivmod>
 80072ec:	4603      	mov	r3, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	60fb      	str	r3, [r7, #12]
 80072f2:	e049      	b.n	8007388 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072f4:	4b2f      	ldr	r3, [pc, #188]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	099b      	lsrs	r3, r3, #6
 80072fa:	f04f 0400 	mov.w	r4, #0
 80072fe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007302:	f04f 0200 	mov.w	r2, #0
 8007306:	ea03 0501 	and.w	r5, r3, r1
 800730a:	ea04 0602 	and.w	r6, r4, r2
 800730e:	4629      	mov	r1, r5
 8007310:	4632      	mov	r2, r6
 8007312:	f04f 0300 	mov.w	r3, #0
 8007316:	f04f 0400 	mov.w	r4, #0
 800731a:	0154      	lsls	r4, r2, #5
 800731c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007320:	014b      	lsls	r3, r1, #5
 8007322:	4619      	mov	r1, r3
 8007324:	4622      	mov	r2, r4
 8007326:	1b49      	subs	r1, r1, r5
 8007328:	eb62 0206 	sbc.w	r2, r2, r6
 800732c:	f04f 0300 	mov.w	r3, #0
 8007330:	f04f 0400 	mov.w	r4, #0
 8007334:	0194      	lsls	r4, r2, #6
 8007336:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800733a:	018b      	lsls	r3, r1, #6
 800733c:	1a5b      	subs	r3, r3, r1
 800733e:	eb64 0402 	sbc.w	r4, r4, r2
 8007342:	f04f 0100 	mov.w	r1, #0
 8007346:	f04f 0200 	mov.w	r2, #0
 800734a:	00e2      	lsls	r2, r4, #3
 800734c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007350:	00d9      	lsls	r1, r3, #3
 8007352:	460b      	mov	r3, r1
 8007354:	4614      	mov	r4, r2
 8007356:	195b      	adds	r3, r3, r5
 8007358:	eb44 0406 	adc.w	r4, r4, r6
 800735c:	f04f 0100 	mov.w	r1, #0
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	02a2      	lsls	r2, r4, #10
 8007366:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800736a:	0299      	lsls	r1, r3, #10
 800736c:	460b      	mov	r3, r1
 800736e:	4614      	mov	r4, r2
 8007370:	4618      	mov	r0, r3
 8007372:	4621      	mov	r1, r4
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f04f 0400 	mov.w	r4, #0
 800737a:	461a      	mov	r2, r3
 800737c:	4623      	mov	r3, r4
 800737e:	f7f9 fc5b 	bl	8000c38 <__aeabi_uldivmod>
 8007382:	4603      	mov	r3, r0
 8007384:	460c      	mov	r4, r1
 8007386:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007388:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	0c1b      	lsrs	r3, r3, #16
 800738e:	f003 0303 	and.w	r3, r3, #3
 8007392:	3301      	adds	r3, #1
 8007394:	005b      	lsls	r3, r3, #1
 8007396:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a0:	60bb      	str	r3, [r7, #8]
      break;
 80073a2:	e002      	b.n	80073aa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80073a4:	4b04      	ldr	r3, [pc, #16]	; (80073b8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80073a6:	60bb      	str	r3, [r7, #8]
      break;
 80073a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073aa:	68bb      	ldr	r3, [r7, #8]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073b4:	40023800 	.word	0x40023800
 80073b8:	00f42400 	.word	0x00f42400
 80073bc:	007a1200 	.word	0x007a1200

080073c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073c0:	b480      	push	{r7}
 80073c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073c4:	4b03      	ldr	r3, [pc, #12]	; (80073d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80073c6:	681b      	ldr	r3, [r3, #0]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	20000010 	.word	0x20000010

080073d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80073dc:	f7ff fff0 	bl	80073c0 <HAL_RCC_GetHCLKFreq>
 80073e0:	4601      	mov	r1, r0
 80073e2:	4b05      	ldr	r3, [pc, #20]	; (80073f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	0a9b      	lsrs	r3, r3, #10
 80073e8:	f003 0307 	and.w	r3, r3, #7
 80073ec:	4a03      	ldr	r2, [pc, #12]	; (80073fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80073ee:	5cd3      	ldrb	r3, [r2, r3]
 80073f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	40023800 	.word	0x40023800
 80073fc:	0800a7e8 	.word	0x0800a7e8

08007400 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007404:	f7ff ffdc 	bl	80073c0 <HAL_RCC_GetHCLKFreq>
 8007408:	4601      	mov	r1, r0
 800740a:	4b05      	ldr	r3, [pc, #20]	; (8007420 <HAL_RCC_GetPCLK2Freq+0x20>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	0b5b      	lsrs	r3, r3, #13
 8007410:	f003 0307 	and.w	r3, r3, #7
 8007414:	4a03      	ldr	r2, [pc, #12]	; (8007424 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007416:	5cd3      	ldrb	r3, [r2, r3]
 8007418:	fa21 f303 	lsr.w	r3, r1, r3
}
 800741c:	4618      	mov	r0, r3
 800741e:	bd80      	pop	{r7, pc}
 8007420:	40023800 	.word	0x40023800
 8007424:	0800a7e8 	.word	0x0800a7e8

08007428 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e03f      	b.n	80074ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d106      	bne.n	8007454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7fb fd8a 	bl	8002f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2224      	movs	r2, #36	; 0x24
 8007458:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800746a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f829 	bl	80074c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	691a      	ldr	r2, [r3, #16]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007480:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	695a      	ldr	r2, [r3, #20]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007490:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68da      	ldr	r2, [r3, #12]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3708      	adds	r7, #8
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c8:	b085      	sub	sp, #20
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68da      	ldr	r2, [r3, #12]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	430a      	orrs	r2, r1
 80074e2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	689a      	ldr	r2, [r3, #8]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	431a      	orrs	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	431a      	orrs	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	69db      	ldr	r3, [r3, #28]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007506:	f023 030c 	bic.w	r3, r3, #12
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	6812      	ldr	r2, [r2, #0]
 800750e:	68f9      	ldr	r1, [r7, #12]
 8007510:	430b      	orrs	r3, r1
 8007512:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	699a      	ldr	r2, [r3, #24]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007532:	f040 818b 	bne.w	800784c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4ac1      	ldr	r2, [pc, #772]	; (8007840 <UART_SetConfig+0x37c>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d005      	beq.n	800754c <UART_SetConfig+0x88>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4abf      	ldr	r2, [pc, #764]	; (8007844 <UART_SetConfig+0x380>)
 8007546:	4293      	cmp	r3, r2
 8007548:	f040 80bd 	bne.w	80076c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800754c:	f7ff ff58 	bl	8007400 <HAL_RCC_GetPCLK2Freq>
 8007550:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	461d      	mov	r5, r3
 8007556:	f04f 0600 	mov.w	r6, #0
 800755a:	46a8      	mov	r8, r5
 800755c:	46b1      	mov	r9, r6
 800755e:	eb18 0308 	adds.w	r3, r8, r8
 8007562:	eb49 0409 	adc.w	r4, r9, r9
 8007566:	4698      	mov	r8, r3
 8007568:	46a1      	mov	r9, r4
 800756a:	eb18 0805 	adds.w	r8, r8, r5
 800756e:	eb49 0906 	adc.w	r9, r9, r6
 8007572:	f04f 0100 	mov.w	r1, #0
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800757e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007582:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007586:	4688      	mov	r8, r1
 8007588:	4691      	mov	r9, r2
 800758a:	eb18 0005 	adds.w	r0, r8, r5
 800758e:	eb49 0106 	adc.w	r1, r9, r6
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	461d      	mov	r5, r3
 8007598:	f04f 0600 	mov.w	r6, #0
 800759c:	196b      	adds	r3, r5, r5
 800759e:	eb46 0406 	adc.w	r4, r6, r6
 80075a2:	461a      	mov	r2, r3
 80075a4:	4623      	mov	r3, r4
 80075a6:	f7f9 fb47 	bl	8000c38 <__aeabi_uldivmod>
 80075aa:	4603      	mov	r3, r0
 80075ac:	460c      	mov	r4, r1
 80075ae:	461a      	mov	r2, r3
 80075b0:	4ba5      	ldr	r3, [pc, #660]	; (8007848 <UART_SetConfig+0x384>)
 80075b2:	fba3 2302 	umull	r2, r3, r3, r2
 80075b6:	095b      	lsrs	r3, r3, #5
 80075b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	461d      	mov	r5, r3
 80075c0:	f04f 0600 	mov.w	r6, #0
 80075c4:	46a9      	mov	r9, r5
 80075c6:	46b2      	mov	sl, r6
 80075c8:	eb19 0309 	adds.w	r3, r9, r9
 80075cc:	eb4a 040a 	adc.w	r4, sl, sl
 80075d0:	4699      	mov	r9, r3
 80075d2:	46a2      	mov	sl, r4
 80075d4:	eb19 0905 	adds.w	r9, r9, r5
 80075d8:	eb4a 0a06 	adc.w	sl, sl, r6
 80075dc:	f04f 0100 	mov.w	r1, #0
 80075e0:	f04f 0200 	mov.w	r2, #0
 80075e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075f0:	4689      	mov	r9, r1
 80075f2:	4692      	mov	sl, r2
 80075f4:	eb19 0005 	adds.w	r0, r9, r5
 80075f8:	eb4a 0106 	adc.w	r1, sl, r6
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	461d      	mov	r5, r3
 8007602:	f04f 0600 	mov.w	r6, #0
 8007606:	196b      	adds	r3, r5, r5
 8007608:	eb46 0406 	adc.w	r4, r6, r6
 800760c:	461a      	mov	r2, r3
 800760e:	4623      	mov	r3, r4
 8007610:	f7f9 fb12 	bl	8000c38 <__aeabi_uldivmod>
 8007614:	4603      	mov	r3, r0
 8007616:	460c      	mov	r4, r1
 8007618:	461a      	mov	r2, r3
 800761a:	4b8b      	ldr	r3, [pc, #556]	; (8007848 <UART_SetConfig+0x384>)
 800761c:	fba3 1302 	umull	r1, r3, r3, r2
 8007620:	095b      	lsrs	r3, r3, #5
 8007622:	2164      	movs	r1, #100	; 0x64
 8007624:	fb01 f303 	mul.w	r3, r1, r3
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	00db      	lsls	r3, r3, #3
 800762c:	3332      	adds	r3, #50	; 0x32
 800762e:	4a86      	ldr	r2, [pc, #536]	; (8007848 <UART_SetConfig+0x384>)
 8007630:	fba2 2303 	umull	r2, r3, r2, r3
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	005b      	lsls	r3, r3, #1
 8007638:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800763c:	4498      	add	r8, r3
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	461d      	mov	r5, r3
 8007642:	f04f 0600 	mov.w	r6, #0
 8007646:	46a9      	mov	r9, r5
 8007648:	46b2      	mov	sl, r6
 800764a:	eb19 0309 	adds.w	r3, r9, r9
 800764e:	eb4a 040a 	adc.w	r4, sl, sl
 8007652:	4699      	mov	r9, r3
 8007654:	46a2      	mov	sl, r4
 8007656:	eb19 0905 	adds.w	r9, r9, r5
 800765a:	eb4a 0a06 	adc.w	sl, sl, r6
 800765e:	f04f 0100 	mov.w	r1, #0
 8007662:	f04f 0200 	mov.w	r2, #0
 8007666:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800766a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800766e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007672:	4689      	mov	r9, r1
 8007674:	4692      	mov	sl, r2
 8007676:	eb19 0005 	adds.w	r0, r9, r5
 800767a:	eb4a 0106 	adc.w	r1, sl, r6
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	461d      	mov	r5, r3
 8007684:	f04f 0600 	mov.w	r6, #0
 8007688:	196b      	adds	r3, r5, r5
 800768a:	eb46 0406 	adc.w	r4, r6, r6
 800768e:	461a      	mov	r2, r3
 8007690:	4623      	mov	r3, r4
 8007692:	f7f9 fad1 	bl	8000c38 <__aeabi_uldivmod>
 8007696:	4603      	mov	r3, r0
 8007698:	460c      	mov	r4, r1
 800769a:	461a      	mov	r2, r3
 800769c:	4b6a      	ldr	r3, [pc, #424]	; (8007848 <UART_SetConfig+0x384>)
 800769e:	fba3 1302 	umull	r1, r3, r3, r2
 80076a2:	095b      	lsrs	r3, r3, #5
 80076a4:	2164      	movs	r1, #100	; 0x64
 80076a6:	fb01 f303 	mul.w	r3, r1, r3
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	00db      	lsls	r3, r3, #3
 80076ae:	3332      	adds	r3, #50	; 0x32
 80076b0:	4a65      	ldr	r2, [pc, #404]	; (8007848 <UART_SetConfig+0x384>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	095b      	lsrs	r3, r3, #5
 80076b8:	f003 0207 	and.w	r2, r3, #7
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4442      	add	r2, r8
 80076c2:	609a      	str	r2, [r3, #8]
 80076c4:	e26f      	b.n	8007ba6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076c6:	f7ff fe87 	bl	80073d8 <HAL_RCC_GetPCLK1Freq>
 80076ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	461d      	mov	r5, r3
 80076d0:	f04f 0600 	mov.w	r6, #0
 80076d4:	46a8      	mov	r8, r5
 80076d6:	46b1      	mov	r9, r6
 80076d8:	eb18 0308 	adds.w	r3, r8, r8
 80076dc:	eb49 0409 	adc.w	r4, r9, r9
 80076e0:	4698      	mov	r8, r3
 80076e2:	46a1      	mov	r9, r4
 80076e4:	eb18 0805 	adds.w	r8, r8, r5
 80076e8:	eb49 0906 	adc.w	r9, r9, r6
 80076ec:	f04f 0100 	mov.w	r1, #0
 80076f0:	f04f 0200 	mov.w	r2, #0
 80076f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80076f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80076fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007700:	4688      	mov	r8, r1
 8007702:	4691      	mov	r9, r2
 8007704:	eb18 0005 	adds.w	r0, r8, r5
 8007708:	eb49 0106 	adc.w	r1, r9, r6
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	461d      	mov	r5, r3
 8007712:	f04f 0600 	mov.w	r6, #0
 8007716:	196b      	adds	r3, r5, r5
 8007718:	eb46 0406 	adc.w	r4, r6, r6
 800771c:	461a      	mov	r2, r3
 800771e:	4623      	mov	r3, r4
 8007720:	f7f9 fa8a 	bl	8000c38 <__aeabi_uldivmod>
 8007724:	4603      	mov	r3, r0
 8007726:	460c      	mov	r4, r1
 8007728:	461a      	mov	r2, r3
 800772a:	4b47      	ldr	r3, [pc, #284]	; (8007848 <UART_SetConfig+0x384>)
 800772c:	fba3 2302 	umull	r2, r3, r3, r2
 8007730:	095b      	lsrs	r3, r3, #5
 8007732:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	461d      	mov	r5, r3
 800773a:	f04f 0600 	mov.w	r6, #0
 800773e:	46a9      	mov	r9, r5
 8007740:	46b2      	mov	sl, r6
 8007742:	eb19 0309 	adds.w	r3, r9, r9
 8007746:	eb4a 040a 	adc.w	r4, sl, sl
 800774a:	4699      	mov	r9, r3
 800774c:	46a2      	mov	sl, r4
 800774e:	eb19 0905 	adds.w	r9, r9, r5
 8007752:	eb4a 0a06 	adc.w	sl, sl, r6
 8007756:	f04f 0100 	mov.w	r1, #0
 800775a:	f04f 0200 	mov.w	r2, #0
 800775e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007762:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007766:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800776a:	4689      	mov	r9, r1
 800776c:	4692      	mov	sl, r2
 800776e:	eb19 0005 	adds.w	r0, r9, r5
 8007772:	eb4a 0106 	adc.w	r1, sl, r6
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	461d      	mov	r5, r3
 800777c:	f04f 0600 	mov.w	r6, #0
 8007780:	196b      	adds	r3, r5, r5
 8007782:	eb46 0406 	adc.w	r4, r6, r6
 8007786:	461a      	mov	r2, r3
 8007788:	4623      	mov	r3, r4
 800778a:	f7f9 fa55 	bl	8000c38 <__aeabi_uldivmod>
 800778e:	4603      	mov	r3, r0
 8007790:	460c      	mov	r4, r1
 8007792:	461a      	mov	r2, r3
 8007794:	4b2c      	ldr	r3, [pc, #176]	; (8007848 <UART_SetConfig+0x384>)
 8007796:	fba3 1302 	umull	r1, r3, r3, r2
 800779a:	095b      	lsrs	r3, r3, #5
 800779c:	2164      	movs	r1, #100	; 0x64
 800779e:	fb01 f303 	mul.w	r3, r1, r3
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	00db      	lsls	r3, r3, #3
 80077a6:	3332      	adds	r3, #50	; 0x32
 80077a8:	4a27      	ldr	r2, [pc, #156]	; (8007848 <UART_SetConfig+0x384>)
 80077aa:	fba2 2303 	umull	r2, r3, r2, r3
 80077ae:	095b      	lsrs	r3, r3, #5
 80077b0:	005b      	lsls	r3, r3, #1
 80077b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80077b6:	4498      	add	r8, r3
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	461d      	mov	r5, r3
 80077bc:	f04f 0600 	mov.w	r6, #0
 80077c0:	46a9      	mov	r9, r5
 80077c2:	46b2      	mov	sl, r6
 80077c4:	eb19 0309 	adds.w	r3, r9, r9
 80077c8:	eb4a 040a 	adc.w	r4, sl, sl
 80077cc:	4699      	mov	r9, r3
 80077ce:	46a2      	mov	sl, r4
 80077d0:	eb19 0905 	adds.w	r9, r9, r5
 80077d4:	eb4a 0a06 	adc.w	sl, sl, r6
 80077d8:	f04f 0100 	mov.w	r1, #0
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80077e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077ec:	4689      	mov	r9, r1
 80077ee:	4692      	mov	sl, r2
 80077f0:	eb19 0005 	adds.w	r0, r9, r5
 80077f4:	eb4a 0106 	adc.w	r1, sl, r6
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	461d      	mov	r5, r3
 80077fe:	f04f 0600 	mov.w	r6, #0
 8007802:	196b      	adds	r3, r5, r5
 8007804:	eb46 0406 	adc.w	r4, r6, r6
 8007808:	461a      	mov	r2, r3
 800780a:	4623      	mov	r3, r4
 800780c:	f7f9 fa14 	bl	8000c38 <__aeabi_uldivmod>
 8007810:	4603      	mov	r3, r0
 8007812:	460c      	mov	r4, r1
 8007814:	461a      	mov	r2, r3
 8007816:	4b0c      	ldr	r3, [pc, #48]	; (8007848 <UART_SetConfig+0x384>)
 8007818:	fba3 1302 	umull	r1, r3, r3, r2
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	2164      	movs	r1, #100	; 0x64
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	3332      	adds	r3, #50	; 0x32
 800782a:	4a07      	ldr	r2, [pc, #28]	; (8007848 <UART_SetConfig+0x384>)
 800782c:	fba2 2303 	umull	r2, r3, r2, r3
 8007830:	095b      	lsrs	r3, r3, #5
 8007832:	f003 0207 	and.w	r2, r3, #7
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4442      	add	r2, r8
 800783c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800783e:	e1b2      	b.n	8007ba6 <UART_SetConfig+0x6e2>
 8007840:	40011000 	.word	0x40011000
 8007844:	40011400 	.word	0x40011400
 8007848:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4ad7      	ldr	r2, [pc, #860]	; (8007bb0 <UART_SetConfig+0x6ec>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d005      	beq.n	8007862 <UART_SetConfig+0x39e>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4ad6      	ldr	r2, [pc, #856]	; (8007bb4 <UART_SetConfig+0x6f0>)
 800785c:	4293      	cmp	r3, r2
 800785e:	f040 80d1 	bne.w	8007a04 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007862:	f7ff fdcd 	bl	8007400 <HAL_RCC_GetPCLK2Freq>
 8007866:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	469a      	mov	sl, r3
 800786c:	f04f 0b00 	mov.w	fp, #0
 8007870:	46d0      	mov	r8, sl
 8007872:	46d9      	mov	r9, fp
 8007874:	eb18 0308 	adds.w	r3, r8, r8
 8007878:	eb49 0409 	adc.w	r4, r9, r9
 800787c:	4698      	mov	r8, r3
 800787e:	46a1      	mov	r9, r4
 8007880:	eb18 080a 	adds.w	r8, r8, sl
 8007884:	eb49 090b 	adc.w	r9, r9, fp
 8007888:	f04f 0100 	mov.w	r1, #0
 800788c:	f04f 0200 	mov.w	r2, #0
 8007890:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007894:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007898:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800789c:	4688      	mov	r8, r1
 800789e:	4691      	mov	r9, r2
 80078a0:	eb1a 0508 	adds.w	r5, sl, r8
 80078a4:	eb4b 0609 	adc.w	r6, fp, r9
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	4619      	mov	r1, r3
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	f04f 0400 	mov.w	r4, #0
 80078ba:	0094      	lsls	r4, r2, #2
 80078bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078c0:	008b      	lsls	r3, r1, #2
 80078c2:	461a      	mov	r2, r3
 80078c4:	4623      	mov	r3, r4
 80078c6:	4628      	mov	r0, r5
 80078c8:	4631      	mov	r1, r6
 80078ca:	f7f9 f9b5 	bl	8000c38 <__aeabi_uldivmod>
 80078ce:	4603      	mov	r3, r0
 80078d0:	460c      	mov	r4, r1
 80078d2:	461a      	mov	r2, r3
 80078d4:	4bb8      	ldr	r3, [pc, #736]	; (8007bb8 <UART_SetConfig+0x6f4>)
 80078d6:	fba3 2302 	umull	r2, r3, r3, r2
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	469b      	mov	fp, r3
 80078e4:	f04f 0c00 	mov.w	ip, #0
 80078e8:	46d9      	mov	r9, fp
 80078ea:	46e2      	mov	sl, ip
 80078ec:	eb19 0309 	adds.w	r3, r9, r9
 80078f0:	eb4a 040a 	adc.w	r4, sl, sl
 80078f4:	4699      	mov	r9, r3
 80078f6:	46a2      	mov	sl, r4
 80078f8:	eb19 090b 	adds.w	r9, r9, fp
 80078fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007900:	f04f 0100 	mov.w	r1, #0
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800790c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007910:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007914:	4689      	mov	r9, r1
 8007916:	4692      	mov	sl, r2
 8007918:	eb1b 0509 	adds.w	r5, fp, r9
 800791c:	eb4c 060a 	adc.w	r6, ip, sl
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	4619      	mov	r1, r3
 8007926:	f04f 0200 	mov.w	r2, #0
 800792a:	f04f 0300 	mov.w	r3, #0
 800792e:	f04f 0400 	mov.w	r4, #0
 8007932:	0094      	lsls	r4, r2, #2
 8007934:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007938:	008b      	lsls	r3, r1, #2
 800793a:	461a      	mov	r2, r3
 800793c:	4623      	mov	r3, r4
 800793e:	4628      	mov	r0, r5
 8007940:	4631      	mov	r1, r6
 8007942:	f7f9 f979 	bl	8000c38 <__aeabi_uldivmod>
 8007946:	4603      	mov	r3, r0
 8007948:	460c      	mov	r4, r1
 800794a:	461a      	mov	r2, r3
 800794c:	4b9a      	ldr	r3, [pc, #616]	; (8007bb8 <UART_SetConfig+0x6f4>)
 800794e:	fba3 1302 	umull	r1, r3, r3, r2
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	2164      	movs	r1, #100	; 0x64
 8007956:	fb01 f303 	mul.w	r3, r1, r3
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	011b      	lsls	r3, r3, #4
 800795e:	3332      	adds	r3, #50	; 0x32
 8007960:	4a95      	ldr	r2, [pc, #596]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007962:	fba2 2303 	umull	r2, r3, r2, r3
 8007966:	095b      	lsrs	r3, r3, #5
 8007968:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800796c:	4498      	add	r8, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	469b      	mov	fp, r3
 8007972:	f04f 0c00 	mov.w	ip, #0
 8007976:	46d9      	mov	r9, fp
 8007978:	46e2      	mov	sl, ip
 800797a:	eb19 0309 	adds.w	r3, r9, r9
 800797e:	eb4a 040a 	adc.w	r4, sl, sl
 8007982:	4699      	mov	r9, r3
 8007984:	46a2      	mov	sl, r4
 8007986:	eb19 090b 	adds.w	r9, r9, fp
 800798a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800798e:	f04f 0100 	mov.w	r1, #0
 8007992:	f04f 0200 	mov.w	r2, #0
 8007996:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800799a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800799e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80079a2:	4689      	mov	r9, r1
 80079a4:	4692      	mov	sl, r2
 80079a6:	eb1b 0509 	adds.w	r5, fp, r9
 80079aa:	eb4c 060a 	adc.w	r6, ip, sl
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	4619      	mov	r1, r3
 80079b4:	f04f 0200 	mov.w	r2, #0
 80079b8:	f04f 0300 	mov.w	r3, #0
 80079bc:	f04f 0400 	mov.w	r4, #0
 80079c0:	0094      	lsls	r4, r2, #2
 80079c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80079c6:	008b      	lsls	r3, r1, #2
 80079c8:	461a      	mov	r2, r3
 80079ca:	4623      	mov	r3, r4
 80079cc:	4628      	mov	r0, r5
 80079ce:	4631      	mov	r1, r6
 80079d0:	f7f9 f932 	bl	8000c38 <__aeabi_uldivmod>
 80079d4:	4603      	mov	r3, r0
 80079d6:	460c      	mov	r4, r1
 80079d8:	461a      	mov	r2, r3
 80079da:	4b77      	ldr	r3, [pc, #476]	; (8007bb8 <UART_SetConfig+0x6f4>)
 80079dc:	fba3 1302 	umull	r1, r3, r3, r2
 80079e0:	095b      	lsrs	r3, r3, #5
 80079e2:	2164      	movs	r1, #100	; 0x64
 80079e4:	fb01 f303 	mul.w	r3, r1, r3
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	011b      	lsls	r3, r3, #4
 80079ec:	3332      	adds	r3, #50	; 0x32
 80079ee:	4a72      	ldr	r2, [pc, #456]	; (8007bb8 <UART_SetConfig+0x6f4>)
 80079f0:	fba2 2303 	umull	r2, r3, r2, r3
 80079f4:	095b      	lsrs	r3, r3, #5
 80079f6:	f003 020f 	and.w	r2, r3, #15
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4442      	add	r2, r8
 8007a00:	609a      	str	r2, [r3, #8]
 8007a02:	e0d0      	b.n	8007ba6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007a04:	f7ff fce8 	bl	80073d8 <HAL_RCC_GetPCLK1Freq>
 8007a08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	469a      	mov	sl, r3
 8007a0e:	f04f 0b00 	mov.w	fp, #0
 8007a12:	46d0      	mov	r8, sl
 8007a14:	46d9      	mov	r9, fp
 8007a16:	eb18 0308 	adds.w	r3, r8, r8
 8007a1a:	eb49 0409 	adc.w	r4, r9, r9
 8007a1e:	4698      	mov	r8, r3
 8007a20:	46a1      	mov	r9, r4
 8007a22:	eb18 080a 	adds.w	r8, r8, sl
 8007a26:	eb49 090b 	adc.w	r9, r9, fp
 8007a2a:	f04f 0100 	mov.w	r1, #0
 8007a2e:	f04f 0200 	mov.w	r2, #0
 8007a32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007a36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007a3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007a3e:	4688      	mov	r8, r1
 8007a40:	4691      	mov	r9, r2
 8007a42:	eb1a 0508 	adds.w	r5, sl, r8
 8007a46:	eb4b 0609 	adc.w	r6, fp, r9
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	4619      	mov	r1, r3
 8007a50:	f04f 0200 	mov.w	r2, #0
 8007a54:	f04f 0300 	mov.w	r3, #0
 8007a58:	f04f 0400 	mov.w	r4, #0
 8007a5c:	0094      	lsls	r4, r2, #2
 8007a5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a62:	008b      	lsls	r3, r1, #2
 8007a64:	461a      	mov	r2, r3
 8007a66:	4623      	mov	r3, r4
 8007a68:	4628      	mov	r0, r5
 8007a6a:	4631      	mov	r1, r6
 8007a6c:	f7f9 f8e4 	bl	8000c38 <__aeabi_uldivmod>
 8007a70:	4603      	mov	r3, r0
 8007a72:	460c      	mov	r4, r1
 8007a74:	461a      	mov	r2, r3
 8007a76:	4b50      	ldr	r3, [pc, #320]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007a78:	fba3 2302 	umull	r2, r3, r3, r2
 8007a7c:	095b      	lsrs	r3, r3, #5
 8007a7e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	469b      	mov	fp, r3
 8007a86:	f04f 0c00 	mov.w	ip, #0
 8007a8a:	46d9      	mov	r9, fp
 8007a8c:	46e2      	mov	sl, ip
 8007a8e:	eb19 0309 	adds.w	r3, r9, r9
 8007a92:	eb4a 040a 	adc.w	r4, sl, sl
 8007a96:	4699      	mov	r9, r3
 8007a98:	46a2      	mov	sl, r4
 8007a9a:	eb19 090b 	adds.w	r9, r9, fp
 8007a9e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007aa2:	f04f 0100 	mov.w	r1, #0
 8007aa6:	f04f 0200 	mov.w	r2, #0
 8007aaa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007aae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007ab2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007ab6:	4689      	mov	r9, r1
 8007ab8:	4692      	mov	sl, r2
 8007aba:	eb1b 0509 	adds.w	r5, fp, r9
 8007abe:	eb4c 060a 	adc.w	r6, ip, sl
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f04f 0300 	mov.w	r3, #0
 8007ad0:	f04f 0400 	mov.w	r4, #0
 8007ad4:	0094      	lsls	r4, r2, #2
 8007ad6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ada:	008b      	lsls	r3, r1, #2
 8007adc:	461a      	mov	r2, r3
 8007ade:	4623      	mov	r3, r4
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	f7f9 f8a8 	bl	8000c38 <__aeabi_uldivmod>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	461a      	mov	r2, r3
 8007aee:	4b32      	ldr	r3, [pc, #200]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007af0:	fba3 1302 	umull	r1, r3, r3, r2
 8007af4:	095b      	lsrs	r3, r3, #5
 8007af6:	2164      	movs	r1, #100	; 0x64
 8007af8:	fb01 f303 	mul.w	r3, r1, r3
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	3332      	adds	r3, #50	; 0x32
 8007b02:	4a2d      	ldr	r2, [pc, #180]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007b04:	fba2 2303 	umull	r2, r3, r2, r3
 8007b08:	095b      	lsrs	r3, r3, #5
 8007b0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b0e:	4498      	add	r8, r3
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	469b      	mov	fp, r3
 8007b14:	f04f 0c00 	mov.w	ip, #0
 8007b18:	46d9      	mov	r9, fp
 8007b1a:	46e2      	mov	sl, ip
 8007b1c:	eb19 0309 	adds.w	r3, r9, r9
 8007b20:	eb4a 040a 	adc.w	r4, sl, sl
 8007b24:	4699      	mov	r9, r3
 8007b26:	46a2      	mov	sl, r4
 8007b28:	eb19 090b 	adds.w	r9, r9, fp
 8007b2c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b30:	f04f 0100 	mov.w	r1, #0
 8007b34:	f04f 0200 	mov.w	r2, #0
 8007b38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b44:	4689      	mov	r9, r1
 8007b46:	4692      	mov	sl, r2
 8007b48:	eb1b 0509 	adds.w	r5, fp, r9
 8007b4c:	eb4c 060a 	adc.w	r6, ip, sl
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	4619      	mov	r1, r3
 8007b56:	f04f 0200 	mov.w	r2, #0
 8007b5a:	f04f 0300 	mov.w	r3, #0
 8007b5e:	f04f 0400 	mov.w	r4, #0
 8007b62:	0094      	lsls	r4, r2, #2
 8007b64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b68:	008b      	lsls	r3, r1, #2
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	4623      	mov	r3, r4
 8007b6e:	4628      	mov	r0, r5
 8007b70:	4631      	mov	r1, r6
 8007b72:	f7f9 f861 	bl	8000c38 <__aeabi_uldivmod>
 8007b76:	4603      	mov	r3, r0
 8007b78:	460c      	mov	r4, r1
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	4b0e      	ldr	r3, [pc, #56]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007b7e:	fba3 1302 	umull	r1, r3, r3, r2
 8007b82:	095b      	lsrs	r3, r3, #5
 8007b84:	2164      	movs	r1, #100	; 0x64
 8007b86:	fb01 f303 	mul.w	r3, r1, r3
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	011b      	lsls	r3, r3, #4
 8007b8e:	3332      	adds	r3, #50	; 0x32
 8007b90:	4a09      	ldr	r2, [pc, #36]	; (8007bb8 <UART_SetConfig+0x6f4>)
 8007b92:	fba2 2303 	umull	r2, r3, r2, r3
 8007b96:	095b      	lsrs	r3, r3, #5
 8007b98:	f003 020f 	and.w	r2, r3, #15
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4442      	add	r2, r8
 8007ba2:	609a      	str	r2, [r3, #8]
}
 8007ba4:	e7ff      	b.n	8007ba6 <UART_SetConfig+0x6e2>
 8007ba6:	bf00      	nop
 8007ba8:	3714      	adds	r7, #20
 8007baa:	46bd      	mov	sp, r7
 8007bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb0:	40011000 	.word	0x40011000
 8007bb4:	40011400 	.word	0x40011400
 8007bb8:	51eb851f 	.word	0x51eb851f

08007bbc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007bce:	2b84      	cmp	r3, #132	; 0x84
 8007bd0:	d005      	beq.n	8007bde <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007bd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	4413      	add	r3, r2
 8007bda:	3303      	adds	r3, #3
 8007bdc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007bde:	68fb      	ldr	r3, [r7, #12]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bf2:	f3ef 8305 	mrs	r3, IPSR
 8007bf6:	607b      	str	r3, [r7, #4]
  return(result);
 8007bf8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	bf14      	ite	ne
 8007bfe:	2301      	movne	r3, #1
 8007c00:	2300      	moveq	r3, #0
 8007c02:	b2db      	uxtb	r3, r3
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007c14:	f000 fd12 	bl	800863c <vTaskStartScheduler>
  
  return osOK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007c1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c20:	b089      	sub	sp, #36	; 0x24
 8007c22:	af04      	add	r7, sp, #16
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d020      	beq.n	8007c72 <osThreadCreate+0x54>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	699b      	ldr	r3, [r3, #24]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d01c      	beq.n	8007c72 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685c      	ldr	r4, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681d      	ldr	r5, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	691e      	ldr	r6, [r3, #16]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7ff ffb6 	bl	8007bbc <makeFreeRtosPriority>
 8007c50:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c5a:	9202      	str	r2, [sp, #8]
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	9100      	str	r1, [sp, #0]
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	4632      	mov	r2, r6
 8007c64:	4629      	mov	r1, r5
 8007c66:	4620      	mov	r0, r4
 8007c68:	f000 f91c 	bl	8007ea4 <xTaskCreateStatic>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	e01c      	b.n	8007cac <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685c      	ldr	r4, [r3, #4]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c7e:	b29e      	uxth	r6, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7ff ff98 	bl	8007bbc <makeFreeRtosPriority>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	f107 030c 	add.w	r3, r7, #12
 8007c92:	9301      	str	r3, [sp, #4]
 8007c94:	9200      	str	r2, [sp, #0]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	4632      	mov	r2, r6
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	f000 f95a 	bl	8007f56 <xTaskCreate>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d001      	beq.n	8007cac <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e000      	b.n	8007cae <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007cac:	68fb      	ldr	r3, [r7, #12]
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007cb6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b084      	sub	sp, #16
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <osDelay+0x16>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	e000      	b.n	8007cce <osDelay+0x18>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 fae8 	bl	80082a4 <vTaskDelay>
  
  return osOK;
 8007cd4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b082      	sub	sp, #8
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fb10 	bl	800830c <vTaskSuspend>
  
  return osOK;
 8007cec:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3708      	adds	r7, #8
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
	...

08007cf8 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b082      	sub	sp, #8
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8007d00:	f7ff ff74 	bl	8007bec <inHandlerMode>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00e      	beq.n	8007d28 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fc26 	bl	800855c <xTaskResumeFromISR>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d10b      	bne.n	8007d2e <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 8007d16:	4b08      	ldr	r3, [pc, #32]	; (8007d38 <osThreadResume+0x40>)
 8007d18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d1c:	601a      	str	r2, [r3, #0]
 8007d1e:	f3bf 8f4f 	dsb	sy
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	e002      	b.n	8007d2e <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 fbbb 	bl	80084a4 <vTaskResume>
  }
  return osOK;
 8007d2e:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3708      	adds	r7, #8
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	e000ed04 	.word	0xe000ed04

08007d3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f103 0208 	add.w	r2, r3, #8
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f04f 32ff 	mov.w	r2, #4294967295
 8007d54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f103 0208 	add.w	r2, r3, #8
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f103 0208 	add.w	r2, r3, #8
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	683a      	ldr	r2, [r7, #0]
 8007dba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	601a      	str	r2, [r3, #0]
}
 8007dd2:	bf00      	nop
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007dde:	b480      	push	{r7}
 8007de0:	b085      	sub	sp, #20
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
 8007de6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df4:	d103      	bne.n	8007dfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	e00c      	b.n	8007e18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	3308      	adds	r3, #8
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	e002      	b.n	8007e0c <vListInsert+0x2e>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d2f6      	bcs.n	8007e06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	685a      	ldr	r2, [r3, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	1c5a      	adds	r2, r3, #1
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	601a      	str	r2, [r3, #0]
}
 8007e44:	bf00      	nop
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	6892      	ldr	r2, [r2, #8]
 8007e66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	6852      	ldr	r2, [r2, #4]
 8007e70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d103      	bne.n	8007e84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	1e5a      	subs	r2, r3, #1
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08e      	sub	sp, #56	; 0x38
 8007ea8:	af04      	add	r7, sp, #16
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
 8007eb0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d109      	bne.n	8007ecc <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ebc:	f383 8811 	msr	BASEPRI, r3
 8007ec0:	f3bf 8f6f 	isb	sy
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	623b      	str	r3, [r7, #32]
 8007eca:	e7fe      	b.n	8007eca <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d109      	bne.n	8007ee6 <xTaskCreateStatic+0x42>
 8007ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed6:	f383 8811 	msr	BASEPRI, r3
 8007eda:	f3bf 8f6f 	isb	sy
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	61fb      	str	r3, [r7, #28]
 8007ee4:	e7fe      	b.n	8007ee4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ee6:	2354      	movs	r3, #84	; 0x54
 8007ee8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	2b54      	cmp	r3, #84	; 0x54
 8007eee:	d009      	beq.n	8007f04 <xTaskCreateStatic+0x60>
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	61bb      	str	r3, [r7, #24]
 8007f02:	e7fe      	b.n	8007f02 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d01e      	beq.n	8007f48 <xTaskCreateStatic+0xa4>
 8007f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d01b      	beq.n	8007f48 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f22:	2300      	movs	r3, #0
 8007f24:	9303      	str	r3, [sp, #12]
 8007f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f28:	9302      	str	r3, [sp, #8]
 8007f2a:	f107 0314 	add.w	r3, r7, #20
 8007f2e:	9301      	str	r3, [sp, #4]
 8007f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	68b9      	ldr	r1, [r7, #8]
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f000 f850 	bl	8007fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f42:	f000 f8cb 	bl	80080dc <prvAddNewTaskToReadyList>
 8007f46:	e001      	b.n	8007f4c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007f4c:	697b      	ldr	r3, [r7, #20]
	}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3728      	adds	r7, #40	; 0x28
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b08c      	sub	sp, #48	; 0x30
 8007f5a:	af04      	add	r7, sp, #16
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	603b      	str	r3, [r7, #0]
 8007f62:	4613      	mov	r3, r2
 8007f64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f66:	88fb      	ldrh	r3, [r7, #6]
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f001 f930 	bl	80091d0 <pvPortMalloc>
 8007f70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00e      	beq.n	8007f96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007f78:	2054      	movs	r0, #84	; 0x54
 8007f7a:	f001 f929 	bl	80091d0 <pvPortMalloc>
 8007f7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d003      	beq.n	8007f8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	697a      	ldr	r2, [r7, #20]
 8007f8a:	631a      	str	r2, [r3, #48]	; 0x30
 8007f8c:	e005      	b.n	8007f9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f8e:	6978      	ldr	r0, [r7, #20]
 8007f90:	f001 f9e0 	bl	8009354 <vPortFree>
 8007f94:	e001      	b.n	8007f9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f96:	2300      	movs	r3, #0
 8007f98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f9a:	69fb      	ldr	r3, [r7, #28]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d017      	beq.n	8007fd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	2300      	movs	r3, #0
 8007fac:	9303      	str	r3, [sp, #12]
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	9302      	str	r3, [sp, #8]
 8007fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb4:	9301      	str	r3, [sp, #4]
 8007fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	68b9      	ldr	r1, [r7, #8]
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 f80e 	bl	8007fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fc4:	69f8      	ldr	r0, [r7, #28]
 8007fc6:	f000 f889 	bl	80080dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	61bb      	str	r3, [r7, #24]
 8007fce:	e002      	b.n	8007fd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007fd6:	69bb      	ldr	r3, [r7, #24]
	}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3720      	adds	r7, #32
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b088      	sub	sp, #32
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	4413      	add	r3, r2
 8007ffe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	f023 0307 	bic.w	r3, r3, #7
 8008006:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	2b00      	cmp	r3, #0
 8008010:	d009      	beq.n	8008026 <prvInitialiseNewTask+0x46>
 8008012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e7fe      	b.n	8008024 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008026:	2300      	movs	r3, #0
 8008028:	61fb      	str	r3, [r7, #28]
 800802a:	e012      	b.n	8008052 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	4413      	add	r3, r2
 8008032:	7819      	ldrb	r1, [r3, #0]
 8008034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	4413      	add	r3, r2
 800803a:	3334      	adds	r3, #52	; 0x34
 800803c:	460a      	mov	r2, r1
 800803e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008040:	68ba      	ldr	r2, [r7, #8]
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	4413      	add	r3, r2
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d006      	beq.n	800805a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	3301      	adds	r3, #1
 8008050:	61fb      	str	r3, [r7, #28]
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	2b0f      	cmp	r3, #15
 8008056:	d9e9      	bls.n	800802c <prvInitialiseNewTask+0x4c>
 8008058:	e000      	b.n	800805c <prvInitialiseNewTask+0x7c>
		{
			break;
 800805a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800805c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805e:	2200      	movs	r2, #0
 8008060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008066:	2b06      	cmp	r3, #6
 8008068:	d901      	bls.n	800806e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800806a:	2306      	movs	r3, #6
 800806c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800806e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008072:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008078:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800807a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807c:	2200      	movs	r2, #0
 800807e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008082:	3304      	adds	r3, #4
 8008084:	4618      	mov	r0, r3
 8008086:	f7ff fe79 	bl	8007d7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800808a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808c:	3318      	adds	r3, #24
 800808e:	4618      	mov	r0, r3
 8008090:	f7ff fe74 	bl	8007d7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008096:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008098:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800809a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809c:	f1c3 0207 	rsb	r2, r3, #7
 80080a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80080a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080a8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80080aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ac:	2200      	movs	r2, #0
 80080ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80080b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	68f9      	ldr	r1, [r7, #12]
 80080bc:	69b8      	ldr	r0, [r7, #24]
 80080be:	f000 fe47 	bl	8008d50 <pxPortInitialiseStack>
 80080c2:	4602      	mov	r2, r0
 80080c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80080c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d002      	beq.n	80080d4 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80080ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080d4:	bf00      	nop
 80080d6:	3720      	adds	r7, #32
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080e4:	f000 ff5a 	bl	8008f9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080e8:	4b2a      	ldr	r3, [pc, #168]	; (8008194 <prvAddNewTaskToReadyList+0xb8>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3301      	adds	r3, #1
 80080ee:	4a29      	ldr	r2, [pc, #164]	; (8008194 <prvAddNewTaskToReadyList+0xb8>)
 80080f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080f2:	4b29      	ldr	r3, [pc, #164]	; (8008198 <prvAddNewTaskToReadyList+0xbc>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d109      	bne.n	800810e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080fa:	4a27      	ldr	r2, [pc, #156]	; (8008198 <prvAddNewTaskToReadyList+0xbc>)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008100:	4b24      	ldr	r3, [pc, #144]	; (8008194 <prvAddNewTaskToReadyList+0xb8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d110      	bne.n	800812a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008108:	f000 fcde 	bl	8008ac8 <prvInitialiseTaskLists>
 800810c:	e00d      	b.n	800812a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800810e:	4b23      	ldr	r3, [pc, #140]	; (800819c <prvAddNewTaskToReadyList+0xc0>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d109      	bne.n	800812a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008116:	4b20      	ldr	r3, [pc, #128]	; (8008198 <prvAddNewTaskToReadyList+0xbc>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008120:	429a      	cmp	r2, r3
 8008122:	d802      	bhi.n	800812a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008124:	4a1c      	ldr	r2, [pc, #112]	; (8008198 <prvAddNewTaskToReadyList+0xbc>)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800812a:	4b1d      	ldr	r3, [pc, #116]	; (80081a0 <prvAddNewTaskToReadyList+0xc4>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3301      	adds	r3, #1
 8008130:	4a1b      	ldr	r2, [pc, #108]	; (80081a0 <prvAddNewTaskToReadyList+0xc4>)
 8008132:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008138:	2201      	movs	r2, #1
 800813a:	409a      	lsls	r2, r3
 800813c:	4b19      	ldr	r3, [pc, #100]	; (80081a4 <prvAddNewTaskToReadyList+0xc8>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4313      	orrs	r3, r2
 8008142:	4a18      	ldr	r2, [pc, #96]	; (80081a4 <prvAddNewTaskToReadyList+0xc8>)
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800814a:	4613      	mov	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4413      	add	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4a15      	ldr	r2, [pc, #84]	; (80081a8 <prvAddNewTaskToReadyList+0xcc>)
 8008154:	441a      	add	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	3304      	adds	r3, #4
 800815a:	4619      	mov	r1, r3
 800815c:	4610      	mov	r0, r2
 800815e:	f7ff fe1a 	bl	8007d96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008162:	f000 ff49 	bl	8008ff8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008166:	4b0d      	ldr	r3, [pc, #52]	; (800819c <prvAddNewTaskToReadyList+0xc0>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00e      	beq.n	800818c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800816e:	4b0a      	ldr	r3, [pc, #40]	; (8008198 <prvAddNewTaskToReadyList+0xbc>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008178:	429a      	cmp	r2, r3
 800817a:	d207      	bcs.n	800818c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800817c:	4b0b      	ldr	r3, [pc, #44]	; (80081ac <prvAddNewTaskToReadyList+0xd0>)
 800817e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800818c:	bf00      	nop
 800818e:	3708      	adds	r7, #8
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20000424 	.word	0x20000424
 8008198:	20000324 	.word	0x20000324
 800819c:	20000430 	.word	0x20000430
 80081a0:	20000440 	.word	0x20000440
 80081a4:	2000042c 	.word	0x2000042c
 80081a8:	20000328 	.word	0x20000328
 80081ac:	e000ed04 	.word	0xe000ed04

080081b0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08a      	sub	sp, #40	; 0x28
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80081ba:	2300      	movs	r3, #0
 80081bc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d109      	bne.n	80081d8 <vTaskDelayUntil+0x28>
 80081c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	617b      	str	r3, [r7, #20]
 80081d6:	e7fe      	b.n	80081d6 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d109      	bne.n	80081f2 <vTaskDelayUntil+0x42>
 80081de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e2:	f383 8811 	msr	BASEPRI, r3
 80081e6:	f3bf 8f6f 	isb	sy
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	e7fe      	b.n	80081f0 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 80081f2:	4b29      	ldr	r3, [pc, #164]	; (8008298 <vTaskDelayUntil+0xe8>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d009      	beq.n	800820e <vTaskDelayUntil+0x5e>
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	60fb      	str	r3, [r7, #12]
 800820c:	e7fe      	b.n	800820c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800820e:	f000 fa73 	bl	80086f8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008212:	4b22      	ldr	r3, [pc, #136]	; (800829c <vTaskDelayUntil+0xec>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	683a      	ldr	r2, [r7, #0]
 800821e:	4413      	add	r3, r2
 8008220:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6a3a      	ldr	r2, [r7, #32]
 8008228:	429a      	cmp	r2, r3
 800822a:	d20b      	bcs.n	8008244 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	69fa      	ldr	r2, [r7, #28]
 8008232:	429a      	cmp	r2, r3
 8008234:	d211      	bcs.n	800825a <vTaskDelayUntil+0xaa>
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	6a3b      	ldr	r3, [r7, #32]
 800823a:	429a      	cmp	r2, r3
 800823c:	d90d      	bls.n	800825a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800823e:	2301      	movs	r3, #1
 8008240:	627b      	str	r3, [r7, #36]	; 0x24
 8008242:	e00a      	b.n	800825a <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	69fa      	ldr	r2, [r7, #28]
 800824a:	429a      	cmp	r2, r3
 800824c:	d303      	bcc.n	8008256 <vTaskDelayUntil+0xa6>
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	6a3b      	ldr	r3, [r7, #32]
 8008252:	429a      	cmp	r2, r3
 8008254:	d901      	bls.n	800825a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8008256:	2301      	movs	r3, #1
 8008258:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	69fa      	ldr	r2, [r7, #28]
 800825e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	2b00      	cmp	r3, #0
 8008264:	d006      	beq.n	8008274 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	6a3b      	ldr	r3, [r7, #32]
 800826a:	1ad3      	subs	r3, r2, r3
 800826c:	2100      	movs	r1, #0
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fd08 	bl	8008c84 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008274:	f000 fa4e 	bl	8008714 <xTaskResumeAll>
 8008278:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d107      	bne.n	8008290 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8008280:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <vTaskDelayUntil+0xf0>)
 8008282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008290:	bf00      	nop
 8008292:	3728      	adds	r7, #40	; 0x28
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	2000044c 	.word	0x2000044c
 800829c:	20000428 	.word	0x20000428
 80082a0:	e000ed04 	.word	0xe000ed04

080082a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80082ac:	2300      	movs	r3, #0
 80082ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d016      	beq.n	80082e4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80082b6:	4b13      	ldr	r3, [pc, #76]	; (8008304 <vTaskDelay+0x60>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d009      	beq.n	80082d2 <vTaskDelay+0x2e>
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	60bb      	str	r3, [r7, #8]
 80082d0:	e7fe      	b.n	80082d0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80082d2:	f000 fa11 	bl	80086f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80082d6:	2100      	movs	r1, #0
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 fcd3 	bl	8008c84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082de:	f000 fa19 	bl	8008714 <xTaskResumeAll>
 80082e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d107      	bne.n	80082fa <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80082ea:	4b07      	ldr	r3, [pc, #28]	; (8008308 <vTaskDelay+0x64>)
 80082ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082fa:	bf00      	nop
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	2000044c 	.word	0x2000044c
 8008308:	e000ed04 	.word	0xe000ed04

0800830c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008314:	f000 fe42 	bl	8008f9c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d102      	bne.n	8008324 <vTaskSuspend+0x18>
 800831e:	4b3c      	ldr	r3, [pc, #240]	; (8008410 <vTaskSuspend+0x104>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	e000      	b.n	8008326 <vTaskSuspend+0x1a>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	3304      	adds	r3, #4
 800832c:	4618      	mov	r0, r3
 800832e:	f7ff fd8f 	bl	8007e50 <uxListRemove>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d115      	bne.n	8008364 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800833c:	4935      	ldr	r1, [pc, #212]	; (8008414 <vTaskSuspend+0x108>)
 800833e:	4613      	mov	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	440b      	add	r3, r1
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10a      	bne.n	8008364 <vTaskSuspend+0x58>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008352:	2201      	movs	r2, #1
 8008354:	fa02 f303 	lsl.w	r3, r2, r3
 8008358:	43da      	mvns	r2, r3
 800835a:	4b2f      	ldr	r3, [pc, #188]	; (8008418 <vTaskSuspend+0x10c>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4013      	ands	r3, r2
 8008360:	4a2d      	ldr	r2, [pc, #180]	; (8008418 <vTaskSuspend+0x10c>)
 8008362:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008368:	2b00      	cmp	r3, #0
 800836a:	d004      	beq.n	8008376 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3318      	adds	r3, #24
 8008370:	4618      	mov	r0, r3
 8008372:	f7ff fd6d 	bl	8007e50 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3304      	adds	r3, #4
 800837a:	4619      	mov	r1, r3
 800837c:	4827      	ldr	r0, [pc, #156]	; (800841c <vTaskSuspend+0x110>)
 800837e:	f7ff fd0a 	bl	8007d96 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008388:	b2db      	uxtb	r3, r3
 800838a:	2b01      	cmp	r3, #1
 800838c:	d103      	bne.n	8008396 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008396:	f000 fe2f 	bl	8008ff8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800839a:	4b21      	ldr	r3, [pc, #132]	; (8008420 <vTaskSuspend+0x114>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d005      	beq.n	80083ae <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80083a2:	f000 fdfb 	bl	8008f9c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80083a6:	f000 fc29 	bl	8008bfc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80083aa:	f000 fe25 	bl	8008ff8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80083ae:	4b18      	ldr	r3, [pc, #96]	; (8008410 <vTaskSuspend+0x104>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d126      	bne.n	8008406 <vTaskSuspend+0xfa>
		{
			if( xSchedulerRunning != pdFALSE )
 80083b8:	4b19      	ldr	r3, [pc, #100]	; (8008420 <vTaskSuspend+0x114>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d016      	beq.n	80083ee <vTaskSuspend+0xe2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80083c0:	4b18      	ldr	r3, [pc, #96]	; (8008424 <vTaskSuspend+0x118>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d009      	beq.n	80083dc <vTaskSuspend+0xd0>
 80083c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	60bb      	str	r3, [r7, #8]
 80083da:	e7fe      	b.n	80083da <vTaskSuspend+0xce>
				portYIELD_WITHIN_API();
 80083dc:	4b12      	ldr	r3, [pc, #72]	; (8008428 <vTaskSuspend+0x11c>)
 80083de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	f3bf 8f4f 	dsb	sy
 80083e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083ec:	e00b      	b.n	8008406 <vTaskSuspend+0xfa>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 80083ee:	4b0b      	ldr	r3, [pc, #44]	; (800841c <vTaskSuspend+0x110>)
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	4b0e      	ldr	r3, [pc, #56]	; (800842c <vTaskSuspend+0x120>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d103      	bne.n	8008402 <vTaskSuspend+0xf6>
					pxCurrentTCB = NULL;
 80083fa:	4b05      	ldr	r3, [pc, #20]	; (8008410 <vTaskSuspend+0x104>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	601a      	str	r2, [r3, #0]
	}
 8008400:	e001      	b.n	8008406 <vTaskSuspend+0xfa>
					vTaskSwitchContext();
 8008402:	f000 faef 	bl	80089e4 <vTaskSwitchContext>
	}
 8008406:	bf00      	nop
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	20000324 	.word	0x20000324
 8008414:	20000328 	.word	0x20000328
 8008418:	2000042c 	.word	0x2000042c
 800841c:	20000410 	.word	0x20000410
 8008420:	20000430 	.word	0x20000430
 8008424:	2000044c 	.word	0x2000044c
 8008428:	e000ed04 	.word	0xe000ed04
 800842c:	20000424 	.word	0x20000424

08008430 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008430:	b480      	push	{r7}
 8008432:	b087      	sub	sp, #28
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008438:	2300      	movs	r3, #0
 800843a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d109      	bne.n	800845a <prvTaskIsTaskSuspended+0x2a>
 8008446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	e7fe      	b.n	8008458 <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	4a0f      	ldr	r2, [pc, #60]	; (800849c <prvTaskIsTaskSuspended+0x6c>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d101      	bne.n	8008468 <prvTaskIsTaskSuspended+0x38>
 8008464:	2301      	movs	r3, #1
 8008466:	e000      	b.n	800846a <prvTaskIsTaskSuspended+0x3a>
 8008468:	2300      	movs	r3, #0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00f      	beq.n	800848e <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008472:	4a0b      	ldr	r2, [pc, #44]	; (80084a0 <prvTaskIsTaskSuspended+0x70>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d00a      	beq.n	800848e <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <prvTaskIsTaskSuspended+0x54>
 8008480:	2301      	movs	r3, #1
 8008482:	e000      	b.n	8008486 <prvTaskIsTaskSuspended+0x56>
 8008484:	2300      	movs	r3, #0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 800848a:	2301      	movs	r3, #1
 800848c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800848e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008490:	4618      	mov	r0, r3
 8008492:	371c      	adds	r7, #28
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	20000410 	.word	0x20000410
 80084a0:	200003e4 	.word	0x200003e4

080084a4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d109      	bne.n	80084ca <vTaskResume+0x26>
 80084b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ba:	f383 8811 	msr	BASEPRI, r3
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f3bf 8f4f 	dsb	sy
 80084c6:	60bb      	str	r3, [r7, #8]
 80084c8:	e7fe      	b.n	80084c8 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d039      	beq.n	8008544 <vTaskResume+0xa0>
 80084d0:	4b1e      	ldr	r3, [pc, #120]	; (800854c <vTaskResume+0xa8>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d034      	beq.n	8008544 <vTaskResume+0xa0>
		{
			taskENTER_CRITICAL();
 80084da:	f000 fd5f 	bl	8008f9c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f7ff ffa6 	bl	8008430 <prvTaskIsTaskSuspended>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d02a      	beq.n	8008540 <vTaskResume+0x9c>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3304      	adds	r3, #4
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff fcae 	bl	8007e50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f8:	2201      	movs	r2, #1
 80084fa:	409a      	lsls	r2, r3
 80084fc:	4b14      	ldr	r3, [pc, #80]	; (8008550 <vTaskResume+0xac>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4313      	orrs	r3, r2
 8008502:	4a13      	ldr	r2, [pc, #76]	; (8008550 <vTaskResume+0xac>)
 8008504:	6013      	str	r3, [r2, #0]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800850a:	4613      	mov	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4a10      	ldr	r2, [pc, #64]	; (8008554 <vTaskResume+0xb0>)
 8008514:	441a      	add	r2, r3
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	3304      	adds	r3, #4
 800851a:	4619      	mov	r1, r3
 800851c:	4610      	mov	r0, r2
 800851e:	f7ff fc3a 	bl	8007d96 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008526:	4b09      	ldr	r3, [pc, #36]	; (800854c <vTaskResume+0xa8>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800852c:	429a      	cmp	r2, r3
 800852e:	d307      	bcc.n	8008540 <vTaskResume+0x9c>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008530:	4b09      	ldr	r3, [pc, #36]	; (8008558 <vTaskResume+0xb4>)
 8008532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008536:	601a      	str	r2, [r3, #0]
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008540:	f000 fd5a 	bl	8008ff8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008544:	bf00      	nop
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	20000324 	.word	0x20000324
 8008550:	2000042c 	.word	0x2000042c
 8008554:	20000328 	.word	0x20000328
 8008558:	e000ed04 	.word	0xe000ed04

0800855c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 800855c:	b580      	push	{r7, lr}
 800855e:	b08a      	sub	sp, #40	; 0x28
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8008564:	2300      	movs	r3, #0
 8008566:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d109      	bne.n	8008586 <xTaskResumeFromISR+0x2a>
 8008572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	61bb      	str	r3, [r7, #24]
 8008584:	e7fe      	b.n	8008584 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008586:	f000 fde5 	bl	8009154 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800858a:	f3ef 8211 	mrs	r2, BASEPRI
 800858e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008592:	f383 8811 	msr	BASEPRI, r3
 8008596:	f3bf 8f6f 	isb	sy
 800859a:	f3bf 8f4f 	dsb	sy
 800859e:	617a      	str	r2, [r7, #20]
 80085a0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085a2:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085a4:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80085a6:	6a38      	ldr	r0, [r7, #32]
 80085a8:	f7ff ff42 	bl	8008430 <prvTaskIsTaskSuspended>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d02f      	beq.n	8008612 <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b2:	4b1d      	ldr	r3, [pc, #116]	; (8008628 <xTaskResumeFromISR+0xcc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d125      	bne.n	8008606 <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085ba:	6a3b      	ldr	r3, [r7, #32]
 80085bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085be:	4b1b      	ldr	r3, [pc, #108]	; (800862c <xTaskResumeFromISR+0xd0>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d301      	bcc.n	80085cc <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 80085c8:	2301      	movs	r3, #1
 80085ca:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	3304      	adds	r3, #4
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7ff fc3d 	bl	8007e50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085da:	2201      	movs	r2, #1
 80085dc:	409a      	lsls	r2, r3
 80085de:	4b14      	ldr	r3, [pc, #80]	; (8008630 <xTaskResumeFromISR+0xd4>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	4a12      	ldr	r2, [pc, #72]	; (8008630 <xTaskResumeFromISR+0xd4>)
 80085e6:	6013      	str	r3, [r2, #0]
 80085e8:	6a3b      	ldr	r3, [r7, #32]
 80085ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ec:	4613      	mov	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	4413      	add	r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4a0f      	ldr	r2, [pc, #60]	; (8008634 <xTaskResumeFromISR+0xd8>)
 80085f6:	441a      	add	r2, r3
 80085f8:	6a3b      	ldr	r3, [r7, #32]
 80085fa:	3304      	adds	r3, #4
 80085fc:	4619      	mov	r1, r3
 80085fe:	4610      	mov	r0, r2
 8008600:	f7ff fbc9 	bl	8007d96 <vListInsertEnd>
 8008604:	e005      	b.n	8008612 <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008606:	6a3b      	ldr	r3, [r7, #32]
 8008608:	3318      	adds	r3, #24
 800860a:	4619      	mov	r1, r3
 800860c:	480a      	ldr	r0, [pc, #40]	; (8008638 <xTaskResumeFromISR+0xdc>)
 800860e:	f7ff fbc2 	bl	8007d96 <vListInsertEnd>
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800861e:	4618      	mov	r0, r3
 8008620:	3728      	adds	r7, #40	; 0x28
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	2000044c 	.word	0x2000044c
 800862c:	20000324 	.word	0x20000324
 8008630:	2000042c 	.word	0x2000042c
 8008634:	20000328 	.word	0x20000328
 8008638:	200003e4 	.word	0x200003e4

0800863c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b08a      	sub	sp, #40	; 0x28
 8008640:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008642:	2300      	movs	r3, #0
 8008644:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008646:	2300      	movs	r3, #0
 8008648:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800864a:	463a      	mov	r2, r7
 800864c:	1d39      	adds	r1, r7, #4
 800864e:	f107 0308 	add.w	r3, r7, #8
 8008652:	4618      	mov	r0, r3
 8008654:	f7f9 f9f4 	bl	8001a40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008658:	6839      	ldr	r1, [r7, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	9202      	str	r2, [sp, #8]
 8008660:	9301      	str	r3, [sp, #4]
 8008662:	2300      	movs	r3, #0
 8008664:	9300      	str	r3, [sp, #0]
 8008666:	2300      	movs	r3, #0
 8008668:	460a      	mov	r2, r1
 800866a:	491d      	ldr	r1, [pc, #116]	; (80086e0 <vTaskStartScheduler+0xa4>)
 800866c:	481d      	ldr	r0, [pc, #116]	; (80086e4 <vTaskStartScheduler+0xa8>)
 800866e:	f7ff fc19 	bl	8007ea4 <xTaskCreateStatic>
 8008672:	4602      	mov	r2, r0
 8008674:	4b1c      	ldr	r3, [pc, #112]	; (80086e8 <vTaskStartScheduler+0xac>)
 8008676:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008678:	4b1b      	ldr	r3, [pc, #108]	; (80086e8 <vTaskStartScheduler+0xac>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d002      	beq.n	8008686 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008680:	2301      	movs	r3, #1
 8008682:	617b      	str	r3, [r7, #20]
 8008684:	e001      	b.n	800868a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008686:	2300      	movs	r3, #0
 8008688:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d115      	bne.n	80086bc <vTaskStartScheduler+0x80>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80086a2:	4b12      	ldr	r3, [pc, #72]	; (80086ec <vTaskStartScheduler+0xb0>)
 80086a4:	f04f 32ff 	mov.w	r2, #4294967295
 80086a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80086aa:	4b11      	ldr	r3, [pc, #68]	; (80086f0 <vTaskStartScheduler+0xb4>)
 80086ac:	2201      	movs	r2, #1
 80086ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80086b0:	4b10      	ldr	r3, [pc, #64]	; (80086f4 <vTaskStartScheduler+0xb8>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80086b6:	f000 fbd3 	bl	8008e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80086ba:	e00d      	b.n	80086d8 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c2:	d109      	bne.n	80086d8 <vTaskStartScheduler+0x9c>
 80086c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	60fb      	str	r3, [r7, #12]
 80086d6:	e7fe      	b.n	80086d6 <vTaskStartScheduler+0x9a>
}
 80086d8:	bf00      	nop
 80086da:	3718      	adds	r7, #24
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	0800a7cc 	.word	0x0800a7cc
 80086e4:	08008a99 	.word	0x08008a99
 80086e8:	20000448 	.word	0x20000448
 80086ec:	20000444 	.word	0x20000444
 80086f0:	20000430 	.word	0x20000430
 80086f4:	20000428 	.word	0x20000428

080086f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80086f8:	b480      	push	{r7}
 80086fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80086fc:	4b04      	ldr	r3, [pc, #16]	; (8008710 <vTaskSuspendAll+0x18>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	3301      	adds	r3, #1
 8008702:	4a03      	ldr	r2, [pc, #12]	; (8008710 <vTaskSuspendAll+0x18>)
 8008704:	6013      	str	r3, [r2, #0]
}
 8008706:	bf00      	nop
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	2000044c 	.word	0x2000044c

08008714 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800871a:	2300      	movs	r3, #0
 800871c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800871e:	2300      	movs	r3, #0
 8008720:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008722:	4b41      	ldr	r3, [pc, #260]	; (8008828 <xTaskResumeAll+0x114>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d109      	bne.n	800873e <xTaskResumeAll+0x2a>
 800872a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800872e:	f383 8811 	msr	BASEPRI, r3
 8008732:	f3bf 8f6f 	isb	sy
 8008736:	f3bf 8f4f 	dsb	sy
 800873a:	603b      	str	r3, [r7, #0]
 800873c:	e7fe      	b.n	800873c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800873e:	f000 fc2d 	bl	8008f9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008742:	4b39      	ldr	r3, [pc, #228]	; (8008828 <xTaskResumeAll+0x114>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3b01      	subs	r3, #1
 8008748:	4a37      	ldr	r2, [pc, #220]	; (8008828 <xTaskResumeAll+0x114>)
 800874a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800874c:	4b36      	ldr	r3, [pc, #216]	; (8008828 <xTaskResumeAll+0x114>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d161      	bne.n	8008818 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008754:	4b35      	ldr	r3, [pc, #212]	; (800882c <xTaskResumeAll+0x118>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d05d      	beq.n	8008818 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800875c:	e02e      	b.n	80087bc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800875e:	4b34      	ldr	r3, [pc, #208]	; (8008830 <xTaskResumeAll+0x11c>)
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3318      	adds	r3, #24
 800876a:	4618      	mov	r0, r3
 800876c:	f7ff fb70 	bl	8007e50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	3304      	adds	r3, #4
 8008774:	4618      	mov	r0, r3
 8008776:	f7ff fb6b 	bl	8007e50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800877e:	2201      	movs	r2, #1
 8008780:	409a      	lsls	r2, r3
 8008782:	4b2c      	ldr	r3, [pc, #176]	; (8008834 <xTaskResumeAll+0x120>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4313      	orrs	r3, r2
 8008788:	4a2a      	ldr	r2, [pc, #168]	; (8008834 <xTaskResumeAll+0x120>)
 800878a:	6013      	str	r3, [r2, #0]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008790:	4613      	mov	r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	4413      	add	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4a27      	ldr	r2, [pc, #156]	; (8008838 <xTaskResumeAll+0x124>)
 800879a:	441a      	add	r2, r3
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	3304      	adds	r3, #4
 80087a0:	4619      	mov	r1, r3
 80087a2:	4610      	mov	r0, r2
 80087a4:	f7ff faf7 	bl	8007d96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ac:	4b23      	ldr	r3, [pc, #140]	; (800883c <xTaskResumeAll+0x128>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d302      	bcc.n	80087bc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80087b6:	4b22      	ldr	r3, [pc, #136]	; (8008840 <xTaskResumeAll+0x12c>)
 80087b8:	2201      	movs	r2, #1
 80087ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087bc:	4b1c      	ldr	r3, [pc, #112]	; (8008830 <xTaskResumeAll+0x11c>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1cc      	bne.n	800875e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d001      	beq.n	80087ce <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80087ca:	f000 fa17 	bl	8008bfc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80087ce:	4b1d      	ldr	r3, [pc, #116]	; (8008844 <xTaskResumeAll+0x130>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d010      	beq.n	80087fc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80087da:	f000 f847 	bl	800886c <xTaskIncrementTick>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d002      	beq.n	80087ea <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80087e4:	4b16      	ldr	r3, [pc, #88]	; (8008840 <xTaskResumeAll+0x12c>)
 80087e6:	2201      	movs	r2, #1
 80087e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	3b01      	subs	r3, #1
 80087ee:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1f1      	bne.n	80087da <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80087f6:	4b13      	ldr	r3, [pc, #76]	; (8008844 <xTaskResumeAll+0x130>)
 80087f8:	2200      	movs	r2, #0
 80087fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80087fc:	4b10      	ldr	r3, [pc, #64]	; (8008840 <xTaskResumeAll+0x12c>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d009      	beq.n	8008818 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008804:	2301      	movs	r3, #1
 8008806:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008808:	4b0f      	ldr	r3, [pc, #60]	; (8008848 <xTaskResumeAll+0x134>)
 800880a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800880e:	601a      	str	r2, [r3, #0]
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008818:	f000 fbee 	bl	8008ff8 <vPortExitCritical>

	return xAlreadyYielded;
 800881c:	68bb      	ldr	r3, [r7, #8]
}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	2000044c 	.word	0x2000044c
 800882c:	20000424 	.word	0x20000424
 8008830:	200003e4 	.word	0x200003e4
 8008834:	2000042c 	.word	0x2000042c
 8008838:	20000328 	.word	0x20000328
 800883c:	20000324 	.word	0x20000324
 8008840:	20000438 	.word	0x20000438
 8008844:	20000434 	.word	0x20000434
 8008848:	e000ed04 	.word	0xe000ed04

0800884c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008852:	4b05      	ldr	r3, [pc, #20]	; (8008868 <xTaskGetTickCount+0x1c>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008858:	687b      	ldr	r3, [r7, #4]
}
 800885a:	4618      	mov	r0, r3
 800885c:	370c      	adds	r7, #12
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	20000428 	.word	0x20000428

0800886c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008872:	2300      	movs	r3, #0
 8008874:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008876:	4b50      	ldr	r3, [pc, #320]	; (80089b8 <xTaskIncrementTick+0x14c>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	f040 808c 	bne.w	8008998 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008880:	4b4e      	ldr	r3, [pc, #312]	; (80089bc <xTaskIncrementTick+0x150>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	3301      	adds	r3, #1
 8008886:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008888:	4a4c      	ldr	r2, [pc, #304]	; (80089bc <xTaskIncrementTick+0x150>)
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d11f      	bne.n	80088d4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008894:	4b4a      	ldr	r3, [pc, #296]	; (80089c0 <xTaskIncrementTick+0x154>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d009      	beq.n	80088b2 <xTaskIncrementTick+0x46>
 800889e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	603b      	str	r3, [r7, #0]
 80088b0:	e7fe      	b.n	80088b0 <xTaskIncrementTick+0x44>
 80088b2:	4b43      	ldr	r3, [pc, #268]	; (80089c0 <xTaskIncrementTick+0x154>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	60fb      	str	r3, [r7, #12]
 80088b8:	4b42      	ldr	r3, [pc, #264]	; (80089c4 <xTaskIncrementTick+0x158>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a40      	ldr	r2, [pc, #256]	; (80089c0 <xTaskIncrementTick+0x154>)
 80088be:	6013      	str	r3, [r2, #0]
 80088c0:	4a40      	ldr	r2, [pc, #256]	; (80089c4 <xTaskIncrementTick+0x158>)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	4b40      	ldr	r3, [pc, #256]	; (80089c8 <xTaskIncrementTick+0x15c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	3301      	adds	r3, #1
 80088cc:	4a3e      	ldr	r2, [pc, #248]	; (80089c8 <xTaskIncrementTick+0x15c>)
 80088ce:	6013      	str	r3, [r2, #0]
 80088d0:	f000 f994 	bl	8008bfc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80088d4:	4b3d      	ldr	r3, [pc, #244]	; (80089cc <xTaskIncrementTick+0x160>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d34d      	bcc.n	800897a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088de:	4b38      	ldr	r3, [pc, #224]	; (80089c0 <xTaskIncrementTick+0x154>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <xTaskIncrementTick+0x80>
 80088e8:	2301      	movs	r3, #1
 80088ea:	e000      	b.n	80088ee <xTaskIncrementTick+0x82>
 80088ec:	2300      	movs	r3, #0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d004      	beq.n	80088fc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088f2:	4b36      	ldr	r3, [pc, #216]	; (80089cc <xTaskIncrementTick+0x160>)
 80088f4:	f04f 32ff 	mov.w	r2, #4294967295
 80088f8:	601a      	str	r2, [r3, #0]
					break;
 80088fa:	e03e      	b.n	800897a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80088fc:	4b30      	ldr	r3, [pc, #192]	; (80089c0 <xTaskIncrementTick+0x154>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68db      	ldr	r3, [r3, #12]
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800890c:	693a      	ldr	r2, [r7, #16]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	429a      	cmp	r2, r3
 8008912:	d203      	bcs.n	800891c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008914:	4a2d      	ldr	r2, [pc, #180]	; (80089cc <xTaskIncrementTick+0x160>)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6013      	str	r3, [r2, #0]
						break;
 800891a:	e02e      	b.n	800897a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	3304      	adds	r3, #4
 8008920:	4618      	mov	r0, r3
 8008922:	f7ff fa95 	bl	8007e50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800892a:	2b00      	cmp	r3, #0
 800892c:	d004      	beq.n	8008938 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	3318      	adds	r3, #24
 8008932:	4618      	mov	r0, r3
 8008934:	f7ff fa8c 	bl	8007e50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800893c:	2201      	movs	r2, #1
 800893e:	409a      	lsls	r2, r3
 8008940:	4b23      	ldr	r3, [pc, #140]	; (80089d0 <xTaskIncrementTick+0x164>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4313      	orrs	r3, r2
 8008946:	4a22      	ldr	r2, [pc, #136]	; (80089d0 <xTaskIncrementTick+0x164>)
 8008948:	6013      	str	r3, [r2, #0]
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894e:	4613      	mov	r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	4413      	add	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4a1f      	ldr	r2, [pc, #124]	; (80089d4 <xTaskIncrementTick+0x168>)
 8008958:	441a      	add	r2, r3
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	3304      	adds	r3, #4
 800895e:	4619      	mov	r1, r3
 8008960:	4610      	mov	r0, r2
 8008962:	f7ff fa18 	bl	8007d96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800896a:	4b1b      	ldr	r3, [pc, #108]	; (80089d8 <xTaskIncrementTick+0x16c>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008970:	429a      	cmp	r2, r3
 8008972:	d3b4      	bcc.n	80088de <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008974:	2301      	movs	r3, #1
 8008976:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008978:	e7b1      	b.n	80088de <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800897a:	4b17      	ldr	r3, [pc, #92]	; (80089d8 <xTaskIncrementTick+0x16c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008980:	4914      	ldr	r1, [pc, #80]	; (80089d4 <xTaskIncrementTick+0x168>)
 8008982:	4613      	mov	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	4413      	add	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	440b      	add	r3, r1
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d907      	bls.n	80089a2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8008992:	2301      	movs	r3, #1
 8008994:	617b      	str	r3, [r7, #20]
 8008996:	e004      	b.n	80089a2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008998:	4b10      	ldr	r3, [pc, #64]	; (80089dc <xTaskIncrementTick+0x170>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	3301      	adds	r3, #1
 800899e:	4a0f      	ldr	r2, [pc, #60]	; (80089dc <xTaskIncrementTick+0x170>)
 80089a0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80089a2:	4b0f      	ldr	r3, [pc, #60]	; (80089e0 <xTaskIncrementTick+0x174>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d001      	beq.n	80089ae <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80089aa:	2301      	movs	r3, #1
 80089ac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80089ae:	697b      	ldr	r3, [r7, #20]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3718      	adds	r7, #24
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	2000044c 	.word	0x2000044c
 80089bc:	20000428 	.word	0x20000428
 80089c0:	200003dc 	.word	0x200003dc
 80089c4:	200003e0 	.word	0x200003e0
 80089c8:	2000043c 	.word	0x2000043c
 80089cc:	20000444 	.word	0x20000444
 80089d0:	2000042c 	.word	0x2000042c
 80089d4:	20000328 	.word	0x20000328
 80089d8:	20000324 	.word	0x20000324
 80089dc:	20000434 	.word	0x20000434
 80089e0:	20000438 	.word	0x20000438

080089e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80089ea:	4b26      	ldr	r3, [pc, #152]	; (8008a84 <vTaskSwitchContext+0xa0>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d003      	beq.n	80089fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80089f2:	4b25      	ldr	r3, [pc, #148]	; (8008a88 <vTaskSwitchContext+0xa4>)
 80089f4:	2201      	movs	r2, #1
 80089f6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80089f8:	e03e      	b.n	8008a78 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80089fa:	4b23      	ldr	r3, [pc, #140]	; (8008a88 <vTaskSwitchContext+0xa4>)
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008a00:	4b22      	ldr	r3, [pc, #136]	; (8008a8c <vTaskSwitchContext+0xa8>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	fab3 f383 	clz	r3, r3
 8008a0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008a0e:	7afb      	ldrb	r3, [r7, #11]
 8008a10:	f1c3 031f 	rsb	r3, r3, #31
 8008a14:	617b      	str	r3, [r7, #20]
 8008a16:	491e      	ldr	r1, [pc, #120]	; (8008a90 <vTaskSwitchContext+0xac>)
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	4413      	add	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	440b      	add	r3, r1
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d109      	bne.n	8008a3e <vTaskSwitchContext+0x5a>
	__asm volatile
 8008a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2e:	f383 8811 	msr	BASEPRI, r3
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	607b      	str	r3, [r7, #4]
 8008a3c:	e7fe      	b.n	8008a3c <vTaskSwitchContext+0x58>
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	4613      	mov	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	4413      	add	r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	4a11      	ldr	r2, [pc, #68]	; (8008a90 <vTaskSwitchContext+0xac>)
 8008a4a:	4413      	add	r3, r2
 8008a4c:	613b      	str	r3, [r7, #16]
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	685a      	ldr	r2, [r3, #4]
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	605a      	str	r2, [r3, #4]
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	3308      	adds	r3, #8
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d104      	bne.n	8008a6e <vTaskSwitchContext+0x8a>
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	685a      	ldr	r2, [r3, #4]
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	605a      	str	r2, [r3, #4]
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	4a07      	ldr	r2, [pc, #28]	; (8008a94 <vTaskSwitchContext+0xb0>)
 8008a76:	6013      	str	r3, [r2, #0]
}
 8008a78:	bf00      	nop
 8008a7a:	371c      	adds	r7, #28
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr
 8008a84:	2000044c 	.word	0x2000044c
 8008a88:	20000438 	.word	0x20000438
 8008a8c:	2000042c 	.word	0x2000042c
 8008a90:	20000328 	.word	0x20000328
 8008a94:	20000324 	.word	0x20000324

08008a98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008aa0:	f000 f852 	bl	8008b48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008aa4:	4b06      	ldr	r3, [pc, #24]	; (8008ac0 <prvIdleTask+0x28>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d9f9      	bls.n	8008aa0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008aac:	4b05      	ldr	r3, [pc, #20]	; (8008ac4 <prvIdleTask+0x2c>)
 8008aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ab2:	601a      	str	r2, [r3, #0]
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008abc:	e7f0      	b.n	8008aa0 <prvIdleTask+0x8>
 8008abe:	bf00      	nop
 8008ac0:	20000328 	.word	0x20000328
 8008ac4:	e000ed04 	.word	0xe000ed04

08008ac8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ace:	2300      	movs	r3, #0
 8008ad0:	607b      	str	r3, [r7, #4]
 8008ad2:	e00c      	b.n	8008aee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4413      	add	r3, r2
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	4a12      	ldr	r2, [pc, #72]	; (8008b28 <prvInitialiseTaskLists+0x60>)
 8008ae0:	4413      	add	r3, r2
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7ff f92a 	bl	8007d3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	3301      	adds	r3, #1
 8008aec:	607b      	str	r3, [r7, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2b06      	cmp	r3, #6
 8008af2:	d9ef      	bls.n	8008ad4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008af4:	480d      	ldr	r0, [pc, #52]	; (8008b2c <prvInitialiseTaskLists+0x64>)
 8008af6:	f7ff f921 	bl	8007d3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008afa:	480d      	ldr	r0, [pc, #52]	; (8008b30 <prvInitialiseTaskLists+0x68>)
 8008afc:	f7ff f91e 	bl	8007d3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008b00:	480c      	ldr	r0, [pc, #48]	; (8008b34 <prvInitialiseTaskLists+0x6c>)
 8008b02:	f7ff f91b 	bl	8007d3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008b06:	480c      	ldr	r0, [pc, #48]	; (8008b38 <prvInitialiseTaskLists+0x70>)
 8008b08:	f7ff f918 	bl	8007d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008b0c:	480b      	ldr	r0, [pc, #44]	; (8008b3c <prvInitialiseTaskLists+0x74>)
 8008b0e:	f7ff f915 	bl	8007d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008b12:	4b0b      	ldr	r3, [pc, #44]	; (8008b40 <prvInitialiseTaskLists+0x78>)
 8008b14:	4a05      	ldr	r2, [pc, #20]	; (8008b2c <prvInitialiseTaskLists+0x64>)
 8008b16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008b18:	4b0a      	ldr	r3, [pc, #40]	; (8008b44 <prvInitialiseTaskLists+0x7c>)
 8008b1a:	4a05      	ldr	r2, [pc, #20]	; (8008b30 <prvInitialiseTaskLists+0x68>)
 8008b1c:	601a      	str	r2, [r3, #0]
}
 8008b1e:	bf00      	nop
 8008b20:	3708      	adds	r7, #8
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	20000328 	.word	0x20000328
 8008b2c:	200003b4 	.word	0x200003b4
 8008b30:	200003c8 	.word	0x200003c8
 8008b34:	200003e4 	.word	0x200003e4
 8008b38:	200003f8 	.word	0x200003f8
 8008b3c:	20000410 	.word	0x20000410
 8008b40:	200003dc 	.word	0x200003dc
 8008b44:	200003e0 	.word	0x200003e0

08008b48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b4e:	e019      	b.n	8008b84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b50:	f000 fa24 	bl	8008f9c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008b54:	4b0f      	ldr	r3, [pc, #60]	; (8008b94 <prvCheckTasksWaitingTermination+0x4c>)
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4618      	mov	r0, r3
 8008b62:	f7ff f975 	bl	8007e50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b66:	4b0c      	ldr	r3, [pc, #48]	; (8008b98 <prvCheckTasksWaitingTermination+0x50>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	4a0a      	ldr	r2, [pc, #40]	; (8008b98 <prvCheckTasksWaitingTermination+0x50>)
 8008b6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b70:	4b0a      	ldr	r3, [pc, #40]	; (8008b9c <prvCheckTasksWaitingTermination+0x54>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3b01      	subs	r3, #1
 8008b76:	4a09      	ldr	r2, [pc, #36]	; (8008b9c <prvCheckTasksWaitingTermination+0x54>)
 8008b78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b7a:	f000 fa3d 	bl	8008ff8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 f80e 	bl	8008ba0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b84:	4b05      	ldr	r3, [pc, #20]	; (8008b9c <prvCheckTasksWaitingTermination+0x54>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e1      	bne.n	8008b50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b8c:	bf00      	nop
 8008b8e:	3708      	adds	r7, #8
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	200003f8 	.word	0x200003f8
 8008b98:	20000424 	.word	0x20000424
 8008b9c:	2000040c 	.word	0x2000040c

08008ba0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d108      	bne.n	8008bc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f000 fbcc 	bl	8009354 <vPortFree>
				vPortFree( pxTCB );
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fbc9 	bl	8009354 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008bc2:	e017      	b.n	8008bf4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d103      	bne.n	8008bd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fbc0 	bl	8009354 <vPortFree>
	}
 8008bd4:	e00e      	b.n	8008bf4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bdc:	2b02      	cmp	r3, #2
 8008bde:	d009      	beq.n	8008bf4 <prvDeleteTCB+0x54>
 8008be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be4:	f383 8811 	msr	BASEPRI, r3
 8008be8:	f3bf 8f6f 	isb	sy
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	60fb      	str	r3, [r7, #12]
 8008bf2:	e7fe      	b.n	8008bf2 <prvDeleteTCB+0x52>
	}
 8008bf4:	bf00      	nop
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c02:	4b0f      	ldr	r3, [pc, #60]	; (8008c40 <prvResetNextTaskUnblockTime+0x44>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <prvResetNextTaskUnblockTime+0x14>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e000      	b.n	8008c12 <prvResetNextTaskUnblockTime+0x16>
 8008c10:	2300      	movs	r3, #0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d004      	beq.n	8008c20 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008c16:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <prvResetNextTaskUnblockTime+0x48>)
 8008c18:	f04f 32ff 	mov.w	r2, #4294967295
 8008c1c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008c1e:	e008      	b.n	8008c32 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008c20:	4b07      	ldr	r3, [pc, #28]	; (8008c40 <prvResetNextTaskUnblockTime+0x44>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	4a05      	ldr	r2, [pc, #20]	; (8008c44 <prvResetNextTaskUnblockTime+0x48>)
 8008c30:	6013      	str	r3, [r2, #0]
}
 8008c32:	bf00      	nop
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	200003dc 	.word	0x200003dc
 8008c44:	20000444 	.word	0x20000444

08008c48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c4e:	4b0b      	ldr	r3, [pc, #44]	; (8008c7c <xTaskGetSchedulerState+0x34>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c56:	2301      	movs	r3, #1
 8008c58:	607b      	str	r3, [r7, #4]
 8008c5a:	e008      	b.n	8008c6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c5c:	4b08      	ldr	r3, [pc, #32]	; (8008c80 <xTaskGetSchedulerState+0x38>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d102      	bne.n	8008c6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c64:	2302      	movs	r3, #2
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	e001      	b.n	8008c6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c6e:	687b      	ldr	r3, [r7, #4]
	}
 8008c70:	4618      	mov	r0, r3
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr
 8008c7c:	20000430 	.word	0x20000430
 8008c80:	2000044c 	.word	0x2000044c

08008c84 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c8e:	4b29      	ldr	r3, [pc, #164]	; (8008d34 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c94:	4b28      	ldr	r3, [pc, #160]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3304      	adds	r3, #4
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7ff f8d8 	bl	8007e50 <uxListRemove>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10b      	bne.n	8008cbe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008ca6:	4b24      	ldr	r3, [pc, #144]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cac:	2201      	movs	r2, #1
 8008cae:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb2:	43da      	mvns	r2, r3
 8008cb4:	4b21      	ldr	r3, [pc, #132]	; (8008d3c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4013      	ands	r3, r2
 8008cba:	4a20      	ldr	r2, [pc, #128]	; (8008d3c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008cbc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc4:	d10a      	bne.n	8008cdc <prvAddCurrentTaskToDelayedList+0x58>
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d007      	beq.n	8008cdc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ccc:	4b1a      	ldr	r3, [pc, #104]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	3304      	adds	r3, #4
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	481a      	ldr	r0, [pc, #104]	; (8008d40 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008cd6:	f7ff f85e 	bl	8007d96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008cda:	e026      	b.n	8008d2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008ce4:	4b14      	ldr	r3, [pc, #80]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d209      	bcs.n	8008d08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cf4:	4b13      	ldr	r3, [pc, #76]	; (8008d44 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3304      	adds	r3, #4
 8008cfe:	4619      	mov	r1, r3
 8008d00:	4610      	mov	r0, r2
 8008d02:	f7ff f86c 	bl	8007dde <vListInsert>
}
 8008d06:	e010      	b.n	8008d2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d08:	4b0f      	ldr	r3, [pc, #60]	; (8008d48 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	4b0a      	ldr	r3, [pc, #40]	; (8008d38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3304      	adds	r3, #4
 8008d12:	4619      	mov	r1, r3
 8008d14:	4610      	mov	r0, r2
 8008d16:	f7ff f862 	bl	8007dde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d1a:	4b0c      	ldr	r3, [pc, #48]	; (8008d4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68ba      	ldr	r2, [r7, #8]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d202      	bcs.n	8008d2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008d24:	4a09      	ldr	r2, [pc, #36]	; (8008d4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	6013      	str	r3, [r2, #0]
}
 8008d2a:	bf00      	nop
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	20000428 	.word	0x20000428
 8008d38:	20000324 	.word	0x20000324
 8008d3c:	2000042c 	.word	0x2000042c
 8008d40:	20000410 	.word	0x20000410
 8008d44:	200003e0 	.word	0x200003e0
 8008d48:	200003dc 	.word	0x200003dc
 8008d4c:	20000444 	.word	0x20000444

08008d50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	3b04      	subs	r3, #4
 8008d60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008d68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	3b04      	subs	r3, #4
 8008d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f023 0201 	bic.w	r2, r3, #1
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3b04      	subs	r3, #4
 8008d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d80:	4a0c      	ldr	r2, [pc, #48]	; (8008db4 <pxPortInitialiseStack+0x64>)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3b14      	subs	r3, #20
 8008d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	3b04      	subs	r3, #4
 8008d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f06f 0202 	mvn.w	r2, #2
 8008d9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	3b20      	subs	r3, #32
 8008da4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008da6:	68fb      	ldr	r3, [r7, #12]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3714      	adds	r7, #20
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr
 8008db4:	08008db9 	.word	0x08008db9

08008db8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008dc2:	4b11      	ldr	r3, [pc, #68]	; (8008e08 <prvTaskExitError+0x50>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dca:	d009      	beq.n	8008de0 <prvTaskExitError+0x28>
 8008dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd0:	f383 8811 	msr	BASEPRI, r3
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	60fb      	str	r3, [r7, #12]
 8008dde:	e7fe      	b.n	8008dde <prvTaskExitError+0x26>
 8008de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008df2:	bf00      	nop
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d0fc      	beq.n	8008df4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008dfa:	bf00      	nop
 8008dfc:	3714      	adds	r7, #20
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	2000001c 	.word	0x2000001c
 8008e0c:	00000000 	.word	0x00000000

08008e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008e10:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <pxCurrentTCBConst2>)
 8008e12:	6819      	ldr	r1, [r3, #0]
 8008e14:	6808      	ldr	r0, [r1, #0]
 8008e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e1a:	f380 8809 	msr	PSP, r0
 8008e1e:	f3bf 8f6f 	isb	sy
 8008e22:	f04f 0000 	mov.w	r0, #0
 8008e26:	f380 8811 	msr	BASEPRI, r0
 8008e2a:	4770      	bx	lr
 8008e2c:	f3af 8000 	nop.w

08008e30 <pxCurrentTCBConst2>:
 8008e30:	20000324 	.word	0x20000324
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008e34:	bf00      	nop
 8008e36:	bf00      	nop

08008e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008e38:	4808      	ldr	r0, [pc, #32]	; (8008e5c <prvPortStartFirstTask+0x24>)
 8008e3a:	6800      	ldr	r0, [r0, #0]
 8008e3c:	6800      	ldr	r0, [r0, #0]
 8008e3e:	f380 8808 	msr	MSP, r0
 8008e42:	f04f 0000 	mov.w	r0, #0
 8008e46:	f380 8814 	msr	CONTROL, r0
 8008e4a:	b662      	cpsie	i
 8008e4c:	b661      	cpsie	f
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	df00      	svc	0
 8008e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008e5a:	bf00      	nop
 8008e5c:	e000ed08 	.word	0xe000ed08

08008e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b086      	sub	sp, #24
 8008e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008e66:	4b44      	ldr	r3, [pc, #272]	; (8008f78 <xPortStartScheduler+0x118>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a44      	ldr	r2, [pc, #272]	; (8008f7c <xPortStartScheduler+0x11c>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d109      	bne.n	8008e84 <xPortStartScheduler+0x24>
 8008e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	613b      	str	r3, [r7, #16]
 8008e82:	e7fe      	b.n	8008e82 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008e84:	4b3c      	ldr	r3, [pc, #240]	; (8008f78 <xPortStartScheduler+0x118>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a3d      	ldr	r2, [pc, #244]	; (8008f80 <xPortStartScheduler+0x120>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d109      	bne.n	8008ea2 <xPortStartScheduler+0x42>
 8008e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	e7fe      	b.n	8008ea0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ea2:	4b38      	ldr	r3, [pc, #224]	; (8008f84 <xPortStartScheduler+0x124>)
 8008ea4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	22ff      	movs	r2, #255	; 0xff
 8008eb2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ebc:	78fb      	ldrb	r3, [r7, #3]
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	4b30      	ldr	r3, [pc, #192]	; (8008f88 <xPortStartScheduler+0x128>)
 8008ec8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008eca:	4b30      	ldr	r3, [pc, #192]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008ecc:	2207      	movs	r2, #7
 8008ece:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ed0:	e009      	b.n	8008ee6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008ed2:	4b2e      	ldr	r3, [pc, #184]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	4a2c      	ldr	r2, [pc, #176]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008eda:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	005b      	lsls	r3, r3, #1
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ee6:	78fb      	ldrb	r3, [r7, #3]
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eee:	2b80      	cmp	r3, #128	; 0x80
 8008ef0:	d0ef      	beq.n	8008ed2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008ef2:	4b26      	ldr	r3, [pc, #152]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f1c3 0307 	rsb	r3, r3, #7
 8008efa:	2b04      	cmp	r3, #4
 8008efc:	d009      	beq.n	8008f12 <xPortStartScheduler+0xb2>
 8008efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	60bb      	str	r3, [r7, #8]
 8008f10:	e7fe      	b.n	8008f10 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008f12:	4b1e      	ldr	r3, [pc, #120]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	021b      	lsls	r3, r3, #8
 8008f18:	4a1c      	ldr	r2, [pc, #112]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008f1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008f1c:	4b1b      	ldr	r3, [pc, #108]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008f24:	4a19      	ldr	r2, [pc, #100]	; (8008f8c <xPortStartScheduler+0x12c>)
 8008f26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f30:	4b17      	ldr	r3, [pc, #92]	; (8008f90 <xPortStartScheduler+0x130>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a16      	ldr	r2, [pc, #88]	; (8008f90 <xPortStartScheduler+0x130>)
 8008f36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008f3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008f3c:	4b14      	ldr	r3, [pc, #80]	; (8008f90 <xPortStartScheduler+0x130>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a13      	ldr	r2, [pc, #76]	; (8008f90 <xPortStartScheduler+0x130>)
 8008f42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008f46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008f48:	f000 f8d6 	bl	80090f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008f4c:	4b11      	ldr	r3, [pc, #68]	; (8008f94 <xPortStartScheduler+0x134>)
 8008f4e:	2200      	movs	r2, #0
 8008f50:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008f52:	f000 f8f5 	bl	8009140 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008f56:	4b10      	ldr	r3, [pc, #64]	; (8008f98 <xPortStartScheduler+0x138>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a0f      	ldr	r2, [pc, #60]	; (8008f98 <xPortStartScheduler+0x138>)
 8008f5c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008f60:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008f62:	f7ff ff69 	bl	8008e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008f66:	f7ff fd3d 	bl	80089e4 <vTaskSwitchContext>
	prvTaskExitError();
 8008f6a:	f7ff ff25 	bl	8008db8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3718      	adds	r7, #24
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	e000ed00 	.word	0xe000ed00
 8008f7c:	410fc271 	.word	0x410fc271
 8008f80:	410fc270 	.word	0x410fc270
 8008f84:	e000e400 	.word	0xe000e400
 8008f88:	20000450 	.word	0x20000450
 8008f8c:	20000454 	.word	0x20000454
 8008f90:	e000ed20 	.word	0xe000ed20
 8008f94:	2000001c 	.word	0x2000001c
 8008f98:	e000ef34 	.word	0xe000ef34

08008f9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa6:	f383 8811 	msr	BASEPRI, r3
 8008faa:	f3bf 8f6f 	isb	sy
 8008fae:	f3bf 8f4f 	dsb	sy
 8008fb2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008fb4:	4b0e      	ldr	r3, [pc, #56]	; (8008ff0 <vPortEnterCritical+0x54>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	4a0d      	ldr	r2, [pc, #52]	; (8008ff0 <vPortEnterCritical+0x54>)
 8008fbc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008fbe:	4b0c      	ldr	r3, [pc, #48]	; (8008ff0 <vPortEnterCritical+0x54>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d10e      	bne.n	8008fe4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008fc6:	4b0b      	ldr	r3, [pc, #44]	; (8008ff4 <vPortEnterCritical+0x58>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d009      	beq.n	8008fe4 <vPortEnterCritical+0x48>
 8008fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	603b      	str	r3, [r7, #0]
 8008fe2:	e7fe      	b.n	8008fe2 <vPortEnterCritical+0x46>
	}
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr
 8008ff0:	2000001c 	.word	0x2000001c
 8008ff4:	e000ed04 	.word	0xe000ed04

08008ff8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ffe:	4b11      	ldr	r3, [pc, #68]	; (8009044 <vPortExitCritical+0x4c>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d109      	bne.n	800901a <vPortExitCritical+0x22>
 8009006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900a:	f383 8811 	msr	BASEPRI, r3
 800900e:	f3bf 8f6f 	isb	sy
 8009012:	f3bf 8f4f 	dsb	sy
 8009016:	607b      	str	r3, [r7, #4]
 8009018:	e7fe      	b.n	8009018 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800901a:	4b0a      	ldr	r3, [pc, #40]	; (8009044 <vPortExitCritical+0x4c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3b01      	subs	r3, #1
 8009020:	4a08      	ldr	r2, [pc, #32]	; (8009044 <vPortExitCritical+0x4c>)
 8009022:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009024:	4b07      	ldr	r3, [pc, #28]	; (8009044 <vPortExitCritical+0x4c>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d104      	bne.n	8009036 <vPortExitCritical+0x3e>
 800902c:	2300      	movs	r3, #0
 800902e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009036:	bf00      	nop
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop
 8009044:	2000001c 	.word	0x2000001c
	...

08009050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009050:	f3ef 8009 	mrs	r0, PSP
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	4b15      	ldr	r3, [pc, #84]	; (80090b0 <pxCurrentTCBConst>)
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	f01e 0f10 	tst.w	lr, #16
 8009060:	bf08      	it	eq
 8009062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906a:	6010      	str	r0, [r2, #0]
 800906c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009070:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009074:	f380 8811 	msr	BASEPRI, r0
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f7ff fcb0 	bl	80089e4 <vTaskSwitchContext>
 8009084:	f04f 0000 	mov.w	r0, #0
 8009088:	f380 8811 	msr	BASEPRI, r0
 800908c:	bc09      	pop	{r0, r3}
 800908e:	6819      	ldr	r1, [r3, #0]
 8009090:	6808      	ldr	r0, [r1, #0]
 8009092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009096:	f01e 0f10 	tst.w	lr, #16
 800909a:	bf08      	it	eq
 800909c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80090a0:	f380 8809 	msr	PSP, r0
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	f3af 8000 	nop.w

080090b0 <pxCurrentTCBConst>:
 80090b0:	20000324 	.word	0x20000324
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80090b4:	bf00      	nop
 80090b6:	bf00      	nop

080090b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af00      	add	r7, sp, #0
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80090d0:	f7ff fbcc 	bl	800886c <xTaskIncrementTick>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d003      	beq.n	80090e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80090da:	4b06      	ldr	r3, [pc, #24]	; (80090f4 <xPortSysTickHandler+0x3c>)
 80090dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090e0:	601a      	str	r2, [r3, #0]
 80090e2:	2300      	movs	r3, #0
 80090e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80090ec:	bf00      	nop
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}
 80090f4:	e000ed04 	.word	0xe000ed04

080090f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80090f8:	b480      	push	{r7}
 80090fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80090fc:	4b0b      	ldr	r3, [pc, #44]	; (800912c <vPortSetupTimerInterrupt+0x34>)
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009102:	4b0b      	ldr	r3, [pc, #44]	; (8009130 <vPortSetupTimerInterrupt+0x38>)
 8009104:	2200      	movs	r2, #0
 8009106:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009108:	4b0a      	ldr	r3, [pc, #40]	; (8009134 <vPortSetupTimerInterrupt+0x3c>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a0a      	ldr	r2, [pc, #40]	; (8009138 <vPortSetupTimerInterrupt+0x40>)
 800910e:	fba2 2303 	umull	r2, r3, r2, r3
 8009112:	099b      	lsrs	r3, r3, #6
 8009114:	4a09      	ldr	r2, [pc, #36]	; (800913c <vPortSetupTimerInterrupt+0x44>)
 8009116:	3b01      	subs	r3, #1
 8009118:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800911a:	4b04      	ldr	r3, [pc, #16]	; (800912c <vPortSetupTimerInterrupt+0x34>)
 800911c:	2207      	movs	r2, #7
 800911e:	601a      	str	r2, [r3, #0]
}
 8009120:	bf00      	nop
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	e000e010 	.word	0xe000e010
 8009130:	e000e018 	.word	0xe000e018
 8009134:	20000010 	.word	0x20000010
 8009138:	10624dd3 	.word	0x10624dd3
 800913c:	e000e014 	.word	0xe000e014

08009140 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009140:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009150 <vPortEnableVFP+0x10>
 8009144:	6801      	ldr	r1, [r0, #0]
 8009146:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800914a:	6001      	str	r1, [r0, #0]
 800914c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800914e:	bf00      	nop
 8009150:	e000ed88 	.word	0xe000ed88

08009154 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800915a:	f3ef 8305 	mrs	r3, IPSR
 800915e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2b0f      	cmp	r3, #15
 8009164:	d913      	bls.n	800918e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009166:	4a16      	ldr	r2, [pc, #88]	; (80091c0 <vPortValidateInterruptPriority+0x6c>)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	4413      	add	r3, r2
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009170:	4b14      	ldr	r3, [pc, #80]	; (80091c4 <vPortValidateInterruptPriority+0x70>)
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	7afa      	ldrb	r2, [r7, #11]
 8009176:	429a      	cmp	r2, r3
 8009178:	d209      	bcs.n	800918e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800917a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800917e:	f383 8811 	msr	BASEPRI, r3
 8009182:	f3bf 8f6f 	isb	sy
 8009186:	f3bf 8f4f 	dsb	sy
 800918a:	607b      	str	r3, [r7, #4]
 800918c:	e7fe      	b.n	800918c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800918e:	4b0e      	ldr	r3, [pc, #56]	; (80091c8 <vPortValidateInterruptPriority+0x74>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009196:	4b0d      	ldr	r3, [pc, #52]	; (80091cc <vPortValidateInterruptPriority+0x78>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	429a      	cmp	r2, r3
 800919c:	d909      	bls.n	80091b2 <vPortValidateInterruptPriority+0x5e>
 800919e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a2:	f383 8811 	msr	BASEPRI, r3
 80091a6:	f3bf 8f6f 	isb	sy
 80091aa:	f3bf 8f4f 	dsb	sy
 80091ae:	603b      	str	r3, [r7, #0]
 80091b0:	e7fe      	b.n	80091b0 <vPortValidateInterruptPriority+0x5c>
	}
 80091b2:	bf00      	nop
 80091b4:	3714      	adds	r7, #20
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop
 80091c0:	e000e3f0 	.word	0xe000e3f0
 80091c4:	20000450 	.word	0x20000450
 80091c8:	e000ed0c 	.word	0xe000ed0c
 80091cc:	20000454 	.word	0x20000454

080091d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08a      	sub	sp, #40	; 0x28
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80091d8:	2300      	movs	r3, #0
 80091da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80091dc:	f7ff fa8c 	bl	80086f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80091e0:	4b57      	ldr	r3, [pc, #348]	; (8009340 <pvPortMalloc+0x170>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d101      	bne.n	80091ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80091e8:	f000 f90c 	bl	8009404 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80091ec:	4b55      	ldr	r3, [pc, #340]	; (8009344 <pvPortMalloc+0x174>)
 80091ee:	681a      	ldr	r2, [r3, #0]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4013      	ands	r3, r2
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f040 808c 	bne.w	8009312 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d01c      	beq.n	800923a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009200:	2208      	movs	r2, #8
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4413      	add	r3, r2
 8009206:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f003 0307 	and.w	r3, r3, #7
 800920e:	2b00      	cmp	r3, #0
 8009210:	d013      	beq.n	800923a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f023 0307 	bic.w	r3, r3, #7
 8009218:	3308      	adds	r3, #8
 800921a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	2b00      	cmp	r3, #0
 8009224:	d009      	beq.n	800923a <pvPortMalloc+0x6a>
 8009226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800922a:	f383 8811 	msr	BASEPRI, r3
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	617b      	str	r3, [r7, #20]
 8009238:	e7fe      	b.n	8009238 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d068      	beq.n	8009312 <pvPortMalloc+0x142>
 8009240:	4b41      	ldr	r3, [pc, #260]	; (8009348 <pvPortMalloc+0x178>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	429a      	cmp	r2, r3
 8009248:	d863      	bhi.n	8009312 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800924a:	4b40      	ldr	r3, [pc, #256]	; (800934c <pvPortMalloc+0x17c>)
 800924c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800924e:	4b3f      	ldr	r3, [pc, #252]	; (800934c <pvPortMalloc+0x17c>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009254:	e004      	b.n	8009260 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009258:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800925a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	429a      	cmp	r2, r3
 8009268:	d903      	bls.n	8009272 <pvPortMalloc+0xa2>
 800926a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d1f1      	bne.n	8009256 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009272:	4b33      	ldr	r3, [pc, #204]	; (8009340 <pvPortMalloc+0x170>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009278:	429a      	cmp	r2, r3
 800927a:	d04a      	beq.n	8009312 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800927c:	6a3b      	ldr	r3, [r7, #32]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	2208      	movs	r2, #8
 8009282:	4413      	add	r3, r2
 8009284:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	6a3b      	ldr	r3, [r7, #32]
 800928c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800928e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	1ad2      	subs	r2, r2, r3
 8009296:	2308      	movs	r3, #8
 8009298:	005b      	lsls	r3, r3, #1
 800929a:	429a      	cmp	r2, r3
 800929c:	d91e      	bls.n	80092dc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800929e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4413      	add	r3, r2
 80092a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	f003 0307 	and.w	r3, r3, #7
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d009      	beq.n	80092c4 <pvPortMalloc+0xf4>
 80092b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	613b      	str	r3, [r7, #16]
 80092c2:	e7fe      	b.n	80092c2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80092c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	1ad2      	subs	r2, r2, r3
 80092cc:	69bb      	ldr	r3, [r7, #24]
 80092ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80092d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80092d6:	69b8      	ldr	r0, [r7, #24]
 80092d8:	f000 f8f6 	bl	80094c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80092dc:	4b1a      	ldr	r3, [pc, #104]	; (8009348 <pvPortMalloc+0x178>)
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	4a18      	ldr	r2, [pc, #96]	; (8009348 <pvPortMalloc+0x178>)
 80092e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80092ea:	4b17      	ldr	r3, [pc, #92]	; (8009348 <pvPortMalloc+0x178>)
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	4b18      	ldr	r3, [pc, #96]	; (8009350 <pvPortMalloc+0x180>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d203      	bcs.n	80092fe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80092f6:	4b14      	ldr	r3, [pc, #80]	; (8009348 <pvPortMalloc+0x178>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a15      	ldr	r2, [pc, #84]	; (8009350 <pvPortMalloc+0x180>)
 80092fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80092fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009300:	685a      	ldr	r2, [r3, #4]
 8009302:	4b10      	ldr	r3, [pc, #64]	; (8009344 <pvPortMalloc+0x174>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	431a      	orrs	r2, r3
 8009308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800930c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930e:	2200      	movs	r2, #0
 8009310:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009312:	f7ff f9ff 	bl	8008714 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009316:	69fb      	ldr	r3, [r7, #28]
 8009318:	f003 0307 	and.w	r3, r3, #7
 800931c:	2b00      	cmp	r3, #0
 800931e:	d009      	beq.n	8009334 <pvPortMalloc+0x164>
 8009320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009324:	f383 8811 	msr	BASEPRI, r3
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	60fb      	str	r3, [r7, #12]
 8009332:	e7fe      	b.n	8009332 <pvPortMalloc+0x162>
	return pvReturn;
 8009334:	69fb      	ldr	r3, [r7, #28]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3728      	adds	r7, #40	; 0x28
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20004060 	.word	0x20004060
 8009344:	2000406c 	.word	0x2000406c
 8009348:	20004064 	.word	0x20004064
 800934c:	20004058 	.word	0x20004058
 8009350:	20004068 	.word	0x20004068

08009354 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b086      	sub	sp, #24
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d046      	beq.n	80093f4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009366:	2308      	movs	r3, #8
 8009368:	425b      	negs	r3, r3
 800936a:	697a      	ldr	r2, [r7, #20]
 800936c:	4413      	add	r3, r2
 800936e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	4b20      	ldr	r3, [pc, #128]	; (80093fc <vPortFree+0xa8>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4013      	ands	r3, r2
 800937e:	2b00      	cmp	r3, #0
 8009380:	d109      	bne.n	8009396 <vPortFree+0x42>
 8009382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009386:	f383 8811 	msr	BASEPRI, r3
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	60fb      	str	r3, [r7, #12]
 8009394:	e7fe      	b.n	8009394 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d009      	beq.n	80093b2 <vPortFree+0x5e>
 800939e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	60bb      	str	r3, [r7, #8]
 80093b0:	e7fe      	b.n	80093b0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	685a      	ldr	r2, [r3, #4]
 80093b6:	4b11      	ldr	r3, [pc, #68]	; (80093fc <vPortFree+0xa8>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4013      	ands	r3, r2
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d019      	beq.n	80093f4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d115      	bne.n	80093f4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	4b0b      	ldr	r3, [pc, #44]	; (80093fc <vPortFree+0xa8>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	43db      	mvns	r3, r3
 80093d2:	401a      	ands	r2, r3
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80093d8:	f7ff f98e 	bl	80086f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	685a      	ldr	r2, [r3, #4]
 80093e0:	4b07      	ldr	r3, [pc, #28]	; (8009400 <vPortFree+0xac>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4413      	add	r3, r2
 80093e6:	4a06      	ldr	r2, [pc, #24]	; (8009400 <vPortFree+0xac>)
 80093e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80093ea:	6938      	ldr	r0, [r7, #16]
 80093ec:	f000 f86c 	bl	80094c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80093f0:	f7ff f990 	bl	8008714 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80093f4:	bf00      	nop
 80093f6:	3718      	adds	r7, #24
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}
 80093fc:	2000406c 	.word	0x2000406c
 8009400:	20004064 	.word	0x20004064

08009404 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009404:	b480      	push	{r7}
 8009406:	b085      	sub	sp, #20
 8009408:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800940a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800940e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009410:	4b27      	ldr	r3, [pc, #156]	; (80094b0 <prvHeapInit+0xac>)
 8009412:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f003 0307 	and.w	r3, r3, #7
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00c      	beq.n	8009438 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	3307      	adds	r3, #7
 8009422:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f023 0307 	bic.w	r3, r3, #7
 800942a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	1ad3      	subs	r3, r2, r3
 8009432:	4a1f      	ldr	r2, [pc, #124]	; (80094b0 <prvHeapInit+0xac>)
 8009434:	4413      	add	r3, r2
 8009436:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800943c:	4a1d      	ldr	r2, [pc, #116]	; (80094b4 <prvHeapInit+0xb0>)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009442:	4b1c      	ldr	r3, [pc, #112]	; (80094b4 <prvHeapInit+0xb0>)
 8009444:	2200      	movs	r2, #0
 8009446:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	4413      	add	r3, r2
 800944e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009450:	2208      	movs	r2, #8
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	1a9b      	subs	r3, r3, r2
 8009456:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0307 	bic.w	r3, r3, #7
 800945e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	4a15      	ldr	r2, [pc, #84]	; (80094b8 <prvHeapInit+0xb4>)
 8009464:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009466:	4b14      	ldr	r3, [pc, #80]	; (80094b8 <prvHeapInit+0xb4>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	2200      	movs	r2, #0
 800946c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800946e:	4b12      	ldr	r3, [pc, #72]	; (80094b8 <prvHeapInit+0xb4>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2200      	movs	r2, #0
 8009474:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	1ad2      	subs	r2, r2, r3
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009484:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <prvHeapInit+0xb4>)
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	4a0a      	ldr	r2, [pc, #40]	; (80094bc <prvHeapInit+0xb8>)
 8009492:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	4a09      	ldr	r2, [pc, #36]	; (80094c0 <prvHeapInit+0xbc>)
 800949a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800949c:	4b09      	ldr	r3, [pc, #36]	; (80094c4 <prvHeapInit+0xc0>)
 800949e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80094a2:	601a      	str	r2, [r3, #0]
}
 80094a4:	bf00      	nop
 80094a6:	3714      	adds	r7, #20
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr
 80094b0:	20000458 	.word	0x20000458
 80094b4:	20004058 	.word	0x20004058
 80094b8:	20004060 	.word	0x20004060
 80094bc:	20004068 	.word	0x20004068
 80094c0:	20004064 	.word	0x20004064
 80094c4:	2000406c 	.word	0x2000406c

080094c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80094d0:	4b28      	ldr	r3, [pc, #160]	; (8009574 <prvInsertBlockIntoFreeList+0xac>)
 80094d2:	60fb      	str	r3, [r7, #12]
 80094d4:	e002      	b.n	80094dc <prvInsertBlockIntoFreeList+0x14>
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	60fb      	str	r3, [r7, #12]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d8f7      	bhi.n	80094d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	4413      	add	r3, r2
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d108      	bne.n	800950a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	441a      	add	r2, r3
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	441a      	add	r2, r3
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	429a      	cmp	r2, r3
 800951c:	d118      	bne.n	8009550 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	4b15      	ldr	r3, [pc, #84]	; (8009578 <prvInsertBlockIntoFreeList+0xb0>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	429a      	cmp	r2, r3
 8009528:	d00d      	beq.n	8009546 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	441a      	add	r2, r3
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	601a      	str	r2, [r3, #0]
 8009544:	e008      	b.n	8009558 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009546:	4b0c      	ldr	r3, [pc, #48]	; (8009578 <prvInsertBlockIntoFreeList+0xb0>)
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	601a      	str	r2, [r3, #0]
 800954e:	e003      	b.n	8009558 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009558:	68fa      	ldr	r2, [r7, #12]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	429a      	cmp	r2, r3
 800955e:	d002      	beq.n	8009566 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009566:	bf00      	nop
 8009568:	3714      	adds	r7, #20
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr
 8009572:	bf00      	nop
 8009574:	20004058 	.word	0x20004058
 8009578:	20004060 	.word	0x20004060

0800957c <__errno>:
 800957c:	4b01      	ldr	r3, [pc, #4]	; (8009584 <__errno+0x8>)
 800957e:	6818      	ldr	r0, [r3, #0]
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	20000020 	.word	0x20000020

08009588 <__libc_init_array>:
 8009588:	b570      	push	{r4, r5, r6, lr}
 800958a:	4e0d      	ldr	r6, [pc, #52]	; (80095c0 <__libc_init_array+0x38>)
 800958c:	4c0d      	ldr	r4, [pc, #52]	; (80095c4 <__libc_init_array+0x3c>)
 800958e:	1ba4      	subs	r4, r4, r6
 8009590:	10a4      	asrs	r4, r4, #2
 8009592:	2500      	movs	r5, #0
 8009594:	42a5      	cmp	r5, r4
 8009596:	d109      	bne.n	80095ac <__libc_init_array+0x24>
 8009598:	4e0b      	ldr	r6, [pc, #44]	; (80095c8 <__libc_init_array+0x40>)
 800959a:	4c0c      	ldr	r4, [pc, #48]	; (80095cc <__libc_init_array+0x44>)
 800959c:	f000 ffca 	bl	800a534 <_init>
 80095a0:	1ba4      	subs	r4, r4, r6
 80095a2:	10a4      	asrs	r4, r4, #2
 80095a4:	2500      	movs	r5, #0
 80095a6:	42a5      	cmp	r5, r4
 80095a8:	d105      	bne.n	80095b6 <__libc_init_array+0x2e>
 80095aa:	bd70      	pop	{r4, r5, r6, pc}
 80095ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095b0:	4798      	blx	r3
 80095b2:	3501      	adds	r5, #1
 80095b4:	e7ee      	b.n	8009594 <__libc_init_array+0xc>
 80095b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095ba:	4798      	blx	r3
 80095bc:	3501      	adds	r5, #1
 80095be:	e7f2      	b.n	80095a6 <__libc_init_array+0x1e>
 80095c0:	0800a860 	.word	0x0800a860
 80095c4:	0800a860 	.word	0x0800a860
 80095c8:	0800a860 	.word	0x0800a860
 80095cc:	0800a864 	.word	0x0800a864

080095d0 <__itoa>:
 80095d0:	1e93      	subs	r3, r2, #2
 80095d2:	2b22      	cmp	r3, #34	; 0x22
 80095d4:	b510      	push	{r4, lr}
 80095d6:	460c      	mov	r4, r1
 80095d8:	d904      	bls.n	80095e4 <__itoa+0x14>
 80095da:	2300      	movs	r3, #0
 80095dc:	700b      	strb	r3, [r1, #0]
 80095de:	461c      	mov	r4, r3
 80095e0:	4620      	mov	r0, r4
 80095e2:	bd10      	pop	{r4, pc}
 80095e4:	2a0a      	cmp	r2, #10
 80095e6:	d109      	bne.n	80095fc <__itoa+0x2c>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	da07      	bge.n	80095fc <__itoa+0x2c>
 80095ec:	232d      	movs	r3, #45	; 0x2d
 80095ee:	700b      	strb	r3, [r1, #0]
 80095f0:	4240      	negs	r0, r0
 80095f2:	2101      	movs	r1, #1
 80095f4:	4421      	add	r1, r4
 80095f6:	f000 f839 	bl	800966c <__utoa>
 80095fa:	e7f1      	b.n	80095e0 <__itoa+0x10>
 80095fc:	2100      	movs	r1, #0
 80095fe:	e7f9      	b.n	80095f4 <__itoa+0x24>

08009600 <itoa>:
 8009600:	f7ff bfe6 	b.w	80095d0 <__itoa>

08009604 <memcpy>:
 8009604:	b510      	push	{r4, lr}
 8009606:	1e43      	subs	r3, r0, #1
 8009608:	440a      	add	r2, r1
 800960a:	4291      	cmp	r1, r2
 800960c:	d100      	bne.n	8009610 <memcpy+0xc>
 800960e:	bd10      	pop	{r4, pc}
 8009610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009618:	e7f7      	b.n	800960a <memcpy+0x6>

0800961a <memset>:
 800961a:	4402      	add	r2, r0
 800961c:	4603      	mov	r3, r0
 800961e:	4293      	cmp	r3, r2
 8009620:	d100      	bne.n	8009624 <memset+0xa>
 8009622:	4770      	bx	lr
 8009624:	f803 1b01 	strb.w	r1, [r3], #1
 8009628:	e7f9      	b.n	800961e <memset+0x4>
	...

0800962c <siprintf>:
 800962c:	b40e      	push	{r1, r2, r3}
 800962e:	b500      	push	{lr}
 8009630:	b09c      	sub	sp, #112	; 0x70
 8009632:	ab1d      	add	r3, sp, #116	; 0x74
 8009634:	9002      	str	r0, [sp, #8]
 8009636:	9006      	str	r0, [sp, #24]
 8009638:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800963c:	4809      	ldr	r0, [pc, #36]	; (8009664 <siprintf+0x38>)
 800963e:	9107      	str	r1, [sp, #28]
 8009640:	9104      	str	r1, [sp, #16]
 8009642:	4909      	ldr	r1, [pc, #36]	; (8009668 <siprintf+0x3c>)
 8009644:	f853 2b04 	ldr.w	r2, [r3], #4
 8009648:	9105      	str	r1, [sp, #20]
 800964a:	6800      	ldr	r0, [r0, #0]
 800964c:	9301      	str	r3, [sp, #4]
 800964e:	a902      	add	r1, sp, #8
 8009650:	f000 f8a4 	bl	800979c <_svfiprintf_r>
 8009654:	9b02      	ldr	r3, [sp, #8]
 8009656:	2200      	movs	r2, #0
 8009658:	701a      	strb	r2, [r3, #0]
 800965a:	b01c      	add	sp, #112	; 0x70
 800965c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009660:	b003      	add	sp, #12
 8009662:	4770      	bx	lr
 8009664:	20000020 	.word	0x20000020
 8009668:	ffff0208 	.word	0xffff0208

0800966c <__utoa>:
 800966c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966e:	4b1d      	ldr	r3, [pc, #116]	; (80096e4 <__utoa+0x78>)
 8009670:	b08b      	sub	sp, #44	; 0x2c
 8009672:	4605      	mov	r5, r0
 8009674:	460c      	mov	r4, r1
 8009676:	466e      	mov	r6, sp
 8009678:	f103 0c20 	add.w	ip, r3, #32
 800967c:	6818      	ldr	r0, [r3, #0]
 800967e:	6859      	ldr	r1, [r3, #4]
 8009680:	4637      	mov	r7, r6
 8009682:	c703      	stmia	r7!, {r0, r1}
 8009684:	3308      	adds	r3, #8
 8009686:	4563      	cmp	r3, ip
 8009688:	463e      	mov	r6, r7
 800968a:	d1f7      	bne.n	800967c <__utoa+0x10>
 800968c:	6818      	ldr	r0, [r3, #0]
 800968e:	791b      	ldrb	r3, [r3, #4]
 8009690:	713b      	strb	r3, [r7, #4]
 8009692:	1e93      	subs	r3, r2, #2
 8009694:	2b22      	cmp	r3, #34	; 0x22
 8009696:	6038      	str	r0, [r7, #0]
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	d904      	bls.n	80096a8 <__utoa+0x3c>
 800969e:	7023      	strb	r3, [r4, #0]
 80096a0:	461c      	mov	r4, r3
 80096a2:	4620      	mov	r0, r4
 80096a4:	b00b      	add	sp, #44	; 0x2c
 80096a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a8:	1e66      	subs	r6, r4, #1
 80096aa:	fbb5 f0f2 	udiv	r0, r5, r2
 80096ae:	af0a      	add	r7, sp, #40	; 0x28
 80096b0:	fb02 5510 	mls	r5, r2, r0, r5
 80096b4:	443d      	add	r5, r7
 80096b6:	1c59      	adds	r1, r3, #1
 80096b8:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 80096bc:	f806 5f01 	strb.w	r5, [r6, #1]!
 80096c0:	4605      	mov	r5, r0
 80096c2:	b968      	cbnz	r0, 80096e0 <__utoa+0x74>
 80096c4:	5460      	strb	r0, [r4, r1]
 80096c6:	4423      	add	r3, r4
 80096c8:	4622      	mov	r2, r4
 80096ca:	1b19      	subs	r1, r3, r4
 80096cc:	1b10      	subs	r0, r2, r4
 80096ce:	4281      	cmp	r1, r0
 80096d0:	dde7      	ble.n	80096a2 <__utoa+0x36>
 80096d2:	7811      	ldrb	r1, [r2, #0]
 80096d4:	7818      	ldrb	r0, [r3, #0]
 80096d6:	f802 0b01 	strb.w	r0, [r2], #1
 80096da:	f803 1901 	strb.w	r1, [r3], #-1
 80096de:	e7f4      	b.n	80096ca <__utoa+0x5e>
 80096e0:	460b      	mov	r3, r1
 80096e2:	e7e2      	b.n	80096aa <__utoa+0x3e>
 80096e4:	0800a7f8 	.word	0x0800a7f8

080096e8 <__ssputs_r>:
 80096e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096ec:	688e      	ldr	r6, [r1, #8]
 80096ee:	429e      	cmp	r6, r3
 80096f0:	4682      	mov	sl, r0
 80096f2:	460c      	mov	r4, r1
 80096f4:	4690      	mov	r8, r2
 80096f6:	4699      	mov	r9, r3
 80096f8:	d837      	bhi.n	800976a <__ssputs_r+0x82>
 80096fa:	898a      	ldrh	r2, [r1, #12]
 80096fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009700:	d031      	beq.n	8009766 <__ssputs_r+0x7e>
 8009702:	6825      	ldr	r5, [r4, #0]
 8009704:	6909      	ldr	r1, [r1, #16]
 8009706:	1a6f      	subs	r7, r5, r1
 8009708:	6965      	ldr	r5, [r4, #20]
 800970a:	2302      	movs	r3, #2
 800970c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009710:	fb95 f5f3 	sdiv	r5, r5, r3
 8009714:	f109 0301 	add.w	r3, r9, #1
 8009718:	443b      	add	r3, r7
 800971a:	429d      	cmp	r5, r3
 800971c:	bf38      	it	cc
 800971e:	461d      	movcc	r5, r3
 8009720:	0553      	lsls	r3, r2, #21
 8009722:	d530      	bpl.n	8009786 <__ssputs_r+0x9e>
 8009724:	4629      	mov	r1, r5
 8009726:	f000 fb21 	bl	8009d6c <_malloc_r>
 800972a:	4606      	mov	r6, r0
 800972c:	b950      	cbnz	r0, 8009744 <__ssputs_r+0x5c>
 800972e:	230c      	movs	r3, #12
 8009730:	f8ca 3000 	str.w	r3, [sl]
 8009734:	89a3      	ldrh	r3, [r4, #12]
 8009736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800973a:	81a3      	strh	r3, [r4, #12]
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009744:	463a      	mov	r2, r7
 8009746:	6921      	ldr	r1, [r4, #16]
 8009748:	f7ff ff5c 	bl	8009604 <memcpy>
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	6126      	str	r6, [r4, #16]
 800975a:	6165      	str	r5, [r4, #20]
 800975c:	443e      	add	r6, r7
 800975e:	1bed      	subs	r5, r5, r7
 8009760:	6026      	str	r6, [r4, #0]
 8009762:	60a5      	str	r5, [r4, #8]
 8009764:	464e      	mov	r6, r9
 8009766:	454e      	cmp	r6, r9
 8009768:	d900      	bls.n	800976c <__ssputs_r+0x84>
 800976a:	464e      	mov	r6, r9
 800976c:	4632      	mov	r2, r6
 800976e:	4641      	mov	r1, r8
 8009770:	6820      	ldr	r0, [r4, #0]
 8009772:	f000 fa93 	bl	8009c9c <memmove>
 8009776:	68a3      	ldr	r3, [r4, #8]
 8009778:	1b9b      	subs	r3, r3, r6
 800977a:	60a3      	str	r3, [r4, #8]
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	441e      	add	r6, r3
 8009780:	6026      	str	r6, [r4, #0]
 8009782:	2000      	movs	r0, #0
 8009784:	e7dc      	b.n	8009740 <__ssputs_r+0x58>
 8009786:	462a      	mov	r2, r5
 8009788:	f000 fb4a 	bl	8009e20 <_realloc_r>
 800978c:	4606      	mov	r6, r0
 800978e:	2800      	cmp	r0, #0
 8009790:	d1e2      	bne.n	8009758 <__ssputs_r+0x70>
 8009792:	6921      	ldr	r1, [r4, #16]
 8009794:	4650      	mov	r0, sl
 8009796:	f000 fa9b 	bl	8009cd0 <_free_r>
 800979a:	e7c8      	b.n	800972e <__ssputs_r+0x46>

0800979c <_svfiprintf_r>:
 800979c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a0:	461d      	mov	r5, r3
 80097a2:	898b      	ldrh	r3, [r1, #12]
 80097a4:	061f      	lsls	r7, r3, #24
 80097a6:	b09d      	sub	sp, #116	; 0x74
 80097a8:	4680      	mov	r8, r0
 80097aa:	460c      	mov	r4, r1
 80097ac:	4616      	mov	r6, r2
 80097ae:	d50f      	bpl.n	80097d0 <_svfiprintf_r+0x34>
 80097b0:	690b      	ldr	r3, [r1, #16]
 80097b2:	b96b      	cbnz	r3, 80097d0 <_svfiprintf_r+0x34>
 80097b4:	2140      	movs	r1, #64	; 0x40
 80097b6:	f000 fad9 	bl	8009d6c <_malloc_r>
 80097ba:	6020      	str	r0, [r4, #0]
 80097bc:	6120      	str	r0, [r4, #16]
 80097be:	b928      	cbnz	r0, 80097cc <_svfiprintf_r+0x30>
 80097c0:	230c      	movs	r3, #12
 80097c2:	f8c8 3000 	str.w	r3, [r8]
 80097c6:	f04f 30ff 	mov.w	r0, #4294967295
 80097ca:	e0c8      	b.n	800995e <_svfiprintf_r+0x1c2>
 80097cc:	2340      	movs	r3, #64	; 0x40
 80097ce:	6163      	str	r3, [r4, #20]
 80097d0:	2300      	movs	r3, #0
 80097d2:	9309      	str	r3, [sp, #36]	; 0x24
 80097d4:	2320      	movs	r3, #32
 80097d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097da:	2330      	movs	r3, #48	; 0x30
 80097dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097e0:	9503      	str	r5, [sp, #12]
 80097e2:	f04f 0b01 	mov.w	fp, #1
 80097e6:	4637      	mov	r7, r6
 80097e8:	463d      	mov	r5, r7
 80097ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097ee:	b10b      	cbz	r3, 80097f4 <_svfiprintf_r+0x58>
 80097f0:	2b25      	cmp	r3, #37	; 0x25
 80097f2:	d13e      	bne.n	8009872 <_svfiprintf_r+0xd6>
 80097f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80097f8:	d00b      	beq.n	8009812 <_svfiprintf_r+0x76>
 80097fa:	4653      	mov	r3, sl
 80097fc:	4632      	mov	r2, r6
 80097fe:	4621      	mov	r1, r4
 8009800:	4640      	mov	r0, r8
 8009802:	f7ff ff71 	bl	80096e8 <__ssputs_r>
 8009806:	3001      	adds	r0, #1
 8009808:	f000 80a4 	beq.w	8009954 <_svfiprintf_r+0x1b8>
 800980c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800980e:	4453      	add	r3, sl
 8009810:	9309      	str	r3, [sp, #36]	; 0x24
 8009812:	783b      	ldrb	r3, [r7, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	f000 809d 	beq.w	8009954 <_svfiprintf_r+0x1b8>
 800981a:	2300      	movs	r3, #0
 800981c:	f04f 32ff 	mov.w	r2, #4294967295
 8009820:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009824:	9304      	str	r3, [sp, #16]
 8009826:	9307      	str	r3, [sp, #28]
 8009828:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800982c:	931a      	str	r3, [sp, #104]	; 0x68
 800982e:	462f      	mov	r7, r5
 8009830:	2205      	movs	r2, #5
 8009832:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009836:	4850      	ldr	r0, [pc, #320]	; (8009978 <_svfiprintf_r+0x1dc>)
 8009838:	f7f6 fcd2 	bl	80001e0 <memchr>
 800983c:	9b04      	ldr	r3, [sp, #16]
 800983e:	b9d0      	cbnz	r0, 8009876 <_svfiprintf_r+0xda>
 8009840:	06d9      	lsls	r1, r3, #27
 8009842:	bf44      	itt	mi
 8009844:	2220      	movmi	r2, #32
 8009846:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800984a:	071a      	lsls	r2, r3, #28
 800984c:	bf44      	itt	mi
 800984e:	222b      	movmi	r2, #43	; 0x2b
 8009850:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009854:	782a      	ldrb	r2, [r5, #0]
 8009856:	2a2a      	cmp	r2, #42	; 0x2a
 8009858:	d015      	beq.n	8009886 <_svfiprintf_r+0xea>
 800985a:	9a07      	ldr	r2, [sp, #28]
 800985c:	462f      	mov	r7, r5
 800985e:	2000      	movs	r0, #0
 8009860:	250a      	movs	r5, #10
 8009862:	4639      	mov	r1, r7
 8009864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009868:	3b30      	subs	r3, #48	; 0x30
 800986a:	2b09      	cmp	r3, #9
 800986c:	d94d      	bls.n	800990a <_svfiprintf_r+0x16e>
 800986e:	b1b8      	cbz	r0, 80098a0 <_svfiprintf_r+0x104>
 8009870:	e00f      	b.n	8009892 <_svfiprintf_r+0xf6>
 8009872:	462f      	mov	r7, r5
 8009874:	e7b8      	b.n	80097e8 <_svfiprintf_r+0x4c>
 8009876:	4a40      	ldr	r2, [pc, #256]	; (8009978 <_svfiprintf_r+0x1dc>)
 8009878:	1a80      	subs	r0, r0, r2
 800987a:	fa0b f000 	lsl.w	r0, fp, r0
 800987e:	4318      	orrs	r0, r3
 8009880:	9004      	str	r0, [sp, #16]
 8009882:	463d      	mov	r5, r7
 8009884:	e7d3      	b.n	800982e <_svfiprintf_r+0x92>
 8009886:	9a03      	ldr	r2, [sp, #12]
 8009888:	1d11      	adds	r1, r2, #4
 800988a:	6812      	ldr	r2, [r2, #0]
 800988c:	9103      	str	r1, [sp, #12]
 800988e:	2a00      	cmp	r2, #0
 8009890:	db01      	blt.n	8009896 <_svfiprintf_r+0xfa>
 8009892:	9207      	str	r2, [sp, #28]
 8009894:	e004      	b.n	80098a0 <_svfiprintf_r+0x104>
 8009896:	4252      	negs	r2, r2
 8009898:	f043 0302 	orr.w	r3, r3, #2
 800989c:	9207      	str	r2, [sp, #28]
 800989e:	9304      	str	r3, [sp, #16]
 80098a0:	783b      	ldrb	r3, [r7, #0]
 80098a2:	2b2e      	cmp	r3, #46	; 0x2e
 80098a4:	d10c      	bne.n	80098c0 <_svfiprintf_r+0x124>
 80098a6:	787b      	ldrb	r3, [r7, #1]
 80098a8:	2b2a      	cmp	r3, #42	; 0x2a
 80098aa:	d133      	bne.n	8009914 <_svfiprintf_r+0x178>
 80098ac:	9b03      	ldr	r3, [sp, #12]
 80098ae:	1d1a      	adds	r2, r3, #4
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	9203      	str	r2, [sp, #12]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bfb8      	it	lt
 80098b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80098bc:	3702      	adds	r7, #2
 80098be:	9305      	str	r3, [sp, #20]
 80098c0:	4d2e      	ldr	r5, [pc, #184]	; (800997c <_svfiprintf_r+0x1e0>)
 80098c2:	7839      	ldrb	r1, [r7, #0]
 80098c4:	2203      	movs	r2, #3
 80098c6:	4628      	mov	r0, r5
 80098c8:	f7f6 fc8a 	bl	80001e0 <memchr>
 80098cc:	b138      	cbz	r0, 80098de <_svfiprintf_r+0x142>
 80098ce:	2340      	movs	r3, #64	; 0x40
 80098d0:	1b40      	subs	r0, r0, r5
 80098d2:	fa03 f000 	lsl.w	r0, r3, r0
 80098d6:	9b04      	ldr	r3, [sp, #16]
 80098d8:	4303      	orrs	r3, r0
 80098da:	3701      	adds	r7, #1
 80098dc:	9304      	str	r3, [sp, #16]
 80098de:	7839      	ldrb	r1, [r7, #0]
 80098e0:	4827      	ldr	r0, [pc, #156]	; (8009980 <_svfiprintf_r+0x1e4>)
 80098e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098e6:	2206      	movs	r2, #6
 80098e8:	1c7e      	adds	r6, r7, #1
 80098ea:	f7f6 fc79 	bl	80001e0 <memchr>
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d038      	beq.n	8009964 <_svfiprintf_r+0x1c8>
 80098f2:	4b24      	ldr	r3, [pc, #144]	; (8009984 <_svfiprintf_r+0x1e8>)
 80098f4:	bb13      	cbnz	r3, 800993c <_svfiprintf_r+0x1a0>
 80098f6:	9b03      	ldr	r3, [sp, #12]
 80098f8:	3307      	adds	r3, #7
 80098fa:	f023 0307 	bic.w	r3, r3, #7
 80098fe:	3308      	adds	r3, #8
 8009900:	9303      	str	r3, [sp, #12]
 8009902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009904:	444b      	add	r3, r9
 8009906:	9309      	str	r3, [sp, #36]	; 0x24
 8009908:	e76d      	b.n	80097e6 <_svfiprintf_r+0x4a>
 800990a:	fb05 3202 	mla	r2, r5, r2, r3
 800990e:	2001      	movs	r0, #1
 8009910:	460f      	mov	r7, r1
 8009912:	e7a6      	b.n	8009862 <_svfiprintf_r+0xc6>
 8009914:	2300      	movs	r3, #0
 8009916:	3701      	adds	r7, #1
 8009918:	9305      	str	r3, [sp, #20]
 800991a:	4619      	mov	r1, r3
 800991c:	250a      	movs	r5, #10
 800991e:	4638      	mov	r0, r7
 8009920:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009924:	3a30      	subs	r2, #48	; 0x30
 8009926:	2a09      	cmp	r2, #9
 8009928:	d903      	bls.n	8009932 <_svfiprintf_r+0x196>
 800992a:	2b00      	cmp	r3, #0
 800992c:	d0c8      	beq.n	80098c0 <_svfiprintf_r+0x124>
 800992e:	9105      	str	r1, [sp, #20]
 8009930:	e7c6      	b.n	80098c0 <_svfiprintf_r+0x124>
 8009932:	fb05 2101 	mla	r1, r5, r1, r2
 8009936:	2301      	movs	r3, #1
 8009938:	4607      	mov	r7, r0
 800993a:	e7f0      	b.n	800991e <_svfiprintf_r+0x182>
 800993c:	ab03      	add	r3, sp, #12
 800993e:	9300      	str	r3, [sp, #0]
 8009940:	4622      	mov	r2, r4
 8009942:	4b11      	ldr	r3, [pc, #68]	; (8009988 <_svfiprintf_r+0x1ec>)
 8009944:	a904      	add	r1, sp, #16
 8009946:	4640      	mov	r0, r8
 8009948:	f3af 8000 	nop.w
 800994c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009950:	4681      	mov	r9, r0
 8009952:	d1d6      	bne.n	8009902 <_svfiprintf_r+0x166>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	065b      	lsls	r3, r3, #25
 8009958:	f53f af35 	bmi.w	80097c6 <_svfiprintf_r+0x2a>
 800995c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800995e:	b01d      	add	sp, #116	; 0x74
 8009960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009964:	ab03      	add	r3, sp, #12
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	4622      	mov	r2, r4
 800996a:	4b07      	ldr	r3, [pc, #28]	; (8009988 <_svfiprintf_r+0x1ec>)
 800996c:	a904      	add	r1, sp, #16
 800996e:	4640      	mov	r0, r8
 8009970:	f000 f882 	bl	8009a78 <_printf_i>
 8009974:	e7ea      	b.n	800994c <_svfiprintf_r+0x1b0>
 8009976:	bf00      	nop
 8009978:	0800a81d 	.word	0x0800a81d
 800997c:	0800a823 	.word	0x0800a823
 8009980:	0800a827 	.word	0x0800a827
 8009984:	00000000 	.word	0x00000000
 8009988:	080096e9 	.word	0x080096e9

0800998c <_printf_common>:
 800998c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009990:	4691      	mov	r9, r2
 8009992:	461f      	mov	r7, r3
 8009994:	688a      	ldr	r2, [r1, #8]
 8009996:	690b      	ldr	r3, [r1, #16]
 8009998:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800999c:	4293      	cmp	r3, r2
 800999e:	bfb8      	it	lt
 80099a0:	4613      	movlt	r3, r2
 80099a2:	f8c9 3000 	str.w	r3, [r9]
 80099a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80099aa:	4606      	mov	r6, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	b112      	cbz	r2, 80099b6 <_printf_common+0x2a>
 80099b0:	3301      	adds	r3, #1
 80099b2:	f8c9 3000 	str.w	r3, [r9]
 80099b6:	6823      	ldr	r3, [r4, #0]
 80099b8:	0699      	lsls	r1, r3, #26
 80099ba:	bf42      	ittt	mi
 80099bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80099c0:	3302      	addmi	r3, #2
 80099c2:	f8c9 3000 	strmi.w	r3, [r9]
 80099c6:	6825      	ldr	r5, [r4, #0]
 80099c8:	f015 0506 	ands.w	r5, r5, #6
 80099cc:	d107      	bne.n	80099de <_printf_common+0x52>
 80099ce:	f104 0a19 	add.w	sl, r4, #25
 80099d2:	68e3      	ldr	r3, [r4, #12]
 80099d4:	f8d9 2000 	ldr.w	r2, [r9]
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	42ab      	cmp	r3, r5
 80099dc:	dc28      	bgt.n	8009a30 <_printf_common+0xa4>
 80099de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80099e2:	6822      	ldr	r2, [r4, #0]
 80099e4:	3300      	adds	r3, #0
 80099e6:	bf18      	it	ne
 80099e8:	2301      	movne	r3, #1
 80099ea:	0692      	lsls	r2, r2, #26
 80099ec:	d42d      	bmi.n	8009a4a <_printf_common+0xbe>
 80099ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099f2:	4639      	mov	r1, r7
 80099f4:	4630      	mov	r0, r6
 80099f6:	47c0      	blx	r8
 80099f8:	3001      	adds	r0, #1
 80099fa:	d020      	beq.n	8009a3e <_printf_common+0xb2>
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	68e5      	ldr	r5, [r4, #12]
 8009a00:	f8d9 2000 	ldr.w	r2, [r9]
 8009a04:	f003 0306 	and.w	r3, r3, #6
 8009a08:	2b04      	cmp	r3, #4
 8009a0a:	bf08      	it	eq
 8009a0c:	1aad      	subeq	r5, r5, r2
 8009a0e:	68a3      	ldr	r3, [r4, #8]
 8009a10:	6922      	ldr	r2, [r4, #16]
 8009a12:	bf0c      	ite	eq
 8009a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a18:	2500      	movne	r5, #0
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	bfc4      	itt	gt
 8009a1e:	1a9b      	subgt	r3, r3, r2
 8009a20:	18ed      	addgt	r5, r5, r3
 8009a22:	f04f 0900 	mov.w	r9, #0
 8009a26:	341a      	adds	r4, #26
 8009a28:	454d      	cmp	r5, r9
 8009a2a:	d11a      	bne.n	8009a62 <_printf_common+0xd6>
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	e008      	b.n	8009a42 <_printf_common+0xb6>
 8009a30:	2301      	movs	r3, #1
 8009a32:	4652      	mov	r2, sl
 8009a34:	4639      	mov	r1, r7
 8009a36:	4630      	mov	r0, r6
 8009a38:	47c0      	blx	r8
 8009a3a:	3001      	adds	r0, #1
 8009a3c:	d103      	bne.n	8009a46 <_printf_common+0xba>
 8009a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a46:	3501      	adds	r5, #1
 8009a48:	e7c3      	b.n	80099d2 <_printf_common+0x46>
 8009a4a:	18e1      	adds	r1, r4, r3
 8009a4c:	1c5a      	adds	r2, r3, #1
 8009a4e:	2030      	movs	r0, #48	; 0x30
 8009a50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a54:	4422      	add	r2, r4
 8009a56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a5e:	3302      	adds	r3, #2
 8009a60:	e7c5      	b.n	80099ee <_printf_common+0x62>
 8009a62:	2301      	movs	r3, #1
 8009a64:	4622      	mov	r2, r4
 8009a66:	4639      	mov	r1, r7
 8009a68:	4630      	mov	r0, r6
 8009a6a:	47c0      	blx	r8
 8009a6c:	3001      	adds	r0, #1
 8009a6e:	d0e6      	beq.n	8009a3e <_printf_common+0xb2>
 8009a70:	f109 0901 	add.w	r9, r9, #1
 8009a74:	e7d8      	b.n	8009a28 <_printf_common+0x9c>
	...

08009a78 <_printf_i>:
 8009a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a7c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009a80:	460c      	mov	r4, r1
 8009a82:	7e09      	ldrb	r1, [r1, #24]
 8009a84:	b085      	sub	sp, #20
 8009a86:	296e      	cmp	r1, #110	; 0x6e
 8009a88:	4617      	mov	r7, r2
 8009a8a:	4606      	mov	r6, r0
 8009a8c:	4698      	mov	r8, r3
 8009a8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a90:	f000 80b3 	beq.w	8009bfa <_printf_i+0x182>
 8009a94:	d822      	bhi.n	8009adc <_printf_i+0x64>
 8009a96:	2963      	cmp	r1, #99	; 0x63
 8009a98:	d036      	beq.n	8009b08 <_printf_i+0x90>
 8009a9a:	d80a      	bhi.n	8009ab2 <_printf_i+0x3a>
 8009a9c:	2900      	cmp	r1, #0
 8009a9e:	f000 80b9 	beq.w	8009c14 <_printf_i+0x19c>
 8009aa2:	2958      	cmp	r1, #88	; 0x58
 8009aa4:	f000 8083 	beq.w	8009bae <_printf_i+0x136>
 8009aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009aac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009ab0:	e032      	b.n	8009b18 <_printf_i+0xa0>
 8009ab2:	2964      	cmp	r1, #100	; 0x64
 8009ab4:	d001      	beq.n	8009aba <_printf_i+0x42>
 8009ab6:	2969      	cmp	r1, #105	; 0x69
 8009ab8:	d1f6      	bne.n	8009aa8 <_printf_i+0x30>
 8009aba:	6820      	ldr	r0, [r4, #0]
 8009abc:	6813      	ldr	r3, [r2, #0]
 8009abe:	0605      	lsls	r5, r0, #24
 8009ac0:	f103 0104 	add.w	r1, r3, #4
 8009ac4:	d52a      	bpl.n	8009b1c <_printf_i+0xa4>
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6011      	str	r1, [r2, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	da03      	bge.n	8009ad6 <_printf_i+0x5e>
 8009ace:	222d      	movs	r2, #45	; 0x2d
 8009ad0:	425b      	negs	r3, r3
 8009ad2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009ad6:	486f      	ldr	r0, [pc, #444]	; (8009c94 <_printf_i+0x21c>)
 8009ad8:	220a      	movs	r2, #10
 8009ada:	e039      	b.n	8009b50 <_printf_i+0xd8>
 8009adc:	2973      	cmp	r1, #115	; 0x73
 8009ade:	f000 809d 	beq.w	8009c1c <_printf_i+0x1a4>
 8009ae2:	d808      	bhi.n	8009af6 <_printf_i+0x7e>
 8009ae4:	296f      	cmp	r1, #111	; 0x6f
 8009ae6:	d020      	beq.n	8009b2a <_printf_i+0xb2>
 8009ae8:	2970      	cmp	r1, #112	; 0x70
 8009aea:	d1dd      	bne.n	8009aa8 <_printf_i+0x30>
 8009aec:	6823      	ldr	r3, [r4, #0]
 8009aee:	f043 0320 	orr.w	r3, r3, #32
 8009af2:	6023      	str	r3, [r4, #0]
 8009af4:	e003      	b.n	8009afe <_printf_i+0x86>
 8009af6:	2975      	cmp	r1, #117	; 0x75
 8009af8:	d017      	beq.n	8009b2a <_printf_i+0xb2>
 8009afa:	2978      	cmp	r1, #120	; 0x78
 8009afc:	d1d4      	bne.n	8009aa8 <_printf_i+0x30>
 8009afe:	2378      	movs	r3, #120	; 0x78
 8009b00:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b04:	4864      	ldr	r0, [pc, #400]	; (8009c98 <_printf_i+0x220>)
 8009b06:	e055      	b.n	8009bb4 <_printf_i+0x13c>
 8009b08:	6813      	ldr	r3, [r2, #0]
 8009b0a:	1d19      	adds	r1, r3, #4
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	6011      	str	r1, [r2, #0]
 8009b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e08c      	b.n	8009c36 <_printf_i+0x1be>
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6011      	str	r1, [r2, #0]
 8009b20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009b24:	bf18      	it	ne
 8009b26:	b21b      	sxthne	r3, r3
 8009b28:	e7cf      	b.n	8009aca <_printf_i+0x52>
 8009b2a:	6813      	ldr	r3, [r2, #0]
 8009b2c:	6825      	ldr	r5, [r4, #0]
 8009b2e:	1d18      	adds	r0, r3, #4
 8009b30:	6010      	str	r0, [r2, #0]
 8009b32:	0628      	lsls	r0, r5, #24
 8009b34:	d501      	bpl.n	8009b3a <_printf_i+0xc2>
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	e002      	b.n	8009b40 <_printf_i+0xc8>
 8009b3a:	0668      	lsls	r0, r5, #25
 8009b3c:	d5fb      	bpl.n	8009b36 <_printf_i+0xbe>
 8009b3e:	881b      	ldrh	r3, [r3, #0]
 8009b40:	4854      	ldr	r0, [pc, #336]	; (8009c94 <_printf_i+0x21c>)
 8009b42:	296f      	cmp	r1, #111	; 0x6f
 8009b44:	bf14      	ite	ne
 8009b46:	220a      	movne	r2, #10
 8009b48:	2208      	moveq	r2, #8
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b50:	6865      	ldr	r5, [r4, #4]
 8009b52:	60a5      	str	r5, [r4, #8]
 8009b54:	2d00      	cmp	r5, #0
 8009b56:	f2c0 8095 	blt.w	8009c84 <_printf_i+0x20c>
 8009b5a:	6821      	ldr	r1, [r4, #0]
 8009b5c:	f021 0104 	bic.w	r1, r1, #4
 8009b60:	6021      	str	r1, [r4, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d13d      	bne.n	8009be2 <_printf_i+0x16a>
 8009b66:	2d00      	cmp	r5, #0
 8009b68:	f040 808e 	bne.w	8009c88 <_printf_i+0x210>
 8009b6c:	4665      	mov	r5, ip
 8009b6e:	2a08      	cmp	r2, #8
 8009b70:	d10b      	bne.n	8009b8a <_printf_i+0x112>
 8009b72:	6823      	ldr	r3, [r4, #0]
 8009b74:	07db      	lsls	r3, r3, #31
 8009b76:	d508      	bpl.n	8009b8a <_printf_i+0x112>
 8009b78:	6923      	ldr	r3, [r4, #16]
 8009b7a:	6862      	ldr	r2, [r4, #4]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	bfde      	ittt	le
 8009b80:	2330      	movle	r3, #48	; 0x30
 8009b82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009b86:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009b8a:	ebac 0305 	sub.w	r3, ip, r5
 8009b8e:	6123      	str	r3, [r4, #16]
 8009b90:	f8cd 8000 	str.w	r8, [sp]
 8009b94:	463b      	mov	r3, r7
 8009b96:	aa03      	add	r2, sp, #12
 8009b98:	4621      	mov	r1, r4
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	f7ff fef6 	bl	800998c <_printf_common>
 8009ba0:	3001      	adds	r0, #1
 8009ba2:	d14d      	bne.n	8009c40 <_printf_i+0x1c8>
 8009ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba8:	b005      	add	sp, #20
 8009baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bae:	4839      	ldr	r0, [pc, #228]	; (8009c94 <_printf_i+0x21c>)
 8009bb0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009bb4:	6813      	ldr	r3, [r2, #0]
 8009bb6:	6821      	ldr	r1, [r4, #0]
 8009bb8:	1d1d      	adds	r5, r3, #4
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6015      	str	r5, [r2, #0]
 8009bbe:	060a      	lsls	r2, r1, #24
 8009bc0:	d50b      	bpl.n	8009bda <_printf_i+0x162>
 8009bc2:	07ca      	lsls	r2, r1, #31
 8009bc4:	bf44      	itt	mi
 8009bc6:	f041 0120 	orrmi.w	r1, r1, #32
 8009bca:	6021      	strmi	r1, [r4, #0]
 8009bcc:	b91b      	cbnz	r3, 8009bd6 <_printf_i+0x15e>
 8009bce:	6822      	ldr	r2, [r4, #0]
 8009bd0:	f022 0220 	bic.w	r2, r2, #32
 8009bd4:	6022      	str	r2, [r4, #0]
 8009bd6:	2210      	movs	r2, #16
 8009bd8:	e7b7      	b.n	8009b4a <_printf_i+0xd2>
 8009bda:	064d      	lsls	r5, r1, #25
 8009bdc:	bf48      	it	mi
 8009bde:	b29b      	uxthmi	r3, r3
 8009be0:	e7ef      	b.n	8009bc2 <_printf_i+0x14a>
 8009be2:	4665      	mov	r5, ip
 8009be4:	fbb3 f1f2 	udiv	r1, r3, r2
 8009be8:	fb02 3311 	mls	r3, r2, r1, r3
 8009bec:	5cc3      	ldrb	r3, [r0, r3]
 8009bee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	2900      	cmp	r1, #0
 8009bf6:	d1f5      	bne.n	8009be4 <_printf_i+0x16c>
 8009bf8:	e7b9      	b.n	8009b6e <_printf_i+0xf6>
 8009bfa:	6813      	ldr	r3, [r2, #0]
 8009bfc:	6825      	ldr	r5, [r4, #0]
 8009bfe:	6961      	ldr	r1, [r4, #20]
 8009c00:	1d18      	adds	r0, r3, #4
 8009c02:	6010      	str	r0, [r2, #0]
 8009c04:	0628      	lsls	r0, r5, #24
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	d501      	bpl.n	8009c0e <_printf_i+0x196>
 8009c0a:	6019      	str	r1, [r3, #0]
 8009c0c:	e002      	b.n	8009c14 <_printf_i+0x19c>
 8009c0e:	066a      	lsls	r2, r5, #25
 8009c10:	d5fb      	bpl.n	8009c0a <_printf_i+0x192>
 8009c12:	8019      	strh	r1, [r3, #0]
 8009c14:	2300      	movs	r3, #0
 8009c16:	6123      	str	r3, [r4, #16]
 8009c18:	4665      	mov	r5, ip
 8009c1a:	e7b9      	b.n	8009b90 <_printf_i+0x118>
 8009c1c:	6813      	ldr	r3, [r2, #0]
 8009c1e:	1d19      	adds	r1, r3, #4
 8009c20:	6011      	str	r1, [r2, #0]
 8009c22:	681d      	ldr	r5, [r3, #0]
 8009c24:	6862      	ldr	r2, [r4, #4]
 8009c26:	2100      	movs	r1, #0
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f7f6 fad9 	bl	80001e0 <memchr>
 8009c2e:	b108      	cbz	r0, 8009c34 <_printf_i+0x1bc>
 8009c30:	1b40      	subs	r0, r0, r5
 8009c32:	6060      	str	r0, [r4, #4]
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	6123      	str	r3, [r4, #16]
 8009c38:	2300      	movs	r3, #0
 8009c3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c3e:	e7a7      	b.n	8009b90 <_printf_i+0x118>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4639      	mov	r1, r7
 8009c46:	4630      	mov	r0, r6
 8009c48:	47c0      	blx	r8
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d0aa      	beq.n	8009ba4 <_printf_i+0x12c>
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	079b      	lsls	r3, r3, #30
 8009c52:	d413      	bmi.n	8009c7c <_printf_i+0x204>
 8009c54:	68e0      	ldr	r0, [r4, #12]
 8009c56:	9b03      	ldr	r3, [sp, #12]
 8009c58:	4298      	cmp	r0, r3
 8009c5a:	bfb8      	it	lt
 8009c5c:	4618      	movlt	r0, r3
 8009c5e:	e7a3      	b.n	8009ba8 <_printf_i+0x130>
 8009c60:	2301      	movs	r3, #1
 8009c62:	464a      	mov	r2, r9
 8009c64:	4639      	mov	r1, r7
 8009c66:	4630      	mov	r0, r6
 8009c68:	47c0      	blx	r8
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	d09a      	beq.n	8009ba4 <_printf_i+0x12c>
 8009c6e:	3501      	adds	r5, #1
 8009c70:	68e3      	ldr	r3, [r4, #12]
 8009c72:	9a03      	ldr	r2, [sp, #12]
 8009c74:	1a9b      	subs	r3, r3, r2
 8009c76:	42ab      	cmp	r3, r5
 8009c78:	dcf2      	bgt.n	8009c60 <_printf_i+0x1e8>
 8009c7a:	e7eb      	b.n	8009c54 <_printf_i+0x1dc>
 8009c7c:	2500      	movs	r5, #0
 8009c7e:	f104 0919 	add.w	r9, r4, #25
 8009c82:	e7f5      	b.n	8009c70 <_printf_i+0x1f8>
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1ac      	bne.n	8009be2 <_printf_i+0x16a>
 8009c88:	7803      	ldrb	r3, [r0, #0]
 8009c8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c92:	e76c      	b.n	8009b6e <_printf_i+0xf6>
 8009c94:	0800a82e 	.word	0x0800a82e
 8009c98:	0800a83f 	.word	0x0800a83f

08009c9c <memmove>:
 8009c9c:	4288      	cmp	r0, r1
 8009c9e:	b510      	push	{r4, lr}
 8009ca0:	eb01 0302 	add.w	r3, r1, r2
 8009ca4:	d807      	bhi.n	8009cb6 <memmove+0x1a>
 8009ca6:	1e42      	subs	r2, r0, #1
 8009ca8:	4299      	cmp	r1, r3
 8009caa:	d00a      	beq.n	8009cc2 <memmove+0x26>
 8009cac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cb0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009cb4:	e7f8      	b.n	8009ca8 <memmove+0xc>
 8009cb6:	4283      	cmp	r3, r0
 8009cb8:	d9f5      	bls.n	8009ca6 <memmove+0xa>
 8009cba:	1881      	adds	r1, r0, r2
 8009cbc:	1ad2      	subs	r2, r2, r3
 8009cbe:	42d3      	cmn	r3, r2
 8009cc0:	d100      	bne.n	8009cc4 <memmove+0x28>
 8009cc2:	bd10      	pop	{r4, pc}
 8009cc4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cc8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009ccc:	e7f7      	b.n	8009cbe <memmove+0x22>
	...

08009cd0 <_free_r>:
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	4605      	mov	r5, r0
 8009cd4:	2900      	cmp	r1, #0
 8009cd6:	d045      	beq.n	8009d64 <_free_r+0x94>
 8009cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cdc:	1f0c      	subs	r4, r1, #4
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	bfb8      	it	lt
 8009ce2:	18e4      	addlt	r4, r4, r3
 8009ce4:	f000 f8d2 	bl	8009e8c <__malloc_lock>
 8009ce8:	4a1f      	ldr	r2, [pc, #124]	; (8009d68 <_free_r+0x98>)
 8009cea:	6813      	ldr	r3, [r2, #0]
 8009cec:	4610      	mov	r0, r2
 8009cee:	b933      	cbnz	r3, 8009cfe <_free_r+0x2e>
 8009cf0:	6063      	str	r3, [r4, #4]
 8009cf2:	6014      	str	r4, [r2, #0]
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cfa:	f000 b8c8 	b.w	8009e8e <__malloc_unlock>
 8009cfe:	42a3      	cmp	r3, r4
 8009d00:	d90c      	bls.n	8009d1c <_free_r+0x4c>
 8009d02:	6821      	ldr	r1, [r4, #0]
 8009d04:	1862      	adds	r2, r4, r1
 8009d06:	4293      	cmp	r3, r2
 8009d08:	bf04      	itt	eq
 8009d0a:	681a      	ldreq	r2, [r3, #0]
 8009d0c:	685b      	ldreq	r3, [r3, #4]
 8009d0e:	6063      	str	r3, [r4, #4]
 8009d10:	bf04      	itt	eq
 8009d12:	1852      	addeq	r2, r2, r1
 8009d14:	6022      	streq	r2, [r4, #0]
 8009d16:	6004      	str	r4, [r0, #0]
 8009d18:	e7ec      	b.n	8009cf4 <_free_r+0x24>
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	b10a      	cbz	r2, 8009d24 <_free_r+0x54>
 8009d20:	42a2      	cmp	r2, r4
 8009d22:	d9fa      	bls.n	8009d1a <_free_r+0x4a>
 8009d24:	6819      	ldr	r1, [r3, #0]
 8009d26:	1858      	adds	r0, r3, r1
 8009d28:	42a0      	cmp	r0, r4
 8009d2a:	d10b      	bne.n	8009d44 <_free_r+0x74>
 8009d2c:	6820      	ldr	r0, [r4, #0]
 8009d2e:	4401      	add	r1, r0
 8009d30:	1858      	adds	r0, r3, r1
 8009d32:	4282      	cmp	r2, r0
 8009d34:	6019      	str	r1, [r3, #0]
 8009d36:	d1dd      	bne.n	8009cf4 <_free_r+0x24>
 8009d38:	6810      	ldr	r0, [r2, #0]
 8009d3a:	6852      	ldr	r2, [r2, #4]
 8009d3c:	605a      	str	r2, [r3, #4]
 8009d3e:	4401      	add	r1, r0
 8009d40:	6019      	str	r1, [r3, #0]
 8009d42:	e7d7      	b.n	8009cf4 <_free_r+0x24>
 8009d44:	d902      	bls.n	8009d4c <_free_r+0x7c>
 8009d46:	230c      	movs	r3, #12
 8009d48:	602b      	str	r3, [r5, #0]
 8009d4a:	e7d3      	b.n	8009cf4 <_free_r+0x24>
 8009d4c:	6820      	ldr	r0, [r4, #0]
 8009d4e:	1821      	adds	r1, r4, r0
 8009d50:	428a      	cmp	r2, r1
 8009d52:	bf04      	itt	eq
 8009d54:	6811      	ldreq	r1, [r2, #0]
 8009d56:	6852      	ldreq	r2, [r2, #4]
 8009d58:	6062      	str	r2, [r4, #4]
 8009d5a:	bf04      	itt	eq
 8009d5c:	1809      	addeq	r1, r1, r0
 8009d5e:	6021      	streq	r1, [r4, #0]
 8009d60:	605c      	str	r4, [r3, #4]
 8009d62:	e7c7      	b.n	8009cf4 <_free_r+0x24>
 8009d64:	bd38      	pop	{r3, r4, r5, pc}
 8009d66:	bf00      	nop
 8009d68:	20004070 	.word	0x20004070

08009d6c <_malloc_r>:
 8009d6c:	b570      	push	{r4, r5, r6, lr}
 8009d6e:	1ccd      	adds	r5, r1, #3
 8009d70:	f025 0503 	bic.w	r5, r5, #3
 8009d74:	3508      	adds	r5, #8
 8009d76:	2d0c      	cmp	r5, #12
 8009d78:	bf38      	it	cc
 8009d7a:	250c      	movcc	r5, #12
 8009d7c:	2d00      	cmp	r5, #0
 8009d7e:	4606      	mov	r6, r0
 8009d80:	db01      	blt.n	8009d86 <_malloc_r+0x1a>
 8009d82:	42a9      	cmp	r1, r5
 8009d84:	d903      	bls.n	8009d8e <_malloc_r+0x22>
 8009d86:	230c      	movs	r3, #12
 8009d88:	6033      	str	r3, [r6, #0]
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	bd70      	pop	{r4, r5, r6, pc}
 8009d8e:	f000 f87d 	bl	8009e8c <__malloc_lock>
 8009d92:	4a21      	ldr	r2, [pc, #132]	; (8009e18 <_malloc_r+0xac>)
 8009d94:	6814      	ldr	r4, [r2, #0]
 8009d96:	4621      	mov	r1, r4
 8009d98:	b991      	cbnz	r1, 8009dc0 <_malloc_r+0x54>
 8009d9a:	4c20      	ldr	r4, [pc, #128]	; (8009e1c <_malloc_r+0xb0>)
 8009d9c:	6823      	ldr	r3, [r4, #0]
 8009d9e:	b91b      	cbnz	r3, 8009da8 <_malloc_r+0x3c>
 8009da0:	4630      	mov	r0, r6
 8009da2:	f000 f863 	bl	8009e6c <_sbrk_r>
 8009da6:	6020      	str	r0, [r4, #0]
 8009da8:	4629      	mov	r1, r5
 8009daa:	4630      	mov	r0, r6
 8009dac:	f000 f85e 	bl	8009e6c <_sbrk_r>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d124      	bne.n	8009dfe <_malloc_r+0x92>
 8009db4:	230c      	movs	r3, #12
 8009db6:	6033      	str	r3, [r6, #0]
 8009db8:	4630      	mov	r0, r6
 8009dba:	f000 f868 	bl	8009e8e <__malloc_unlock>
 8009dbe:	e7e4      	b.n	8009d8a <_malloc_r+0x1e>
 8009dc0:	680b      	ldr	r3, [r1, #0]
 8009dc2:	1b5b      	subs	r3, r3, r5
 8009dc4:	d418      	bmi.n	8009df8 <_malloc_r+0x8c>
 8009dc6:	2b0b      	cmp	r3, #11
 8009dc8:	d90f      	bls.n	8009dea <_malloc_r+0x7e>
 8009dca:	600b      	str	r3, [r1, #0]
 8009dcc:	50cd      	str	r5, [r1, r3]
 8009dce:	18cc      	adds	r4, r1, r3
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f000 f85c 	bl	8009e8e <__malloc_unlock>
 8009dd6:	f104 000b 	add.w	r0, r4, #11
 8009dda:	1d23      	adds	r3, r4, #4
 8009ddc:	f020 0007 	bic.w	r0, r0, #7
 8009de0:	1ac3      	subs	r3, r0, r3
 8009de2:	d0d3      	beq.n	8009d8c <_malloc_r+0x20>
 8009de4:	425a      	negs	r2, r3
 8009de6:	50e2      	str	r2, [r4, r3]
 8009de8:	e7d0      	b.n	8009d8c <_malloc_r+0x20>
 8009dea:	428c      	cmp	r4, r1
 8009dec:	684b      	ldr	r3, [r1, #4]
 8009dee:	bf16      	itet	ne
 8009df0:	6063      	strne	r3, [r4, #4]
 8009df2:	6013      	streq	r3, [r2, #0]
 8009df4:	460c      	movne	r4, r1
 8009df6:	e7eb      	b.n	8009dd0 <_malloc_r+0x64>
 8009df8:	460c      	mov	r4, r1
 8009dfa:	6849      	ldr	r1, [r1, #4]
 8009dfc:	e7cc      	b.n	8009d98 <_malloc_r+0x2c>
 8009dfe:	1cc4      	adds	r4, r0, #3
 8009e00:	f024 0403 	bic.w	r4, r4, #3
 8009e04:	42a0      	cmp	r0, r4
 8009e06:	d005      	beq.n	8009e14 <_malloc_r+0xa8>
 8009e08:	1a21      	subs	r1, r4, r0
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	f000 f82e 	bl	8009e6c <_sbrk_r>
 8009e10:	3001      	adds	r0, #1
 8009e12:	d0cf      	beq.n	8009db4 <_malloc_r+0x48>
 8009e14:	6025      	str	r5, [r4, #0]
 8009e16:	e7db      	b.n	8009dd0 <_malloc_r+0x64>
 8009e18:	20004070 	.word	0x20004070
 8009e1c:	20004074 	.word	0x20004074

08009e20 <_realloc_r>:
 8009e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e22:	4607      	mov	r7, r0
 8009e24:	4614      	mov	r4, r2
 8009e26:	460e      	mov	r6, r1
 8009e28:	b921      	cbnz	r1, 8009e34 <_realloc_r+0x14>
 8009e2a:	4611      	mov	r1, r2
 8009e2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e30:	f7ff bf9c 	b.w	8009d6c <_malloc_r>
 8009e34:	b922      	cbnz	r2, 8009e40 <_realloc_r+0x20>
 8009e36:	f7ff ff4b 	bl	8009cd0 <_free_r>
 8009e3a:	4625      	mov	r5, r4
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e40:	f000 f826 	bl	8009e90 <_malloc_usable_size_r>
 8009e44:	42a0      	cmp	r0, r4
 8009e46:	d20f      	bcs.n	8009e68 <_realloc_r+0x48>
 8009e48:	4621      	mov	r1, r4
 8009e4a:	4638      	mov	r0, r7
 8009e4c:	f7ff ff8e 	bl	8009d6c <_malloc_r>
 8009e50:	4605      	mov	r5, r0
 8009e52:	2800      	cmp	r0, #0
 8009e54:	d0f2      	beq.n	8009e3c <_realloc_r+0x1c>
 8009e56:	4631      	mov	r1, r6
 8009e58:	4622      	mov	r2, r4
 8009e5a:	f7ff fbd3 	bl	8009604 <memcpy>
 8009e5e:	4631      	mov	r1, r6
 8009e60:	4638      	mov	r0, r7
 8009e62:	f7ff ff35 	bl	8009cd0 <_free_r>
 8009e66:	e7e9      	b.n	8009e3c <_realloc_r+0x1c>
 8009e68:	4635      	mov	r5, r6
 8009e6a:	e7e7      	b.n	8009e3c <_realloc_r+0x1c>

08009e6c <_sbrk_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4c06      	ldr	r4, [pc, #24]	; (8009e88 <_sbrk_r+0x1c>)
 8009e70:	2300      	movs	r3, #0
 8009e72:	4605      	mov	r5, r0
 8009e74:	4608      	mov	r0, r1
 8009e76:	6023      	str	r3, [r4, #0]
 8009e78:	f7f9 f90e 	bl	8003098 <_sbrk>
 8009e7c:	1c43      	adds	r3, r0, #1
 8009e7e:	d102      	bne.n	8009e86 <_sbrk_r+0x1a>
 8009e80:	6823      	ldr	r3, [r4, #0]
 8009e82:	b103      	cbz	r3, 8009e86 <_sbrk_r+0x1a>
 8009e84:	602b      	str	r3, [r5, #0]
 8009e86:	bd38      	pop	{r3, r4, r5, pc}
 8009e88:	20004400 	.word	0x20004400

08009e8c <__malloc_lock>:
 8009e8c:	4770      	bx	lr

08009e8e <__malloc_unlock>:
 8009e8e:	4770      	bx	lr

08009e90 <_malloc_usable_size_r>:
 8009e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e94:	1f18      	subs	r0, r3, #4
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	bfbc      	itt	lt
 8009e9a:	580b      	ldrlt	r3, [r1, r0]
 8009e9c:	18c0      	addlt	r0, r0, r3
 8009e9e:	4770      	bx	lr

08009ea0 <floor>:
 8009ea0:	ec51 0b10 	vmov	r0, r1, d0
 8009ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009eac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009eb0:	2e13      	cmp	r6, #19
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	ee10 5a10 	vmov	r5, s0
 8009eb8:	4680      	mov	r8, r0
 8009eba:	dc34      	bgt.n	8009f26 <floor+0x86>
 8009ebc:	2e00      	cmp	r6, #0
 8009ebe:	da16      	bge.n	8009eee <floor+0x4e>
 8009ec0:	a335      	add	r3, pc, #212	; (adr r3, 8009f98 <floor+0xf8>)
 8009ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec6:	f7f6 f9e1 	bl	800028c <__adddf3>
 8009eca:	2200      	movs	r2, #0
 8009ecc:	2300      	movs	r3, #0
 8009ece:	f7f6 fe23 	bl	8000b18 <__aeabi_dcmpgt>
 8009ed2:	b148      	cbz	r0, 8009ee8 <floor+0x48>
 8009ed4:	2c00      	cmp	r4, #0
 8009ed6:	da59      	bge.n	8009f8c <floor+0xec>
 8009ed8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009edc:	4a30      	ldr	r2, [pc, #192]	; (8009fa0 <floor+0x100>)
 8009ede:	432b      	orrs	r3, r5
 8009ee0:	2500      	movs	r5, #0
 8009ee2:	42ab      	cmp	r3, r5
 8009ee4:	bf18      	it	ne
 8009ee6:	4614      	movne	r4, r2
 8009ee8:	4621      	mov	r1, r4
 8009eea:	4628      	mov	r0, r5
 8009eec:	e025      	b.n	8009f3a <floor+0x9a>
 8009eee:	4f2d      	ldr	r7, [pc, #180]	; (8009fa4 <floor+0x104>)
 8009ef0:	4137      	asrs	r7, r6
 8009ef2:	ea01 0307 	and.w	r3, r1, r7
 8009ef6:	4303      	orrs	r3, r0
 8009ef8:	d01f      	beq.n	8009f3a <floor+0x9a>
 8009efa:	a327      	add	r3, pc, #156	; (adr r3, 8009f98 <floor+0xf8>)
 8009efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f00:	f7f6 f9c4 	bl	800028c <__adddf3>
 8009f04:	2200      	movs	r2, #0
 8009f06:	2300      	movs	r3, #0
 8009f08:	f7f6 fe06 	bl	8000b18 <__aeabi_dcmpgt>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	d0eb      	beq.n	8009ee8 <floor+0x48>
 8009f10:	2c00      	cmp	r4, #0
 8009f12:	bfbe      	ittt	lt
 8009f14:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009f18:	fa43 f606 	asrlt.w	r6, r3, r6
 8009f1c:	19a4      	addlt	r4, r4, r6
 8009f1e:	ea24 0407 	bic.w	r4, r4, r7
 8009f22:	2500      	movs	r5, #0
 8009f24:	e7e0      	b.n	8009ee8 <floor+0x48>
 8009f26:	2e33      	cmp	r6, #51	; 0x33
 8009f28:	dd0b      	ble.n	8009f42 <floor+0xa2>
 8009f2a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009f2e:	d104      	bne.n	8009f3a <floor+0x9a>
 8009f30:	ee10 2a10 	vmov	r2, s0
 8009f34:	460b      	mov	r3, r1
 8009f36:	f7f6 f9a9 	bl	800028c <__adddf3>
 8009f3a:	ec41 0b10 	vmov	d0, r0, r1
 8009f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f42:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009f46:	f04f 33ff 	mov.w	r3, #4294967295
 8009f4a:	fa23 f707 	lsr.w	r7, r3, r7
 8009f4e:	4207      	tst	r7, r0
 8009f50:	d0f3      	beq.n	8009f3a <floor+0x9a>
 8009f52:	a311      	add	r3, pc, #68	; (adr r3, 8009f98 <floor+0xf8>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	f7f6 f998 	bl	800028c <__adddf3>
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f7f6 fdda 	bl	8000b18 <__aeabi_dcmpgt>
 8009f64:	2800      	cmp	r0, #0
 8009f66:	d0bf      	beq.n	8009ee8 <floor+0x48>
 8009f68:	2c00      	cmp	r4, #0
 8009f6a:	da02      	bge.n	8009f72 <floor+0xd2>
 8009f6c:	2e14      	cmp	r6, #20
 8009f6e:	d103      	bne.n	8009f78 <floor+0xd8>
 8009f70:	3401      	adds	r4, #1
 8009f72:	ea25 0507 	bic.w	r5, r5, r7
 8009f76:	e7b7      	b.n	8009ee8 <floor+0x48>
 8009f78:	2301      	movs	r3, #1
 8009f7a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009f7e:	fa03 f606 	lsl.w	r6, r3, r6
 8009f82:	4435      	add	r5, r6
 8009f84:	4545      	cmp	r5, r8
 8009f86:	bf38      	it	cc
 8009f88:	18e4      	addcc	r4, r4, r3
 8009f8a:	e7f2      	b.n	8009f72 <floor+0xd2>
 8009f8c:	2500      	movs	r5, #0
 8009f8e:	462c      	mov	r4, r5
 8009f90:	e7aa      	b.n	8009ee8 <floor+0x48>
 8009f92:	bf00      	nop
 8009f94:	f3af 8000 	nop.w
 8009f98:	8800759c 	.word	0x8800759c
 8009f9c:	7e37e43c 	.word	0x7e37e43c
 8009fa0:	bff00000 	.word	0xbff00000
 8009fa4:	000fffff 	.word	0x000fffff

08009fa8 <log10>:
 8009fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009faa:	ed2d 8b02 	vpush	{d8}
 8009fae:	b08b      	sub	sp, #44	; 0x2c
 8009fb0:	ec55 4b10 	vmov	r4, r5, d0
 8009fb4:	f000 f878 	bl	800a0a8 <__ieee754_log10>
 8009fb8:	4b36      	ldr	r3, [pc, #216]	; (800a094 <log10+0xec>)
 8009fba:	eeb0 8a40 	vmov.f32	s16, s0
 8009fbe:	eef0 8a60 	vmov.f32	s17, s1
 8009fc2:	f993 6000 	ldrsb.w	r6, [r3]
 8009fc6:	1c73      	adds	r3, r6, #1
 8009fc8:	d05c      	beq.n	800a084 <log10+0xdc>
 8009fca:	4622      	mov	r2, r4
 8009fcc:	462b      	mov	r3, r5
 8009fce:	4620      	mov	r0, r4
 8009fd0:	4629      	mov	r1, r5
 8009fd2:	f7f6 fdab 	bl	8000b2c <__aeabi_dcmpun>
 8009fd6:	4607      	mov	r7, r0
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d153      	bne.n	800a084 <log10+0xdc>
 8009fdc:	2200      	movs	r2, #0
 8009fde:	2300      	movs	r3, #0
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	4629      	mov	r1, r5
 8009fe4:	f7f6 fd84 	bl	8000af0 <__aeabi_dcmple>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d04b      	beq.n	800a084 <log10+0xdc>
 8009fec:	4b2a      	ldr	r3, [pc, #168]	; (800a098 <log10+0xf0>)
 8009fee:	9301      	str	r3, [sp, #4]
 8009ff0:	9708      	str	r7, [sp, #32]
 8009ff2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009ff6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009ffa:	b9a6      	cbnz	r6, 800a026 <log10+0x7e>
 8009ffc:	4b27      	ldr	r3, [pc, #156]	; (800a09c <log10+0xf4>)
 8009ffe:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a002:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a006:	4620      	mov	r0, r4
 800a008:	2200      	movs	r2, #0
 800a00a:	2300      	movs	r3, #0
 800a00c:	4629      	mov	r1, r5
 800a00e:	f7f6 fd5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a012:	bb40      	cbnz	r0, 800a066 <log10+0xbe>
 800a014:	2301      	movs	r3, #1
 800a016:	2e02      	cmp	r6, #2
 800a018:	9300      	str	r3, [sp, #0]
 800a01a:	d119      	bne.n	800a050 <log10+0xa8>
 800a01c:	f7ff faae 	bl	800957c <__errno>
 800a020:	2321      	movs	r3, #33	; 0x21
 800a022:	6003      	str	r3, [r0, #0]
 800a024:	e019      	b.n	800a05a <log10+0xb2>
 800a026:	4b1e      	ldr	r3, [pc, #120]	; (800a0a0 <log10+0xf8>)
 800a028:	2200      	movs	r2, #0
 800a02a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a02e:	4620      	mov	r0, r4
 800a030:	2200      	movs	r2, #0
 800a032:	2300      	movs	r3, #0
 800a034:	4629      	mov	r1, r5
 800a036:	f7f6 fd47 	bl	8000ac8 <__aeabi_dcmpeq>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d0ea      	beq.n	800a014 <log10+0x6c>
 800a03e:	2302      	movs	r3, #2
 800a040:	429e      	cmp	r6, r3
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	d111      	bne.n	800a06a <log10+0xc2>
 800a046:	f7ff fa99 	bl	800957c <__errno>
 800a04a:	2322      	movs	r3, #34	; 0x22
 800a04c:	6003      	str	r3, [r0, #0]
 800a04e:	e011      	b.n	800a074 <log10+0xcc>
 800a050:	4668      	mov	r0, sp
 800a052:	f000 f8b3 	bl	800a1bc <matherr>
 800a056:	2800      	cmp	r0, #0
 800a058:	d0e0      	beq.n	800a01c <log10+0x74>
 800a05a:	4812      	ldr	r0, [pc, #72]	; (800a0a4 <log10+0xfc>)
 800a05c:	f000 f8b0 	bl	800a1c0 <nan>
 800a060:	ed8d 0b06 	vstr	d0, [sp, #24]
 800a064:	e006      	b.n	800a074 <log10+0xcc>
 800a066:	2302      	movs	r3, #2
 800a068:	9300      	str	r3, [sp, #0]
 800a06a:	4668      	mov	r0, sp
 800a06c:	f000 f8a6 	bl	800a1bc <matherr>
 800a070:	2800      	cmp	r0, #0
 800a072:	d0e8      	beq.n	800a046 <log10+0x9e>
 800a074:	9b08      	ldr	r3, [sp, #32]
 800a076:	b11b      	cbz	r3, 800a080 <log10+0xd8>
 800a078:	f7ff fa80 	bl	800957c <__errno>
 800a07c:	9b08      	ldr	r3, [sp, #32]
 800a07e:	6003      	str	r3, [r0, #0]
 800a080:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a084:	eeb0 0a48 	vmov.f32	s0, s16
 800a088:	eef0 0a68 	vmov.f32	s1, s17
 800a08c:	b00b      	add	sp, #44	; 0x2c
 800a08e:	ecbd 8b02 	vpop	{d8}
 800a092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a094:	20000084 	.word	0x20000084
 800a098:	0800a850 	.word	0x0800a850
 800a09c:	c7efffff 	.word	0xc7efffff
 800a0a0:	fff00000 	.word	0xfff00000
 800a0a4:	0800a822 	.word	0x0800a822

0800a0a8 <__ieee754_log10>:
 800a0a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0ac:	ec55 4b10 	vmov	r4, r5, d0
 800a0b0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800a0b4:	462b      	mov	r3, r5
 800a0b6:	da2f      	bge.n	800a118 <__ieee754_log10+0x70>
 800a0b8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800a0bc:	4322      	orrs	r2, r4
 800a0be:	d10a      	bne.n	800a0d6 <__ieee754_log10+0x2e>
 800a0c0:	493b      	ldr	r1, [pc, #236]	; (800a1b0 <__ieee754_log10+0x108>)
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	2000      	movs	r0, #0
 800a0c8:	f7f6 fbc0 	bl	800084c <__aeabi_ddiv>
 800a0cc:	ec41 0b10 	vmov	d0, r0, r1
 800a0d0:	b003      	add	sp, #12
 800a0d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0d6:	2d00      	cmp	r5, #0
 800a0d8:	da08      	bge.n	800a0ec <__ieee754_log10+0x44>
 800a0da:	ee10 2a10 	vmov	r2, s0
 800a0de:	4620      	mov	r0, r4
 800a0e0:	4629      	mov	r1, r5
 800a0e2:	f7f6 f8d1 	bl	8000288 <__aeabi_dsub>
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	e7ed      	b.n	800a0c8 <__ieee754_log10+0x20>
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	4b31      	ldr	r3, [pc, #196]	; (800a1b4 <__ieee754_log10+0x10c>)
 800a0f0:	4629      	mov	r1, r5
 800a0f2:	ee10 0a10 	vmov	r0, s0
 800a0f6:	f7f6 fa7f 	bl	80005f8 <__aeabi_dmul>
 800a0fa:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a0fe:	4604      	mov	r4, r0
 800a100:	460d      	mov	r5, r1
 800a102:	460b      	mov	r3, r1
 800a104:	492c      	ldr	r1, [pc, #176]	; (800a1b8 <__ieee754_log10+0x110>)
 800a106:	428b      	cmp	r3, r1
 800a108:	dd08      	ble.n	800a11c <__ieee754_log10+0x74>
 800a10a:	4622      	mov	r2, r4
 800a10c:	462b      	mov	r3, r5
 800a10e:	4620      	mov	r0, r4
 800a110:	4629      	mov	r1, r5
 800a112:	f7f6 f8bb 	bl	800028c <__adddf3>
 800a116:	e7d9      	b.n	800a0cc <__ieee754_log10+0x24>
 800a118:	2200      	movs	r2, #0
 800a11a:	e7f3      	b.n	800a104 <__ieee754_log10+0x5c>
 800a11c:	1518      	asrs	r0, r3, #20
 800a11e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800a122:	4410      	add	r0, r2
 800a124:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800a128:	4448      	add	r0, r9
 800a12a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800a12e:	f7f6 f9f9 	bl	8000524 <__aeabi_i2d>
 800a132:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 800a136:	3303      	adds	r3, #3
 800a138:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800a13c:	ec45 4b10 	vmov	d0, r4, r5
 800a140:	4606      	mov	r6, r0
 800a142:	460f      	mov	r7, r1
 800a144:	f000 f844 	bl	800a1d0 <__ieee754_log>
 800a148:	a313      	add	r3, pc, #76	; (adr r3, 800a198 <__ieee754_log10+0xf0>)
 800a14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14e:	4630      	mov	r0, r6
 800a150:	4639      	mov	r1, r7
 800a152:	ed8d 0b00 	vstr	d0, [sp]
 800a156:	f7f6 fa4f 	bl	80005f8 <__aeabi_dmul>
 800a15a:	ed9d 0b00 	vldr	d0, [sp]
 800a15e:	4604      	mov	r4, r0
 800a160:	460d      	mov	r5, r1
 800a162:	a30f      	add	r3, pc, #60	; (adr r3, 800a1a0 <__ieee754_log10+0xf8>)
 800a164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a168:	ec51 0b10 	vmov	r0, r1, d0
 800a16c:	f7f6 fa44 	bl	80005f8 <__aeabi_dmul>
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4620      	mov	r0, r4
 800a176:	4629      	mov	r1, r5
 800a178:	f7f6 f888 	bl	800028c <__adddf3>
 800a17c:	a30a      	add	r3, pc, #40	; (adr r3, 800a1a8 <__ieee754_log10+0x100>)
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	4604      	mov	r4, r0
 800a184:	460d      	mov	r5, r1
 800a186:	4630      	mov	r0, r6
 800a188:	4639      	mov	r1, r7
 800a18a:	f7f6 fa35 	bl	80005f8 <__aeabi_dmul>
 800a18e:	4602      	mov	r2, r0
 800a190:	460b      	mov	r3, r1
 800a192:	4620      	mov	r0, r4
 800a194:	4629      	mov	r1, r5
 800a196:	e7bc      	b.n	800a112 <__ieee754_log10+0x6a>
 800a198:	11f12b36 	.word	0x11f12b36
 800a19c:	3d59fef3 	.word	0x3d59fef3
 800a1a0:	1526e50e 	.word	0x1526e50e
 800a1a4:	3fdbcb7b 	.word	0x3fdbcb7b
 800a1a8:	509f6000 	.word	0x509f6000
 800a1ac:	3fd34413 	.word	0x3fd34413
 800a1b0:	c3500000 	.word	0xc3500000
 800a1b4:	43500000 	.word	0x43500000
 800a1b8:	7fefffff 	.word	0x7fefffff

0800a1bc <matherr>:
 800a1bc:	2000      	movs	r0, #0
 800a1be:	4770      	bx	lr

0800a1c0 <nan>:
 800a1c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a1c8 <nan+0x8>
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	00000000 	.word	0x00000000
 800a1cc:	7ff80000 	.word	0x7ff80000

0800a1d0 <__ieee754_log>:
 800a1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d4:	ec51 0b10 	vmov	r0, r1, d0
 800a1d8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a1dc:	b087      	sub	sp, #28
 800a1de:	460d      	mov	r5, r1
 800a1e0:	da27      	bge.n	800a232 <__ieee754_log+0x62>
 800a1e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a1e6:	4303      	orrs	r3, r0
 800a1e8:	ee10 2a10 	vmov	r2, s0
 800a1ec:	d10a      	bne.n	800a204 <__ieee754_log+0x34>
 800a1ee:	49cc      	ldr	r1, [pc, #816]	; (800a520 <__ieee754_log+0x350>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	f7f6 fb29 	bl	800084c <__aeabi_ddiv>
 800a1fa:	ec41 0b10 	vmov	d0, r0, r1
 800a1fe:	b007      	add	sp, #28
 800a200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a204:	2900      	cmp	r1, #0
 800a206:	da05      	bge.n	800a214 <__ieee754_log+0x44>
 800a208:	460b      	mov	r3, r1
 800a20a:	f7f6 f83d 	bl	8000288 <__aeabi_dsub>
 800a20e:	2200      	movs	r2, #0
 800a210:	2300      	movs	r3, #0
 800a212:	e7f0      	b.n	800a1f6 <__ieee754_log+0x26>
 800a214:	4bc3      	ldr	r3, [pc, #780]	; (800a524 <__ieee754_log+0x354>)
 800a216:	2200      	movs	r2, #0
 800a218:	f7f6 f9ee 	bl	80005f8 <__aeabi_dmul>
 800a21c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a220:	460d      	mov	r5, r1
 800a222:	4ac1      	ldr	r2, [pc, #772]	; (800a528 <__ieee754_log+0x358>)
 800a224:	4295      	cmp	r5, r2
 800a226:	dd06      	ble.n	800a236 <__ieee754_log+0x66>
 800a228:	4602      	mov	r2, r0
 800a22a:	460b      	mov	r3, r1
 800a22c:	f7f6 f82e 	bl	800028c <__adddf3>
 800a230:	e7e3      	b.n	800a1fa <__ieee754_log+0x2a>
 800a232:	2300      	movs	r3, #0
 800a234:	e7f5      	b.n	800a222 <__ieee754_log+0x52>
 800a236:	152c      	asrs	r4, r5, #20
 800a238:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a23c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a240:	441c      	add	r4, r3
 800a242:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a246:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a24a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a24e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a252:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a256:	ea42 0105 	orr.w	r1, r2, r5
 800a25a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a25e:	2200      	movs	r2, #0
 800a260:	4bb2      	ldr	r3, [pc, #712]	; (800a52c <__ieee754_log+0x35c>)
 800a262:	f7f6 f811 	bl	8000288 <__aeabi_dsub>
 800a266:	1cab      	adds	r3, r5, #2
 800a268:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	4682      	mov	sl, r0
 800a270:	468b      	mov	fp, r1
 800a272:	f04f 0200 	mov.w	r2, #0
 800a276:	dc53      	bgt.n	800a320 <__ieee754_log+0x150>
 800a278:	2300      	movs	r3, #0
 800a27a:	f7f6 fc25 	bl	8000ac8 <__aeabi_dcmpeq>
 800a27e:	b1d0      	cbz	r0, 800a2b6 <__ieee754_log+0xe6>
 800a280:	2c00      	cmp	r4, #0
 800a282:	f000 8120 	beq.w	800a4c6 <__ieee754_log+0x2f6>
 800a286:	4620      	mov	r0, r4
 800a288:	f7f6 f94c 	bl	8000524 <__aeabi_i2d>
 800a28c:	a390      	add	r3, pc, #576	; (adr r3, 800a4d0 <__ieee754_log+0x300>)
 800a28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a292:	4606      	mov	r6, r0
 800a294:	460f      	mov	r7, r1
 800a296:	f7f6 f9af 	bl	80005f8 <__aeabi_dmul>
 800a29a:	a38f      	add	r3, pc, #572	; (adr r3, 800a4d8 <__ieee754_log+0x308>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	460d      	mov	r5, r1
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	4639      	mov	r1, r7
 800a2a8:	f7f6 f9a6 	bl	80005f8 <__aeabi_dmul>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	4629      	mov	r1, r5
 800a2b4:	e7ba      	b.n	800a22c <__ieee754_log+0x5c>
 800a2b6:	a38a      	add	r3, pc, #552	; (adr r3, 800a4e0 <__ieee754_log+0x310>)
 800a2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2bc:	4650      	mov	r0, sl
 800a2be:	4659      	mov	r1, fp
 800a2c0:	f7f6 f99a 	bl	80005f8 <__aeabi_dmul>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	4999      	ldr	r1, [pc, #612]	; (800a530 <__ieee754_log+0x360>)
 800a2cc:	f7f5 ffdc 	bl	8000288 <__aeabi_dsub>
 800a2d0:	4652      	mov	r2, sl
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	460f      	mov	r7, r1
 800a2d6:	465b      	mov	r3, fp
 800a2d8:	4650      	mov	r0, sl
 800a2da:	4659      	mov	r1, fp
 800a2dc:	f7f6 f98c 	bl	80005f8 <__aeabi_dmul>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	460b      	mov	r3, r1
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	4639      	mov	r1, r7
 800a2e8:	f7f6 f986 	bl	80005f8 <__aeabi_dmul>
 800a2ec:	4606      	mov	r6, r0
 800a2ee:	460f      	mov	r7, r1
 800a2f0:	b914      	cbnz	r4, 800a2f8 <__ieee754_log+0x128>
 800a2f2:	4632      	mov	r2, r6
 800a2f4:	463b      	mov	r3, r7
 800a2f6:	e0a0      	b.n	800a43a <__ieee754_log+0x26a>
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	f7f6 f913 	bl	8000524 <__aeabi_i2d>
 800a2fe:	a374      	add	r3, pc, #464	; (adr r3, 800a4d0 <__ieee754_log+0x300>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	4680      	mov	r8, r0
 800a306:	4689      	mov	r9, r1
 800a308:	f7f6 f976 	bl	80005f8 <__aeabi_dmul>
 800a30c:	a372      	add	r3, pc, #456	; (adr r3, 800a4d8 <__ieee754_log+0x308>)
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	4604      	mov	r4, r0
 800a314:	460d      	mov	r5, r1
 800a316:	4640      	mov	r0, r8
 800a318:	4649      	mov	r1, r9
 800a31a:	f7f6 f96d 	bl	80005f8 <__aeabi_dmul>
 800a31e:	e0a5      	b.n	800a46c <__ieee754_log+0x29c>
 800a320:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a324:	f7f5 ffb2 	bl	800028c <__adddf3>
 800a328:	4602      	mov	r2, r0
 800a32a:	460b      	mov	r3, r1
 800a32c:	4650      	mov	r0, sl
 800a32e:	4659      	mov	r1, fp
 800a330:	f7f6 fa8c 	bl	800084c <__aeabi_ddiv>
 800a334:	e9cd 0100 	strd	r0, r1, [sp]
 800a338:	4620      	mov	r0, r4
 800a33a:	f7f6 f8f3 	bl	8000524 <__aeabi_i2d>
 800a33e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a346:	4610      	mov	r0, r2
 800a348:	4619      	mov	r1, r3
 800a34a:	f7f6 f955 	bl	80005f8 <__aeabi_dmul>
 800a34e:	4602      	mov	r2, r0
 800a350:	460b      	mov	r3, r1
 800a352:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a356:	f7f6 f94f 	bl	80005f8 <__aeabi_dmul>
 800a35a:	a363      	add	r3, pc, #396	; (adr r3, 800a4e8 <__ieee754_log+0x318>)
 800a35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a360:	4680      	mov	r8, r0
 800a362:	4689      	mov	r9, r1
 800a364:	f7f6 f948 	bl	80005f8 <__aeabi_dmul>
 800a368:	a361      	add	r3, pc, #388	; (adr r3, 800a4f0 <__ieee754_log+0x320>)
 800a36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36e:	f7f5 ff8d 	bl	800028c <__adddf3>
 800a372:	4642      	mov	r2, r8
 800a374:	464b      	mov	r3, r9
 800a376:	f7f6 f93f 	bl	80005f8 <__aeabi_dmul>
 800a37a:	a35f      	add	r3, pc, #380	; (adr r3, 800a4f8 <__ieee754_log+0x328>)
 800a37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a380:	f7f5 ff84 	bl	800028c <__adddf3>
 800a384:	4642      	mov	r2, r8
 800a386:	464b      	mov	r3, r9
 800a388:	f7f6 f936 	bl	80005f8 <__aeabi_dmul>
 800a38c:	a35c      	add	r3, pc, #368	; (adr r3, 800a500 <__ieee754_log+0x330>)
 800a38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a392:	f7f5 ff7b 	bl	800028c <__adddf3>
 800a396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a39a:	f7f6 f92d 	bl	80005f8 <__aeabi_dmul>
 800a39e:	a35a      	add	r3, pc, #360	; (adr r3, 800a508 <__ieee754_log+0x338>)
 800a3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	4649      	mov	r1, r9
 800a3ac:	f7f6 f924 	bl	80005f8 <__aeabi_dmul>
 800a3b0:	a357      	add	r3, pc, #348	; (adr r3, 800a510 <__ieee754_log+0x340>)
 800a3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b6:	f7f5 ff69 	bl	800028c <__adddf3>
 800a3ba:	4642      	mov	r2, r8
 800a3bc:	464b      	mov	r3, r9
 800a3be:	f7f6 f91b 	bl	80005f8 <__aeabi_dmul>
 800a3c2:	a355      	add	r3, pc, #340	; (adr r3, 800a518 <__ieee754_log+0x348>)
 800a3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3c8:	f7f5 ff60 	bl	800028c <__adddf3>
 800a3cc:	4642      	mov	r2, r8
 800a3ce:	464b      	mov	r3, r9
 800a3d0:	f7f6 f912 	bl	80005f8 <__aeabi_dmul>
 800a3d4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a3e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3e4:	f7f5 ff52 	bl	800028c <__adddf3>
 800a3e8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800a3ec:	3551      	adds	r5, #81	; 0x51
 800a3ee:	4335      	orrs	r5, r6
 800a3f0:	2d00      	cmp	r5, #0
 800a3f2:	4680      	mov	r8, r0
 800a3f4:	4689      	mov	r9, r1
 800a3f6:	dd48      	ble.n	800a48a <__ieee754_log+0x2ba>
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	4b4d      	ldr	r3, [pc, #308]	; (800a530 <__ieee754_log+0x360>)
 800a3fc:	4650      	mov	r0, sl
 800a3fe:	4659      	mov	r1, fp
 800a400:	f7f6 f8fa 	bl	80005f8 <__aeabi_dmul>
 800a404:	4652      	mov	r2, sl
 800a406:	465b      	mov	r3, fp
 800a408:	f7f6 f8f6 	bl	80005f8 <__aeabi_dmul>
 800a40c:	4602      	mov	r2, r0
 800a40e:	460b      	mov	r3, r1
 800a410:	4606      	mov	r6, r0
 800a412:	460f      	mov	r7, r1
 800a414:	4640      	mov	r0, r8
 800a416:	4649      	mov	r1, r9
 800a418:	f7f5 ff38 	bl	800028c <__adddf3>
 800a41c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a420:	f7f6 f8ea 	bl	80005f8 <__aeabi_dmul>
 800a424:	4680      	mov	r8, r0
 800a426:	4689      	mov	r9, r1
 800a428:	b964      	cbnz	r4, 800a444 <__ieee754_log+0x274>
 800a42a:	4602      	mov	r2, r0
 800a42c:	460b      	mov	r3, r1
 800a42e:	4630      	mov	r0, r6
 800a430:	4639      	mov	r1, r7
 800a432:	f7f5 ff29 	bl	8000288 <__aeabi_dsub>
 800a436:	4602      	mov	r2, r0
 800a438:	460b      	mov	r3, r1
 800a43a:	4650      	mov	r0, sl
 800a43c:	4659      	mov	r1, fp
 800a43e:	f7f5 ff23 	bl	8000288 <__aeabi_dsub>
 800a442:	e6da      	b.n	800a1fa <__ieee754_log+0x2a>
 800a444:	a322      	add	r3, pc, #136	; (adr r3, 800a4d0 <__ieee754_log+0x300>)
 800a446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a44e:	f7f6 f8d3 	bl	80005f8 <__aeabi_dmul>
 800a452:	a321      	add	r3, pc, #132	; (adr r3, 800a4d8 <__ieee754_log+0x308>)
 800a454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a458:	4604      	mov	r4, r0
 800a45a:	460d      	mov	r5, r1
 800a45c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a460:	f7f6 f8ca 	bl	80005f8 <__aeabi_dmul>
 800a464:	4642      	mov	r2, r8
 800a466:	464b      	mov	r3, r9
 800a468:	f7f5 ff10 	bl	800028c <__adddf3>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	4630      	mov	r0, r6
 800a472:	4639      	mov	r1, r7
 800a474:	f7f5 ff08 	bl	8000288 <__aeabi_dsub>
 800a478:	4652      	mov	r2, sl
 800a47a:	465b      	mov	r3, fp
 800a47c:	f7f5 ff04 	bl	8000288 <__aeabi_dsub>
 800a480:	4602      	mov	r2, r0
 800a482:	460b      	mov	r3, r1
 800a484:	4620      	mov	r0, r4
 800a486:	4629      	mov	r1, r5
 800a488:	e7d9      	b.n	800a43e <__ieee754_log+0x26e>
 800a48a:	4602      	mov	r2, r0
 800a48c:	460b      	mov	r3, r1
 800a48e:	4650      	mov	r0, sl
 800a490:	4659      	mov	r1, fp
 800a492:	f7f5 fef9 	bl	8000288 <__aeabi_dsub>
 800a496:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a49a:	f7f6 f8ad 	bl	80005f8 <__aeabi_dmul>
 800a49e:	4606      	mov	r6, r0
 800a4a0:	460f      	mov	r7, r1
 800a4a2:	2c00      	cmp	r4, #0
 800a4a4:	f43f af25 	beq.w	800a2f2 <__ieee754_log+0x122>
 800a4a8:	a309      	add	r3, pc, #36	; (adr r3, 800a4d0 <__ieee754_log+0x300>)
 800a4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4b2:	f7f6 f8a1 	bl	80005f8 <__aeabi_dmul>
 800a4b6:	a308      	add	r3, pc, #32	; (adr r3, 800a4d8 <__ieee754_log+0x308>)
 800a4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4bc:	4604      	mov	r4, r0
 800a4be:	460d      	mov	r5, r1
 800a4c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4c4:	e729      	b.n	800a31a <__ieee754_log+0x14a>
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	e696      	b.n	800a1fa <__ieee754_log+0x2a>
 800a4cc:	f3af 8000 	nop.w
 800a4d0:	fee00000 	.word	0xfee00000
 800a4d4:	3fe62e42 	.word	0x3fe62e42
 800a4d8:	35793c76 	.word	0x35793c76
 800a4dc:	3dea39ef 	.word	0x3dea39ef
 800a4e0:	55555555 	.word	0x55555555
 800a4e4:	3fd55555 	.word	0x3fd55555
 800a4e8:	df3e5244 	.word	0xdf3e5244
 800a4ec:	3fc2f112 	.word	0x3fc2f112
 800a4f0:	96cb03de 	.word	0x96cb03de
 800a4f4:	3fc74664 	.word	0x3fc74664
 800a4f8:	94229359 	.word	0x94229359
 800a4fc:	3fd24924 	.word	0x3fd24924
 800a500:	55555593 	.word	0x55555593
 800a504:	3fe55555 	.word	0x3fe55555
 800a508:	d078c69f 	.word	0xd078c69f
 800a50c:	3fc39a09 	.word	0x3fc39a09
 800a510:	1d8e78af 	.word	0x1d8e78af
 800a514:	3fcc71c5 	.word	0x3fcc71c5
 800a518:	9997fa04 	.word	0x9997fa04
 800a51c:	3fd99999 	.word	0x3fd99999
 800a520:	c3500000 	.word	0xc3500000
 800a524:	43500000 	.word	0x43500000
 800a528:	7fefffff 	.word	0x7fefffff
 800a52c:	3ff00000 	.word	0x3ff00000
 800a530:	3fe00000 	.word	0x3fe00000

0800a534 <_init>:
 800a534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a536:	bf00      	nop
 800a538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a53a:	bc08      	pop	{r3}
 800a53c:	469e      	mov	lr, r3
 800a53e:	4770      	bx	lr

0800a540 <_fini>:
 800a540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a542:	bf00      	nop
 800a544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a546:	bc08      	pop	{r3}
 800a548:	469e      	mov	lr, r3
 800a54a:	4770      	bx	lr
