static int T_1 F_1 ( char * V_1 )\r\n{\r\nchar * V_2 ;\r\nV_3 = 0 ;\r\nwhile ( ( V_2 = F_2 ( & V_1 , L_1 ) ) != NULL ) {\r\nswitch ( V_2 [ 0 ] ) {\r\ncase 'a' :\r\nif ( strcmp ( V_2 , L_2 ) == 0 )\r\nV_3 |= - 1 ;\r\nbreak;\r\ncase 'b' :\r\nif ( strncmp ( V_2 , L_3 , 3 ) == 0 )\r\nV_3 |= V_4 ;\r\nif ( strncmp ( V_2 , L_4 , 3 ) == 0 )\r\nV_3 |= V_5 ;\r\nbreak;\r\ncase 'c' :\r\nV_3 |= V_6 ;\r\nbreak;\r\ncase 'e' :\r\nV_3 |= V_7 ;\r\nbreak;\r\ncase 'm' :\r\nV_3 |= V_8 ;\r\nbreak;\r\ncase 'n' :\r\nif ( strcmp ( V_2 , L_5 ) == 0 )\r\nV_3 = 0 ;\r\nbreak;\r\ncase 's' :\r\nV_3 |= V_9 ;\r\nbreak;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nstatic inline unsigned char F_3 ( T_2 * V_10 , unsigned int V_11 )\r\n{\r\nunsigned int V_12 = V_11 << V_10 -> V_13 . V_14 ;\r\nreturn F_4 ( V_10 -> V_13 . V_15 + V_12 ) ;\r\n}\r\nstatic inline void F_5 ( T_2 * V_10 , unsigned int V_11 , unsigned int V_16 )\r\n{\r\nunsigned int V_12 = V_11 << V_10 -> V_13 . V_14 ;\r\nF_6 ( V_16 , V_10 -> V_13 . V_15 + V_12 ) ;\r\n}\r\nstatic void F_7 ( T_2 * V_10 )\r\n{\r\nunsigned char V_17 , V_18 , V_19 ;\r\nV_17 = F_3 ( V_10 , V_20 ) ;\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nV_19 = F_3 ( V_10 , V_22 ) ;\r\nF_8 ( L_6\r\nL_7 ,\r\nF_3 ( V_10 , V_23 ) ,\r\nF_3 ( V_10 , V_24 ) ,\r\nF_3 ( V_10 , V_25 ) , V_18 , V_19 , V_17 ,\r\nF_3 ( V_10 , V_26 ) ) ;\r\nF_8 ( L_8 ,\r\nF_3 ( V_10 , V_27 ) ,\r\nF_3 ( V_10 , V_28 ) ,\r\nF_3 ( V_10 , V_29 ) ,\r\nF_3 ( V_10 , V_30 ) ) ;\r\n}\r\nstatic void F_9 ( struct V_31 * V_32 , const char * V_33 , const char * V_34 )\r\n{\r\nF_8 ( L_9 ,\r\nV_33 , V_32 -> V_35 , V_32 -> V_36 , V_32 -> V_37 ,\r\nV_32 -> V_38 , V_34 ) ;\r\n}\r\nstatic void F_10 ( T_2 * V_10 )\r\n{\r\nstatic int V_39 = 0 ;\r\nint V_40 ;\r\nif ( V_39 ++ )\r\nreturn;\r\nF_8 ( L_10 ) ;\r\nF_8 ( L_11 ,\r\nV_10 -> V_41 , V_10 -> V_42 , V_10 -> V_43 ,\r\nV_10 -> V_44 ) ;\r\nF_8 ( L_12 ,\r\nV_10 -> V_13 . V_14 , V_10 -> V_13 . V_45 ,\r\nV_10 -> V_13 . V_46 [ 0 ] , V_10 -> V_13 . V_46 [ 1 ] , V_10 -> V_13 . V_46 [ 2 ] ,\r\nV_10 -> V_13 . V_46 [ 3 ] ) ;\r\nF_8 ( L_13 ,\r\nV_10 -> V_13 . type , V_10 -> V_13 . V_47 ) ;\r\nF_9 ( & V_10 -> V_13 . V_32 , L_14 , L_15 ) ;\r\nF_8 ( L_16 ,\r\nV_10 -> V_13 . V_48 ,\r\nV_10 -> V_13 . V_49 , V_10 -> V_13 . V_50 ) ;\r\nF_8 ( L_17\r\nL_18 ,\r\nV_10 -> V_51 . V_52 , V_10 -> V_51 . V_53 , V_10 -> V_51 . V_54 ,\r\nV_10 -> V_51 . V_55 , V_10 -> V_51 . V_56 , V_10 -> V_51 . V_57 ,\r\nV_10 -> V_51 . V_58 , V_10 -> V_51 . V_59 , V_10 -> V_51 . V_60 ,\r\nV_10 -> V_51 . V_61 ) ;\r\nF_8 ( L_19 ,\r\nV_10 -> V_62 . V_63 , V_10 -> V_62 . V_64 ,\r\nV_10 -> V_62 . V_65 , V_10 -> V_62 . V_66 ) ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nF_8 ( L_20 ,\r\nV_40 , V_10 -> V_67 [ V_40 ] , V_40 ,\r\nV_10 -> V_68 [ V_40 ] . V_69 , V_10 -> V_68 [ V_40 ] . V_70 ,\r\nV_10 -> V_68 [ V_40 ] . V_71 , V_10 -> V_68 [ V_40 ] . V_72 ) ;\r\n}\r\nF_8 ( L_21 ,\r\nV_10 -> V_73 . V_74 , V_10 -> V_73 . V_75 ,\r\nV_10 -> V_73 . V_76 , V_10 -> V_73 . V_77 ) ;\r\nF_8 ( L_22 ,\r\nV_10 -> V_78 , V_10 -> V_79 ) ;\r\n}\r\nstatic void F_11 ( T_2 * V_10 , const char * V_80 )\r\n{\r\nint V_81 = 0 ;\r\nif ( V_10 -> V_41 != V_82 ) {\r\nF_8 ( V_83 L_23 ) ;\r\nV_81 ++ ;\r\n}\r\nif ( V_10 -> V_79 != V_82 ) {\r\nF_8 ( V_83 L_24 ) ;\r\nV_81 ++ ;\r\n}\r\nif ( V_81 ) {\r\nF_10 ( V_10 ) ;\r\nF_12 ( L_25 , V_80 ) ;\r\n}\r\n}\r\nstatic const char * F_13 ( int V_18 )\r\n{\r\nstatic const char * V_84 [] = {\r\nL_26 , L_27 ,\r\nL_28 , L_29 ,\r\nL_30 , L_31 ,\r\nL_32 , L_33\r\n} ;\r\nreturn V_84 [ V_18 & V_85 ] ;\r\n}\r\nstatic const char * F_14 ( T_2 * V_10 )\r\n{\r\nstatic const char * V_84 [] = {\r\n[ V_86 ] = L_34 ,\r\n[ V_87 ] = L_35 ,\r\n[ V_88 ] = L_36 ,\r\n[ V_89 ] = L_37 ,\r\n[ V_90 ] = L_38 ,\r\n[ V_91 ] = L_39 ,\r\n[ V_92 ] = L_40 ,\r\n[ V_93 ] = L_41 ,\r\n[ V_94 ] = L_42 ,\r\n[ V_95 ] = L_43 ,\r\n[ V_96 ] = L_44 ,\r\n} ;\r\nif ( V_10 -> V_13 . V_47 < F_15 ( V_84 ) &&\r\nV_84 [ V_10 -> V_13 . V_47 ] )\r\nreturn V_84 [ V_10 -> V_13 . V_47 ] ;\r\nreturn L_45 ;\r\n}\r\nstatic char F_16 ( T_2 * V_10 )\r\n{\r\nif ( V_10 -> V_43 )\r\nreturn '0' + V_10 -> V_43 -> V_68 -> V_97 ;\r\nelse\r\nreturn 'H' ;\r\n}\r\nstatic void\r\nF_17 ( T_2 * V_10 , char V_98 , char * V_99 , T_3 V_100 )\r\n{\r\nstatic char V_101 [ 1024 ] ;\r\nvsnprintf ( V_101 , sizeof( V_101 ) , V_99 , V_100 ) ;\r\nF_8 ( L_46 , V_10 -> V_42 -> V_102 , V_98 , V_101 ) ;\r\n}\r\nstatic void F_18 ( T_2 * V_10 , int V_103 ,\r\nstruct V_104 * V_43 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , '0' + V_43 -> V_68 -> V_97 , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_19 ( V_43 ) ;\r\n}\r\nstatic void\r\nF_20 ( T_2 * V_10 , int V_103 , int V_98 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nif ( V_98 < 0 )\r\nV_98 = 'H' ;\r\nelse\r\nV_98 += '0' ;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , V_98 , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_8 ( L_47 ) ;\r\n}\r\nstatic void F_21 ( T_2 * V_10 , int V_103 , char * V_99 , ... )\r\n{\r\nT_3 args ;\r\nif ( V_103 != 0 && ! ( V_103 & V_3 ) )\r\nreturn;\r\nva_start ( args , V_99 ) ;\r\nF_17 ( V_10 , F_16 ( V_10 ) , V_99 , args ) ;\r\nva_end ( args ) ;\r\nF_8 ( L_47 ) ;\r\n}\r\nstatic void F_22 ( int V_18 , int V_105 , int V_106 , int V_107 )\r\n{\r\nV_108 [ V_109 ] . V_18 = V_18 ;\r\nV_108 [ V_109 ] . V_105 = V_105 ;\r\nV_108 [ V_109 ] . V_106 = V_106 ;\r\nV_108 [ V_109 ] . V_107 = V_107 ;\r\nV_109 = ( V_109 + 1 ) & ( V_110 - 1 ) ;\r\n}\r\nstatic void F_23 ( T_2 * V_10 , unsigned int V_111 )\r\n{\r\nV_112 [ V_113 ] . V_111 = V_111 ;\r\nV_112 [ V_113 ] . V_114 = F_24 ( 0 ) ;\r\nV_113 = ( V_113 + 1 ) & 7 ;\r\nF_5 ( V_10 , V_25 , V_111 ) ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nint V_40 ;\r\nV_40 = V_109 ;\r\nF_8 ( V_115 L_48 ) ;\r\ndo {\r\nF_8 ( L_49 ,\r\nV_108 [ V_40 ] . V_18 , V_108 [ V_40 ] . V_105 ,\r\nV_108 [ V_40 ] . V_106 , V_108 [ V_40 ] . V_107 ) ;\r\nV_40 = ( V_40 + 1 ) & ( V_110 - 1 ) ;\r\nif ( ( ( V_40 ^ V_109 ) & 7 ) == 0 )\r\nF_8 ( L_47 ) ;\r\n} while ( V_40 != V_109 );\r\nif ( ( V_40 ^ V_109 ) & 7 )\r\nF_8 ( L_47 ) ;\r\nV_40 = V_113 ;\r\nF_8 ( V_115 L_50 ) ;\r\ndo {\r\nF_8 ( L_51 , V_112 [ V_40 ] . V_111 , V_112 [ V_40 ] . V_114 ) ;\r\nV_40 = ( V_40 + 1 ) & 7 ;\r\n} while ( V_40 != V_113 );\r\nF_8 ( L_47 ) ;\r\n}\r\nstatic inline unsigned short\r\nF_26 ( T_2 * V_10 , int V_116 )\r\n{\r\nunsigned short V_117 = V_118 ;\r\nstruct V_119 * V_120 ;\r\nint V_121 = 0 ;\r\nwhile ( ( V_120 = F_27 ( & V_10 -> V_13 . V_122 , V_121 ++ ) ) != NULL ) {\r\nif ( V_116 >= V_120 -> V_123 )\r\nbreak;\r\n}\r\nif ( V_120 ) {\r\nif ( V_120 -> V_120 [ 0 ] == V_124 )\r\nV_117 = V_124 | V_120 -> V_120 [ 2 ] << 8 ;\r\nelse\r\nV_117 = V_120 -> V_120 [ 0 ] ;\r\n}\r\nF_21 ( V_10 , V_8 ,\r\nL_52 , V_117 , V_116 ) ;\r\nreturn V_117 ;\r\n}\r\nstatic int F_28 ( T_2 * V_10 , int V_125 )\r\n{\r\nint V_126 = ( V_10 -> V_62 . V_63 * V_125 ) / 1000 ;\r\nF_29 ( V_10 ) ;\r\nif ( V_126 < 4 )\r\nV_126 = 4 ;\r\nelse if ( V_126 > 35 )\r\nV_126 = 35 ;\r\nreturn V_126 & 31 ;\r\n}\r\nstatic void F_30 ( T_2 * V_10 , int V_98 )\r\n{\r\nunsigned int V_127 ;\r\nF_5 ( V_10 , V_128 , V_10 -> V_68 [ V_98 ] . V_71 ) ;\r\nF_5 ( V_10 , V_129 , V_10 -> V_68 [ V_98 ] . V_70 ) ;\r\nV_127 = V_10 -> V_13 . V_46 [ 2 ] ;\r\nif ( V_10 -> V_68 [ V_98 ] . V_130 >= ( 200 / 4 ) )\r\nV_127 = V_127 & ~ V_131 ;\r\nF_5 ( V_10 , V_29 , V_127 ) ;\r\n}\r\nstatic void F_31 ( T_2 * V_10 , char * V_120 )\r\n{\r\nstruct V_132 * V_133 = & V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] ;\r\nenum { V_134 , V_135 , V_136 , V_137 } V_138 = V_136 ;\r\n#ifdef F_32\r\nswitch ( V_120 [ 0 ] ) {\r\ncase V_139 :\r\nif ( V_133 -> V_72 == V_140 ) {\r\nV_133 -> V_72 = V_141 ;\r\nV_138 = V_135 ;\r\n}\r\nbreak;\r\ncase V_124 :\r\nswitch ( V_133 -> V_72 ) {\r\ncase V_141 :\r\nV_138 = V_137 ;\r\nbreak;\r\ndefault:\r\nF_23 ( V_10 , V_142 ) ;\r\nif ( V_120 [ 4 ] > V_10 -> V_62 . V_66 )\r\nV_120 [ 4 ] = V_10 -> V_62 . V_66 ;\r\nif ( V_120 [ 3 ] < 1000 / V_10 -> V_62 . V_63 )\r\nV_120 [ 3 ] = 1000 / V_10 -> V_62 . V_63 ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 5 ,\r\nV_124 , 3 , V_143 ,\r\nV_120 [ 3 ] , V_120 [ 4 ] ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_133 -> V_72 = V_144 ;\r\nV_138 = V_134 ;\r\nbreak;\r\ncase V_140 :\r\nV_138 = V_137 ;\r\nif ( V_120 [ 4 ] <= V_10 -> V_62 . V_66 &&\r\nV_120 [ 3 ] >= 1000 / V_10 -> V_62 . V_63 ) {\r\nV_133 -> V_72 = V_145 ;\r\nV_138 = V_134 ;\r\n}\r\nbreak;\r\n}\r\n}\r\n#else\r\nV_138 = V_137 ;\r\n#endif\r\nswitch ( V_138 ) {\r\ncase V_134 :\r\nV_133 -> V_130 = V_120 [ 3 ] ;\r\nV_133 -> V_71 = V_120 [ 4 ] ;\r\nV_133 -> V_70 = F_28 ( V_10 , V_120 [ 3 ] * 4 ) ;\r\nF_30 ( V_10 , V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nbreak;\r\ncase V_137 :\r\nF_23 ( V_10 , V_142 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_139 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\ncase V_135 :\r\nV_133 -> V_130 = V_10 -> V_62 . V_65 / 4 ;\r\nV_133 -> V_71 = 0 ;\r\nV_133 -> V_70 = V_10 -> V_13 . V_48 ;\r\nF_30 ( V_10 , V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nbreak;\r\ncase V_136 :\r\nbreak;\r\n}\r\n}\r\nstatic void F_35 ( T_2 * V_10 , int V_146 )\r\n{\r\nstruct V_31 * V_32 = & V_10 -> V_13 . V_32 ;\r\nF_29 ( V_10 ) ;\r\nF_36 ( V_146 < 0 ) ;\r\nV_32 -> V_47 -= V_146 ;\r\nwhile ( V_146 != 0 ) {\r\nif ( V_32 -> V_36 > V_146 )\r\nbreak;\r\nV_146 -= V_32 -> V_36 ;\r\nif ( ! F_37 ( V_32 ) && V_146 ) {\r\nF_8 ( V_147 L_53 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_10 -> V_43 -> V_68 -> V_97 ) ;\r\nreturn;\r\n}\r\n}\r\nV_32 -> V_36 -= V_146 ;\r\nif ( V_32 -> V_36 )\r\nV_32 -> V_35 += V_146 ;\r\nelse\r\nV_32 -> V_35 = NULL ;\r\n}\r\nstatic void F_38 ( T_2 * V_10 , T_4 V_148 )\r\n{\r\nstruct V_31 * V_32 = & V_10 -> V_13 . V_32 ;\r\nF_29 ( V_10 ) ;\r\nif ( V_148 == V_149 )\r\nF_5 ( V_10 , V_150 , F_39 ( V_32 ) ) ;\r\nelse\r\nF_40 ( V_32 , F_3 ( V_10 , V_150 ) ) ;\r\nif ( V_32 -> V_36 == 0 )\r\nF_37 ( V_32 ) ;\r\n}\r\nstatic void F_41 ( T_2 * V_10 , unsigned int V_151 )\r\n{\r\nF_5 ( V_10 , V_152 , V_151 ) ;\r\nF_5 ( V_10 , V_153 , V_151 >> 8 ) ;\r\nF_5 ( V_10 , V_154 , V_151 >> 16 ) ;\r\n}\r\nstatic unsigned int F_42 ( T_2 * V_10 )\r\n{\r\nreturn F_3 ( V_10 , V_23 ) +\r\n( F_3 ( V_10 , V_24 ) << 8 ) +\r\n( F_3 ( V_10 , V_30 ) << 16 ) ;\r\n}\r\nstatic void F_43 ( T_2 * V_10 )\r\n{\r\nunsigned long V_155 , V_156 , V_123 ;\r\nT_5 V_157 = V_10 -> V_73 . V_74 ;\r\nV_10 -> V_73 . V_74 = V_158 ;\r\nif ( V_157 == V_159 || V_157 == V_158 )\r\nreturn;\r\nif ( V_157 == V_160 )\r\nV_155 = V_10 -> V_13 . V_32 . V_47 ;\r\nelse\r\nV_155 = V_10 -> V_13 . V_32 . V_36 ;\r\nV_156 = F_42 ( V_10 ) ;\r\nV_123 = F_3 ( V_10 , V_26 ) & V_161 ;\r\nF_21 ( V_10 , V_5 , L_54\r\nL_55 ,\r\nV_155 , V_156 , V_123 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_89 )\r\nV_156 += V_123 ;\r\nF_35 ( V_10 , V_155 - V_156 ) ;\r\n}\r\nstatic void F_44 ( T_2 * V_10 )\r\n{\r\nT_4 V_148 ;\r\nT_5 V_157 ;\r\nF_21 ( V_10 , V_5 ,\r\nL_56 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ,\r\nV_10 -> V_13 . V_32 . V_47 ) ;\r\nif ( ! V_10 -> V_13 . V_32 . V_35 ) {\r\nF_21 ( V_10 , V_7 , L_57\r\nL_58 ) ;\r\nF_9 ( & V_10 -> V_13 . V_32 , L_59 , L_47 ) ;\r\nF_9 ( & V_10 -> V_43 -> V_32 , L_60 , L_47 ) ;\r\nreturn;\r\n}\r\nif ( V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_71 )\r\nV_157 = V_160 ;\r\nelse\r\nV_157 = V_159 ;\r\nif ( V_10 -> V_13 . V_47 == V_89 )\r\nV_148 = V_149 ;\r\nelse\r\nV_148 = V_162 ;\r\nif ( V_10 -> V_73 . V_75 )\r\nV_157 = V_10 -> V_73 . V_75 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ,\r\nV_148 , V_157 ) ;\r\nV_10 -> V_73 . V_74 = V_157 ;\r\nif ( V_157 == V_160 )\r\nF_41 ( V_10 , V_10 -> V_13 . V_32 . V_47 ) ;\r\nelse\r\nF_41 ( V_10 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nswitch ( V_157 ) {\r\ncase V_159 :\r\nF_21 ( V_10 , V_5 , L_61 ) ;\r\nF_5 ( V_10 , V_128 , 0 ) ;\r\nF_5 ( V_10 , V_129 , V_10 -> V_13 . V_48 ) ;\r\nF_23 ( V_10 , V_163 ) ;\r\nF_38 ( V_10 , V_148 ) ;\r\nbreak;\r\ncase V_164 :\r\nF_21 ( V_10 , V_5 , L_62 ) ;\r\nF_23 ( V_10 , V_163 | V_165 ) ;\r\nV_10 -> V_73 . V_76 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ,\r\nV_148 , V_10 -> V_43 -> V_166 ) ;\r\nbreak;\r\ncase V_167 :\r\nF_21 ( V_10 , V_5 , L_63 ) ;\r\nF_23 ( V_10 , V_163 | V_165 ) ;\r\nbreak;\r\ncase V_160 :\r\nF_21 ( V_10 , V_5 , L_64 ) ;\r\nF_23 ( V_10 , V_163 | V_165 ) ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_10 , V_5 | V_7 ,\r\nL_65 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_45 ( T_2 * V_10 )\r\n{\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_73 . V_74 == V_160 ||\r\nV_10 -> V_73 . V_74 == V_167 )\r\nV_10 -> V_73 . V_77 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ) ;\r\nF_43 ( V_10 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_90 ) {\r\nunsigned int V_123 ;\r\nV_123 = F_3 ( V_10 , V_26 ) & V_161 ;\r\nwhile ( V_123 && V_10 -> V_13 . V_32 . V_35 ) {\r\n* V_10 -> V_13 . V_32 . V_35 = F_3 ( V_10 , V_150 ) ;\r\nF_35 ( V_10 , 1 ) ;\r\nV_123 -- ;\r\n}\r\n} else {\r\nF_23 ( V_10 , V_168 ) ;\r\n}\r\n}\r\nstatic void F_46 ( T_2 * V_10 )\r\n{\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_73 . V_74 == V_160 ||\r\nV_10 -> V_73 . V_74 == V_167 )\r\nV_10 -> V_73 . V_77 ( V_10 -> V_42 , & V_10 -> V_13 . V_32 ) ;\r\nV_10 -> V_73 . V_74 = V_158 ;\r\nF_23 ( V_10 , V_168 ) ;\r\n}\r\nstatic void F_47 ( T_2 * V_10 )\r\n{\r\nunsigned long V_169 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_6 , L_66 ,\r\nV_10 -> V_13 . V_47 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_87 :\r\ncase V_170 :\r\nF_48 ( V_10 , V_171 ) ;\r\nbreak;\r\ncase V_92 :\r\nV_10 -> V_13 . V_49 = 1 ;\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nV_10 -> V_51 . V_58 += 1 ;\r\nF_49 ( & V_10 -> V_172 , V_169 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_51 ( & V_10 -> V_172 , V_169 ) ;\r\nbreak;\r\ncase V_96 :\r\nF_48 ( V_10 , V_173 ) ;\r\nbreak;\r\ncase V_94 :\r\nif ( F_26 ( V_10 , V_10 -> V_13 . V_174 ) == ABORT ) {\r\nV_10 -> V_13 . V_50 = 0 ;\r\nF_48 ( V_10 , V_175 ) ;\r\nbreak;\r\n}\r\ndefault:\r\nF_8 ( V_115 L_67 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) , F_14 ( V_10 ) ) ;\r\nF_25 () ;\r\nF_45 ( V_10 ) ;\r\nF_48 ( V_10 , V_176 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void\r\nF_52 ( T_2 * V_10 )\r\n{\r\nunsigned int V_177 , V_40 ;\r\nunsigned char V_120 [ 4 ] ;\r\nunsigned char V_98 , V_178 , V_179 ;\r\nF_29 ( V_10 ) ;\r\nF_53 ( V_10 -> V_13 . V_47 == V_87 ||\r\nV_10 -> V_13 . V_47 == V_170 ) ;\r\nV_177 = F_3 ( V_10 , V_26 ) ;\r\nF_21 ( V_10 , V_6 , L_68 ,\r\nV_10 -> V_13 . V_47 , V_177 ) ;\r\nV_177 &= V_161 ;\r\nif ( V_177 < 2 || V_177 > 4 ) {\r\nF_8 ( V_115 L_69 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\ngoto V_180;\r\n}\r\nfor ( V_40 = 0 ; V_40 < V_177 ; V_40 ++ )\r\nV_120 [ V_40 ] = F_3 ( V_10 , V_150 ) ;\r\nif ( ! ( V_120 [ 0 ] & ( 1 << V_10 -> V_42 -> V_181 ) ) ||\r\n! ( V_120 [ 1 ] & 0x80 ) )\r\ngoto V_182;\r\nV_98 = V_120 [ 0 ] & ~ ( 1 << V_10 -> V_42 -> V_181 ) ;\r\nV_98 = F_54 ( V_98 ) - 1 ;\r\nV_178 = V_120 [ 1 ] & 7 ;\r\nV_179 = 0 ;\r\nif ( V_177 >= 3 ) {\r\nif ( V_120 [ 2 ] != V_183 )\r\ngoto V_182;\r\nV_179 = V_120 [ 3 ] ;\r\n}\r\nF_5 ( V_10 , V_184 , V_98 ) ;\r\nF_30 ( V_10 , V_98 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_21 ( V_10 , V_6 , L_70 ,\r\nV_98 , V_178 , V_179 ) ;\r\nif ( V_10 -> V_13 . V_49 && V_10 -> V_43 ) {\r\nV_10 -> V_13 . V_49 = 0 ;\r\nif ( V_10 -> V_43 -> V_68 -> V_97 == V_98 &&\r\nV_10 -> V_43 -> V_68 -> V_178 == V_178 &&\r\nV_10 -> V_43 -> V_179 == V_179 ) {\r\nF_21 ( V_10 , V_6 , L_71 ) ;\r\n} else {\r\nF_55 ( & V_10 -> V_52 . V_185 , V_10 -> V_43 ) ;\r\nF_21 ( V_10 , V_6 , L_72 ) ;\r\nV_10 -> V_43 = NULL ;\r\n}\r\n}\r\nif ( ! V_10 -> V_43 ) {\r\nV_10 -> V_43 = F_56 ( & V_10 -> V_52 . V_185 ,\r\nV_98 , V_178 , V_179 ) ;\r\nF_21 ( V_10 , V_6 , L_73 ) ;\r\n}\r\nif ( V_10 -> V_43 ) {\r\nV_10 -> V_13 . V_32 = V_10 -> V_43 -> V_32 ;\r\nF_21 ( V_10 , V_6 , L_74 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nV_10 -> V_13 . V_47 = V_91 ;\r\n} else {\r\nF_23 ( V_10 , V_142 ) ;\r\n#if 0\r\nif (tag)\r\nmsgqueue_addmsg(&info->scsi.msgs, 2, ABORT_TAG, tag);\r\nelse\r\n#endif\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , ABORT ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_10 -> V_13 . V_50 = 1 ;\r\n}\r\nF_23 ( V_10 , V_186 ) ;\r\nreturn;\r\nV_182:\r\nF_8 ( V_115 L_75 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\nfor ( V_40 = 0 ; V_40 < V_177 ; V_40 ++ )\r\nF_8 ( L_76 , V_120 [ V_40 ] ) ;\r\nF_8 ( L_47 ) ;\r\nV_180:\r\nF_23 ( V_10 , V_142 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_187 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_23 ( V_10 , V_186 ) ;\r\n}\r\nstatic void F_57 ( T_2 * V_10 , unsigned char * V_119 , int V_188 )\r\n{\r\nint V_40 ;\r\nswitch ( V_119 [ 0 ] ) {\r\ncase V_189 :\r\nif ( V_188 != 1 )\r\ngoto V_190;\r\nF_8 ( V_115 L_77\r\nL_78 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nbreak;\r\ncase V_191 :\r\nif ( V_188 != 1 )\r\ngoto V_190;\r\nV_10 -> V_43 -> V_32 = V_10 -> V_13 . V_32 ;\r\nV_10 -> V_43 -> V_32 . V_192 = 0 ;\r\nF_21 ( V_10 , V_6 | V_8 | V_5 ,\r\nL_79 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nbreak;\r\ncase V_193 :\r\nif ( V_188 != 1 )\r\ngoto V_190;\r\nV_10 -> V_13 . V_32 = V_10 -> V_43 -> V_32 ;\r\nF_21 ( V_10 , V_6 | V_8 | V_5 ,\r\nL_80 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nbreak;\r\ncase V_194 :\r\nif ( V_188 != 1 )\r\ngoto V_190;\r\nV_10 -> V_13 . V_47 = V_92 ;\r\nbreak;\r\ncase V_139 :\r\nif ( V_188 != 1 )\r\ngoto V_190;\r\nswitch ( F_26 ( V_10 , V_10 -> V_13 . V_174 ) ) {\r\ncase V_124 | V_143 << 8 :\r\nF_31 ( V_10 , V_119 ) ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_10 , 0 , L_81 ,\r\nF_26 ( V_10 , V_10 -> V_13 . V_174 ) ) ;\r\n}\r\nbreak;\r\ncase V_118 :\r\nbreak;\r\ncase V_124 :\r\nif ( V_188 < 3 )\r\ngoto V_190;\r\nswitch ( V_119 [ 2 ] ) {\r\ncase V_143 :\r\nF_31 ( V_10 , V_119 ) ;\r\nbreak;\r\ndefault:\r\ngoto V_190;\r\n}\r\nbreak;\r\ndefault:\r\ngoto V_190;\r\n}\r\nreturn;\r\nV_190:\r\nF_21 ( V_10 , 0 , L_82 ) ;\r\nF_8 ( L_83 , V_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < V_188 ; V_40 ++ )\r\nF_8 ( L_84 , V_40 & 31 ? L_85 : L_86 , V_119 [ V_40 ] ) ;\r\nF_8 ( L_47 ) ;\r\nF_23 ( V_10 , V_195 ) ;\r\nF_7 ( V_10 ) ;\r\nF_23 ( V_10 , V_142 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_139 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_7 ( V_10 ) ;\r\n}\r\nstatic int F_58 ( T_2 * V_10 , int V_196 )\r\n{\r\nint V_197 ;\r\nint V_18 ;\r\nF_23 ( V_10 , V_196 ) ;\r\nfor ( V_197 = 1000 ; V_197 ; V_197 -= 1 ) {\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nif ( V_18 & ( V_198 | V_199 ) )\r\nbreak;\r\nF_59 ( 1 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_60 ( T_2 * V_10 )\r\n{\r\nunsigned int V_18 = F_58 ( V_10 , V_186 ) ;\r\nif ( ( V_18 & V_198 ) == 0 )\r\ngoto V_200;\r\nif ( ( V_18 & V_85 ) != V_201 )\r\ngoto V_202;\r\nF_3 ( V_10 , V_22 ) ;\r\nV_18 = F_58 ( V_10 , V_163 ) ;\r\nif ( ( V_18 & V_198 ) == 0 )\r\ngoto V_200;\r\nif ( V_18 & V_199 )\r\ngoto V_203;\r\nif ( ( V_18 & V_85 ) != V_201 )\r\ngoto V_202;\r\nF_3 ( V_10 , V_22 ) ;\r\nreturn F_3 ( V_10 , V_150 ) ;\r\nV_200:\r\nF_21 ( V_10 , V_7 , L_87 ) ;\r\nreturn - 1 ;\r\nV_202:\r\nF_21 ( V_10 , V_7 , L_88 , V_18 ) ;\r\nreturn - 2 ;\r\nV_203:\r\nF_21 ( V_10 , V_7 , L_89 ) ;\r\nreturn - 3 ;\r\n}\r\nstatic void F_61 ( T_2 * V_10 )\r\n{\r\nunsigned char * V_119 = V_10 -> V_13 . V_119 ;\r\nunsigned int V_188 = 1 ;\r\nint V_204 = 0 ;\r\nF_29 ( V_10 ) ;\r\nV_119 [ 0 ] = F_3 ( V_10 , V_150 ) ;\r\nif ( V_119 [ 0 ] == V_124 ) {\r\nV_204 = F_60 ( V_10 ) ;\r\nif ( V_204 >= 0 ) {\r\nV_119 [ 1 ] = V_204 ;\r\nfor ( V_188 = 2 ; V_188 < V_119 [ 1 ] + 2 ; V_188 ++ ) {\r\nV_204 = F_60 ( V_10 ) ;\r\nif ( V_204 >= 0 )\r\nV_119 [ V_188 ] = V_204 ;\r\nelse\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_204 == - 3 )\r\ngoto V_203;\r\n#ifdef F_62\r\n{\r\nint V_40 ;\r\nF_8 ( L_90 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < V_188 ; V_40 ++ )\r\nF_8 ( L_91 , V_119 [ V_40 ] ) ;\r\nF_8 ( L_47 ) ;\r\n}\r\n#endif\r\nF_57 ( V_10 , V_119 , V_188 ) ;\r\nF_23 ( V_10 , V_186 ) ;\r\nreturn;\r\nV_203:\r\nF_23 ( V_10 , V_142 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_205 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nF_23 ( V_10 , V_186 ) ;\r\nreturn;\r\n}\r\nstatic void F_63 ( T_2 * V_10 )\r\n{\r\nint V_40 ;\r\nF_29 ( V_10 ) ;\r\nF_23 ( V_10 , V_195 | V_165 ) ;\r\nF_23 ( V_10 , V_168 ) ;\r\nfor ( V_40 = V_10 -> V_13 . V_32 . V_192 ; V_40 < V_10 -> V_43 -> V_206 ; V_40 ++ )\r\nF_5 ( V_10 , V_150 , V_10 -> V_43 -> V_207 [ V_40 ] ) ;\r\nF_23 ( V_10 , V_163 ) ;\r\nV_10 -> V_13 . V_47 = V_88 ;\r\n}\r\nstatic void F_64 ( T_2 * V_10 , int V_208 )\r\n{\r\nunsigned int V_209 = F_65 ( & V_10 -> V_13 . V_122 ) ;\r\nF_29 ( V_10 ) ;\r\nF_23 ( V_10 , V_168 ) ;\r\nif ( V_209 ) {\r\nstruct V_119 * V_120 ;\r\nint V_121 = 0 ;\r\nwhile ( ( V_120 = F_27 ( & V_10 -> V_13 . V_122 , V_121 ++ ) ) != NULL ) {\r\nint V_40 ;\r\nfor ( V_40 = V_208 ; V_40 < V_120 -> V_151 ; V_40 ++ )\r\nF_5 ( V_10 , V_150 , V_120 -> V_120 [ V_40 ] ) ;\r\nV_120 -> V_123 = V_209 - ( F_3 ( V_10 , V_26 ) & V_161 ) ;\r\nV_208 = 0 ;\r\n}\r\n} else\r\nF_5 ( V_10 , V_150 , V_118 ) ;\r\nF_23 ( V_10 , V_163 ) ;\r\nV_10 -> V_13 . V_47 = V_94 ;\r\n}\r\nstatic void F_66 ( T_2 * V_10 , unsigned int V_18 , unsigned int V_17 )\r\n{\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_4 ,\r\nL_92 ,\r\nV_18 , V_17 , V_10 -> V_13 . V_47 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_87 :\r\nif ( ( V_17 & V_210 ) != V_211 )\r\ngoto V_212;\r\nbreak;\r\ncase V_170 :\r\nswitch ( V_17 & V_210 ) {\r\ncase V_213 :\r\ncase V_211 :\r\ngoto V_212;\r\ncase V_214 :\r\ncase V_215 :\r\nif ( ( V_18 & V_85 ) == V_201 )\r\nbreak;\r\ngoto V_212;\r\ncase V_216 :\r\nbreak;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\nF_23 ( V_10 , V_195 ) ;\r\n#define F_67 ( T_6 , V_107 ) ((ph) << 3 | (st))\r\nswitch ( F_67 ( V_18 & V_85 , V_10 -> V_13 . V_47 ) ) {\r\ncase F_67 ( V_217 , V_170 ) :\r\ncase F_67 ( V_217 , V_94 ) :\r\ncase F_67 ( V_217 , V_88 ) :\r\ncase F_67 ( V_217 , V_91 ) :\r\nV_10 -> V_13 . V_47 = V_90 ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_217 , V_90 ) :\r\ncase F_67 ( V_218 , V_89 ) :\r\nF_43 ( V_10 ) ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_218 , V_170 ) :\r\ncase F_67 ( V_218 , V_94 ) :\r\ncase F_67 ( V_218 , V_88 ) :\r\ncase F_67 ( V_218 , V_91 ) :\r\nF_23 ( V_10 , V_168 ) ;\r\nV_10 -> V_13 . V_47 = V_89 ;\r\nF_44 ( V_10 ) ;\r\nreturn;\r\ncase F_67 ( V_219 , V_89 ) :\r\ncase F_67 ( V_219 , V_90 ) :\r\nF_45 ( V_10 ) ;\r\ncase F_67 ( V_219 , V_170 ) :\r\ncase F_67 ( V_219 , V_94 ) :\r\ncase F_67 ( V_219 , V_88 ) :\r\ncase F_67 ( V_219 , V_91 ) :\r\nF_23 ( V_10 , V_220 ) ;\r\nV_10 -> V_13 . V_47 = V_95 ;\r\nreturn;\r\ncase F_67 ( V_201 , V_89 ) :\r\ncase F_67 ( V_201 , V_90 ) :\r\nF_45 ( V_10 ) ;\r\ncase F_67 ( V_201 , V_88 ) :\r\ncase F_67 ( V_201 , V_170 ) :\r\ncase F_67 ( V_201 , V_94 ) :\r\nV_10 -> V_13 . V_174 = F_3 ( V_10 , V_26 ) & V_161 ;\r\nF_23 ( V_10 , V_168 ) ;\r\nF_23 ( V_10 , V_163 ) ;\r\nV_10 -> V_13 . V_47 = V_91 ;\r\nreturn;\r\ncase F_67 ( V_201 , V_91 ) :\r\nV_10 -> V_13 . V_174 = F_3 ( V_10 , V_26 ) & V_161 ;\r\nF_23 ( V_10 , V_163 ) ;\r\nreturn;\r\ncase F_67 ( V_221 , V_94 ) :\r\ncase F_67 ( V_221 , V_91 ) :\r\nF_63 ( V_10 ) ;\r\nV_10 -> V_13 . V_47 = V_88 ;\r\nreturn;\r\ncase F_67 ( V_222 , V_87 ) :\r\nF_64 ( V_10 , 1 ) ;\r\nreturn;\r\ncase F_67 ( V_222 , V_170 ) :\r\ncase F_67 ( V_222 , V_94 ) :\r\nif ( V_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_223 ) {\r\nV_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_223 = 0 ;\r\nV_10 -> V_68 [ V_10 -> V_43 -> V_68 -> V_97 ] . V_224 = 1 ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\n}\r\nif ( F_65 ( & V_10 -> V_13 . V_122 ) > 1 )\r\nF_23 ( V_10 , V_142 ) ;\r\ncase F_67 ( V_222 , V_93 ) :\r\nF_64 ( V_10 , 0 ) ;\r\nreturn;\r\ncase F_67 ( V_221 , V_88 ) :\r\nF_8 ( V_115 L_93\r\nL_94 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ) ;\r\nF_23 ( V_10 , V_142 ) ;\r\nF_41 ( V_10 , 15 ) ;\r\nF_23 ( V_10 , V_225 | V_165 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_187 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nreturn;\r\n}\r\nif ( V_10 -> V_13 . V_47 == V_92 ) {\r\nF_8 ( V_115 L_95 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ,\r\nF_13 ( V_18 ) ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_23 ( V_10 , V_142 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_187 ) ;\r\nV_10 -> V_13 . V_47 = V_93 ;\r\nV_10 -> V_13 . V_50 = 1 ;\r\nF_23 ( V_10 , V_163 ) ;\r\nreturn;\r\n}\r\nF_8 ( V_115 L_96 ,\r\nV_10 -> V_42 -> V_102 , F_16 ( V_10 ) ,\r\nF_13 ( V_18 ) ,\r\nF_14 ( V_10 ) ) ;\r\nF_25 () ;\r\nreturn;\r\nV_212:\r\nF_21 ( V_10 , 0 , L_97 , V_17 & V_210 ) ;\r\nF_7 ( V_10 ) ;\r\nF_25 () ;\r\nF_48 ( V_10 , V_176 ) ;\r\n}\r\nstatic void F_68 ( T_2 * V_10 , unsigned int V_18 , unsigned int V_17 )\r\n{\r\nunsigned int V_226 = F_3 ( V_10 , V_26 ) & V_161 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_9 ,\r\nL_98 ,\r\nV_18 , V_17 , V_10 -> V_13 . V_47 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_95 :\r\nif ( V_226 != 2 ) {\r\nF_21 ( V_10 , 0 , L_99 , V_226 ) ;\r\n}\r\nV_10 -> V_13 . V_32 . V_227 = F_3 ( V_10 , V_150 ) ;\r\nV_10 -> V_13 . V_32 . V_228 = F_3 ( V_10 , V_150 ) ;\r\nV_10 -> V_13 . V_47 = V_96 ;\r\nF_23 ( V_10 , V_186 ) ;\r\nbreak;\r\ncase V_86 :\r\ncase V_87 :\r\ncase V_170 :\r\nbreak;\r\ncase V_91 :\r\nif ( ( V_18 & V_85 ) == V_201 ) {\r\nV_10 -> V_13 . V_174 = V_226 ;\r\nF_61 ( V_10 ) ;\r\nbreak;\r\n}\r\ndefault:\r\nF_21 ( V_10 , 0 , L_100\r\nL_101 ,\r\nF_16 ( V_10 ) , F_14 ( V_10 ) ) ;\r\n}\r\n}\r\nstatic void F_69 ( T_2 * V_10 )\r\n{\r\nT_7 V_72 ;\r\nint V_40 ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nV_72 = V_141 ;\r\n#ifdef F_32\r\nif ( V_10 -> V_62 . V_229 & ( V_230 | V_231 ) )\r\nV_72 = V_232 ;\r\n#endif\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nV_10 -> V_43 = NULL ;\r\nmemset ( & V_10 -> V_13 . V_32 , 0 , sizeof( V_10 -> V_13 . V_32 ) ) ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nV_10 -> V_68 [ V_40 ] . V_69 = V_10 -> V_62 . V_69 ;\r\nV_10 -> V_68 [ V_40 ] . V_72 = V_72 ;\r\nV_10 -> V_68 [ V_40 ] . V_130 = V_10 -> V_62 . V_65 / 4 ;\r\nV_10 -> V_68 [ V_40 ] . V_70 = V_10 -> V_13 . V_48 ;\r\nV_10 -> V_68 [ V_40 ] . V_71 = 0 ;\r\nV_10 -> V_68 [ V_40 ] . V_233 = 0 ;\r\n}\r\nV_10 -> V_234 = 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nT_8 F_71 ( T_2 * V_10 )\r\n{\r\nunsigned char V_19 , V_17 , V_18 ;\r\nint V_236 = V_237 ;\r\nF_29 ( V_10 ) ;\r\nV_18 = F_3 ( V_10 , V_21 ) ;\r\nV_17 = F_3 ( V_10 , V_20 ) ;\r\nV_19 = F_3 ( V_10 , V_22 ) ;\r\nF_22 ( V_18 , V_17 , V_19 , V_10 -> V_13 . V_47 ) ;\r\nif ( V_18 & V_198 ) {\r\nif ( V_19 & V_238 ) {\r\nF_21 ( V_10 , 0 , L_102 ) ;\r\nF_69 ( V_10 ) ;\r\nF_72 ( V_10 -> V_42 , 0 ) ;\r\n} else if ( V_19 & V_239 ) {\r\nF_21 ( V_10 , V_7 , L_103 ) ;\r\nF_7 ( V_10 ) ;\r\nF_25 () ;\r\n} else if ( V_19 & V_240 )\r\nF_47 ( V_10 ) ;\r\nelse if ( V_19 & V_241 )\r\nF_52 ( V_10 ) ;\r\nelse if ( V_19 & V_242 )\r\nF_66 ( V_10 , V_18 , V_17 ) ;\r\nelse if ( V_19 & V_243 )\r\nF_68 ( V_10 , V_18 , V_17 ) ;\r\nelse\r\nF_21 ( V_10 , 0 , L_104\r\nL_105 ,\r\nF_14 ( V_10 ) , V_19 , V_17 , V_18 ) ;\r\nV_236 = V_244 ;\r\n}\r\nreturn V_236 ;\r\n}\r\nstatic void F_73 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\nint V_209 ;\r\nF_41 ( V_10 , 0 ) ;\r\nF_23 ( V_10 , V_195 | V_165 ) ;\r\nF_23 ( V_10 , V_168 ) ;\r\nF_5 ( V_10 , V_184 , F_74 ( V_43 -> V_68 -> V_97 ) ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_30 ( V_10 , V_43 -> V_68 -> V_97 ) ;\r\nV_209 = F_65 ( & V_10 -> V_13 . V_122 ) ;\r\n#ifdef F_62\r\n{\r\nstruct V_119 * V_120 ;\r\nint V_121 = 0 , V_40 ;\r\nF_8 ( L_106 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ) ;\r\nwhile ( ( V_120 = F_27 ( & V_10 -> V_13 . V_122 , V_121 ++ ) ) != NULL ) {\r\nF_8 ( L_107 ) ;\r\nfor ( V_40 = 0 ; V_40 < V_120 -> V_151 ; V_40 ++ )\r\nF_8 ( L_108 , V_120 -> V_120 [ V_40 ] ) ;\r\nF_8 ( L_109 ) ;\r\n}\r\nF_8 ( L_47 ) ;\r\n}\r\n#endif\r\nif ( V_209 == 1 || V_209 == 3 ) {\r\nstruct V_119 * V_120 ;\r\nint V_121 = 0 , V_40 ;\r\nV_10 -> V_13 . V_47 = V_170 ;\r\nwhile ( ( V_120 = F_27 ( & V_10 -> V_13 . V_122 , V_121 ++ ) ) != NULL ) {\r\nfor ( V_40 = 0 ; V_40 < V_120 -> V_151 ; V_40 ++ )\r\nF_5 ( V_10 , V_150 , V_120 -> V_120 [ V_40 ] ) ;\r\nV_120 -> V_123 = V_209 - ( F_3 ( V_10 , V_26 ) & V_161 ) ;\r\n}\r\nfor ( V_40 = 0 ; V_40 < V_43 -> V_206 ; V_40 ++ )\r\nF_5 ( V_10 , V_150 , V_43 -> V_207 [ V_40 ] ) ;\r\nif ( V_209 == 1 )\r\nF_23 ( V_10 , V_246 ) ;\r\nelse\r\nF_23 ( V_10 , V_247 ) ;\r\n} else {\r\nstruct V_119 * V_120 = F_27 ( & V_10 -> V_13 . V_122 , 0 ) ;\r\nF_5 ( V_10 , V_150 , V_120 -> V_120 [ 0 ] ) ;\r\nV_120 -> V_123 = 1 ;\r\nF_23 ( V_10 , V_248 ) ;\r\n}\r\n}\r\nstatic int F_75 ( T_2 * V_10 , int V_98 )\r\n{\r\n#if 0\r\nif (target == 3) {\r\ninfo->device[target].parity_check = 0;\r\nreturn 1;\r\n}\r\n#endif\r\nreturn V_10 -> V_68 [ V_98 ] . V_223 ;\r\n}\r\nstatic void F_76 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\nint V_69 ;\r\nV_10 -> V_13 . V_47 = V_87 ;\r\nV_10 -> V_13 . V_32 = V_43 -> V_32 ;\r\nV_10 -> V_43 = V_43 ;\r\nV_10 -> V_73 . V_74 = V_158 ;\r\nif ( F_75 ( V_10 , V_43 -> V_68 -> V_97 ) )\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] | V_249 ) ;\r\nelse\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nV_69 = V_43 -> V_207 [ 0 ] != V_250 &&\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_69 ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , F_77 ( V_69 , V_43 -> V_68 -> V_178 ) ) ;\r\nif ( V_43 -> V_179 )\r\nF_34 ( & V_10 -> V_13 . V_122 , 2 , V_183 , V_43 -> V_179 ) ;\r\ndo {\r\n#ifdef F_32\r\nif ( ( V_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 == V_232 ||\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 == V_145 ) &&\r\n( V_43 -> V_207 [ 0 ] == V_250 ||\r\nV_43 -> V_207 [ 0 ] == V_251 ) ) {\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_72 = V_140 ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 5 ,\r\nV_124 , 3 , V_143 ,\r\n1000 / V_10 -> V_62 . V_63 ,\r\nV_10 -> V_62 . V_66 ) ;\r\nbreak;\r\n}\r\n#endif\r\n} while ( 0 );\r\nF_73 ( V_10 , V_43 ) ;\r\n}\r\nstatic void F_78 ( T_2 * V_10 , struct V_104 * V_43 )\r\n{\r\n#ifdef F_79\r\nif ( V_43 -> V_68 -> V_252 && V_43 -> V_207 [ 0 ] != V_250 &&\r\nV_43 -> V_207 [ 0 ] != V_251 ) {\r\nV_43 -> V_68 -> V_253 += 1 ;\r\nif ( V_43 -> V_68 -> V_253 == 0 )\r\nV_43 -> V_68 -> V_253 = 1 ;\r\nV_43 -> V_179 = V_43 -> V_68 -> V_253 ;\r\n} else\r\n#endif\r\nF_80 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_178 & 0x7 ) , V_10 -> V_67 ) ;\r\nV_10 -> V_51 . V_53 += 1 ;\r\nswitch ( V_43 -> V_207 [ 0 ] ) {\r\ncase V_255 :\r\ncase V_256 :\r\ncase V_257 :\r\nV_10 -> V_51 . V_56 += 1 ;\r\nbreak;\r\ncase V_258 :\r\ncase V_259 :\r\ncase V_260 :\r\nV_10 -> V_51 . V_55 += 1 ;\r\nbreak;\r\ndefault:\r\nV_10 -> V_51 . V_57 += 1 ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_81 ( T_2 * V_10 ,\r\nstruct V_104 * V_43 )\r\n{\r\nstruct V_119 * V_120 ;\r\nV_10 -> V_13 . V_47 = V_87 ;\r\nV_10 -> V_13 . V_32 = V_43 -> V_32 ;\r\nV_10 -> V_43 = V_43 ;\r\nV_10 -> V_73 . V_74 = V_158 ;\r\nF_21 ( V_10 , V_7 , L_110 ) ;\r\nF_33 ( & V_10 -> V_13 . V_122 ) ;\r\nF_34 ( & V_10 -> V_13 . V_122 , 1 , V_261 ) ;\r\nF_41 ( V_10 , 0 ) ;\r\nF_23 ( V_10 , V_195 | V_165 ) ;\r\nF_23 ( V_10 , V_168 ) ;\r\nF_5 ( V_10 , V_184 , F_74 ( V_43 -> V_68 -> V_97 ) ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_30 ( V_10 , V_43 -> V_68 -> V_97 ) ;\r\nV_120 = F_27 ( & V_10 -> V_13 . V_122 , 0 ) ;\r\nF_5 ( V_10 , V_150 , V_261 ) ;\r\nV_120 -> V_123 = 1 ;\r\nF_23 ( V_10 , V_248 ) ;\r\n}\r\nstatic void F_50 ( T_2 * V_10 )\r\n{\r\nstruct V_104 * V_43 = NULL ;\r\n#define F_82 0\r\n#define F_83 1\r\n#define F_84 2\r\nint V_262 = F_82 ;\r\nF_29 ( V_10 ) ;\r\ndo {\r\nif ( V_10 -> V_263 ) {\r\nV_43 = V_10 -> V_263 ;\r\nV_262 = F_83 ;\r\nbreak;\r\n}\r\nif ( V_10 -> V_264 ) {\r\nV_43 = V_10 -> V_264 ;\r\nV_10 -> V_264 = NULL ;\r\nbreak;\r\n}\r\nif ( V_10 -> V_44 ) {\r\nV_43 = V_10 -> V_44 ;\r\nV_10 -> V_44 = NULL ;\r\nbreak;\r\n}\r\nif ( ! V_43 ) {\r\nV_43 = F_85 ( & V_10 -> V_52 . V_265 ,\r\nV_10 -> V_67 ) ;\r\nV_262 = F_84 ;\r\nbreak;\r\n}\r\n} while ( 0 );\r\nif ( ! V_43 ) {\r\nF_23 ( V_10 , V_266 ) ;\r\nreturn;\r\n}\r\nF_23 ( V_10 , V_267 ) ;\r\nif ( V_10 -> V_13 . V_49 && V_10 -> V_43 ) {\r\nF_21 ( V_10 , V_6 ,\r\nL_111 ,\r\nV_10 -> V_43 -> V_68 -> V_97 ) ;\r\nF_55 ( & V_10 -> V_52 . V_185 , V_10 -> V_43 ) ;\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_43 = NULL ;\r\n}\r\nF_18 ( V_10 , V_6 | V_8 , V_43 ,\r\nL_112 ) ;\r\nswitch ( V_262 ) {\r\ncase F_84 :\r\nF_78 ( V_10 , V_43 ) ;\r\ncase F_82 :\r\nF_76 ( V_10 , V_43 ) ;\r\nbreak;\r\ncase F_83 :\r\nF_81 ( V_10 , V_43 ) ;\r\nbreak;\r\n}\r\nF_21 ( V_10 , V_6 , L_113 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\n}\r\nstatic void F_86 ( T_2 * V_10 , struct V_104 * V_43 ,\r\nunsigned int V_268 )\r\n{\r\nF_21 ( V_10 , V_7 , L_114 ) ;\r\nV_10 -> V_263 = NULL ;\r\nV_10 -> V_269 = 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nstatic void F_87 ( T_2 * V_10 , struct V_104 * V_43 ,\r\nunsigned int V_268 )\r\n{\r\nF_20 ( V_10 , V_6 , V_43 -> V_68 -> V_97 ,\r\nL_115 ,\r\nV_268 , V_43 -> V_32 . V_228 , V_43 -> V_32 . V_227 ) ;\r\nif ( V_268 != V_173 || V_43 -> V_32 . V_227 != V_270 )\r\nmemset ( V_43 -> V_271 , 0 , sizeof( V_43 -> V_271 ) ) ;\r\nF_88 ( V_43 , & V_10 -> V_272 ) ;\r\nV_43 -> V_273 ( V_43 ) ;\r\n}\r\nstatic void\r\nF_89 ( T_2 * V_10 , struct V_104 * V_43 , unsigned int V_268 )\r\n{\r\nV_10 -> V_51 . V_54 += 1 ;\r\nV_43 -> V_268 = V_268 << 16 | V_10 -> V_13 . V_32 . V_228 << 8 |\r\nV_10 -> V_13 . V_32 . V_227 ;\r\nF_18 ( V_10 , V_6 , V_43 ,\r\nL_116 , V_43 -> V_268 ) ;\r\nif ( F_90 ( V_43 -> V_268 ) != V_173 ||\r\nF_91 ( V_43 -> V_268 ) != V_189 )\r\ngoto V_274;\r\nif ( F_92 ( V_43 -> V_268 ) == V_275 ||\r\nF_92 ( V_43 -> V_268 ) == V_276 )\r\ngoto V_277;\r\nif ( F_92 ( V_43 -> V_268 ) != V_270 )\r\ngoto V_274;\r\nif ( V_10 -> V_13 . V_32 . V_35 ) {\r\nswitch ( V_43 -> V_207 [ 0 ] ) {\r\ncase V_251 :\r\ncase V_278 :\r\ncase V_279 :\r\nbreak;\r\ndefault:\r\nF_93 ( V_115 , V_43 ,\r\nL_117 ,\r\nV_43 -> V_268 , V_10 -> V_13 . V_32 . V_35 ,\r\nV_10 -> V_13 . V_32 . V_36 ) ;\r\nF_19 ( V_43 ) ;\r\nF_94 ( V_43 , V_176 ) ;\r\ngoto V_277;\r\n}\r\n}\r\nV_274:\r\nif ( V_43 -> V_273 ) {\r\nV_43 -> V_273 ( V_43 ) ;\r\nreturn;\r\n}\r\nF_12 ( L_118 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\nV_277:\r\nif ( V_43 -> V_207 [ 0 ] == V_250 )\r\ngoto V_274;\r\nF_95 ( V_43 , & V_10 -> V_272 , NULL , 0 , ~ 0 ) ;\r\nF_20 ( V_10 , V_6 , V_43 -> V_68 -> V_97 ,\r\nL_119 ) ;\r\nF_96 ( V_43 ) ;\r\nV_43 -> V_32 . V_228 = 0 ;\r\nV_43 -> V_32 . V_227 = 0 ;\r\nV_43 -> V_179 = 0 ;\r\nV_43 -> V_280 = ( void * ) F_87 ;\r\nif ( V_10 -> V_264 )\r\nF_8 ( V_147 L_120 ,\r\nV_10 -> V_42 -> V_102 , '0' + V_43 -> V_68 -> V_97 ) ;\r\nV_10 -> V_264 = V_43 ;\r\n}\r\nstatic void F_48 ( T_2 * V_10 , unsigned int V_268 )\r\n{\r\nvoid (* F_97)( T_2 * , struct V_104 * , unsigned int );\r\nstruct V_104 * V_43 ;\r\nunsigned long V_169 ;\r\nF_29 ( V_10 ) ;\r\nif ( ! V_10 -> V_43 )\r\ngoto V_281;\r\nV_43 = V_10 -> V_43 ;\r\nV_10 -> V_43 = NULL ;\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nif ( V_10 -> V_13 . V_50 ) {\r\nF_21 ( V_10 , 0 , L_121 ) ;\r\nV_268 = V_175 ;\r\nV_10 -> V_13 . V_50 = 0 ;\r\n}\r\nif ( V_10 -> V_13 . V_32 . V_35 && V_10 -> V_13 . V_32 . V_36 == 0 ) {\r\nF_93 ( V_282 , V_43 ,\r\nL_122 ,\r\nV_10 -> V_13 . V_32 . V_35 , V_10 -> V_13 . V_32 . V_36 ) ;\r\nV_10 -> V_13 . V_32 . V_35 = NULL ;\r\nF_19 ( V_43 ) ;\r\n}\r\nV_10 -> V_68 [ V_43 -> V_68 -> V_97 ] . V_223 = 0 ;\r\nF_98 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_178 & 0x7 ) , V_10 -> V_67 ) ;\r\nF_97 = ( void (*) ( T_2 * , struct V_104 * , unsigned int ) ) V_43 -> V_280 ;\r\nF_97 ( V_10 , V_43 , V_268 ) ;\r\nif ( V_10 -> V_13 . V_45 ) {\r\nF_49 ( & V_10 -> V_172 , V_169 ) ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_51 ( & V_10 -> V_172 , V_169 ) ;\r\n}\r\nreturn;\r\nV_281:\r\nF_12 ( L_123 ,\r\nV_10 -> V_42 -> V_102 ) ;\r\n}\r\nstatic int F_99 ( struct V_104 * V_43 ,\r\nvoid (* V_274)( struct V_104 * ) )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nint V_268 ;\r\nF_29 ( V_10 ) ;\r\nF_18 ( V_10 , V_6 , V_43 ,\r\nL_124 , V_43 ) ;\r\nV_43 -> V_273 = V_274 ;\r\nV_43 -> V_280 = ( void * ) F_89 ;\r\nV_43 -> V_268 = 0 ;\r\nF_96 ( V_43 ) ;\r\nV_10 -> V_51 . V_52 += 1 ;\r\nV_43 -> V_179 = 0 ;\r\nF_100 ( & V_10 -> V_172 ) ;\r\nV_268 = ! F_101 ( & V_10 -> V_52 . V_265 , V_43 ) ;\r\nif ( V_268 == 0 && V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_102 ( & V_10 -> V_172 ) ;\r\nF_20 ( V_10 , V_6 , - 1 , L_125 ,\r\nV_268 ? L_126 : L_127 ) ;\r\nreturn V_268 ;\r\n}\r\nstatic void F_103 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nV_10 -> V_78 = 1 ;\r\n}\r\nstatic int F_104 ( struct V_104 * V_43 ,\r\nvoid (* V_274)( struct V_104 * ) )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nF_36 ( V_10 -> V_13 . V_45 ) ;\r\nV_10 -> V_78 = 0 ;\r\nF_99 ( V_43 , F_103 ) ;\r\nF_105 ( V_10 -> V_42 -> V_172 ) ;\r\nwhile ( ! V_10 -> V_78 ) {\r\nif ( F_3 ( V_10 , V_21 ) & V_198 ) {\r\nF_106 ( V_10 -> V_42 -> V_172 ) ;\r\nF_71 ( V_10 ) ;\r\nF_105 ( V_10 -> V_42 -> V_172 ) ;\r\n}\r\n}\r\nF_106 ( V_10 -> V_42 -> V_172 ) ;\r\nV_274 ( V_43 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_107 ( unsigned long V_284 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_284 ;\r\nF_21 ( V_10 , V_7 , L_128 ) ;\r\nF_108 ( & V_10 -> V_285 ) ;\r\nif ( V_10 -> V_234 == 0 )\r\nV_10 -> V_234 = - 1 ;\r\nif ( V_10 -> V_269 == 0 )\r\nV_10 -> V_269 = - 1 ;\r\nF_70 ( & V_10 -> V_235 ) ;\r\n}\r\nstatic enum V_286 F_109 ( T_2 * V_10 ,\r\nstruct V_104 * V_43 )\r\n{\r\nenum V_286 V_138 = V_287 ;\r\nif ( F_110 ( & V_10 -> V_52 . V_265 , V_43 ) ) {\r\nF_8 ( L_129 ) ;\r\nV_138 = V_288 ;\r\n} else if ( F_110 ( & V_10 -> V_52 . V_185 , V_43 ) ) {\r\nF_8 ( L_130 ) ;\r\nV_138 = V_289 ;\r\n} else if ( V_10 -> V_43 == V_43 ) {\r\nF_8 ( L_131 ) ;\r\nswitch ( V_10 -> V_13 . V_47 ) {\r\ncase V_86 :\r\nif ( V_10 -> V_13 . V_49 ) {\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_43 = NULL ;\r\nV_138 = V_289 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n} else if ( V_10 -> V_44 == V_43 ) {\r\nV_10 -> V_44 = NULL ;\r\nF_98 ( V_43 -> V_68 -> V_97 * 8 +\r\n( V_254 ) ( V_43 -> V_68 -> V_178 & 0x7 ) , V_10 -> V_67 ) ;\r\nF_8 ( L_132 ) ;\r\nV_138 = V_288 ;\r\n} else\r\nF_8 ( L_133 ) ;\r\nreturn V_138 ;\r\n}\r\nint F_111 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nint V_268 = V_290 ;\r\nF_29 ( V_10 ) ;\r\nV_10 -> V_51 . V_59 += 1 ;\r\nF_93 ( V_147 , V_43 , L_134 ) ;\r\nF_25 () ;\r\nF_7 ( V_10 ) ;\r\nswitch ( F_109 ( V_10 , V_43 ) ) {\r\ncase V_288 :\r\nF_93 ( V_147 , V_43 , L_135 , V_43 ) ;\r\nV_268 = V_291 ;\r\nbreak;\r\ncase V_289 :\r\ndefault:\r\ncase V_287 :\r\nF_93 ( V_147 , V_43 , L_136 , V_43 ) ;\r\nbreak;\r\n}\r\nreturn V_268 ;\r\n}\r\nint F_112 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nunsigned long V_169 ;\r\nint V_40 , V_138 = V_290 , V_98 = V_43 -> V_68 -> V_97 ;\r\nF_21 ( V_10 , V_7 , L_137 , V_98 ) ;\r\nF_49 ( & V_10 -> V_172 , V_169 ) ;\r\ndo {\r\nif ( V_10 -> V_43 && ! V_10 -> V_13 . V_49 &&\r\nV_10 -> V_43 -> V_68 -> V_97 == V_43 -> V_68 -> V_97 )\r\nbreak;\r\nF_113 ( & V_10 -> V_52 . V_265 , V_98 ) ;\r\nF_113 ( & V_10 -> V_52 . V_185 , V_98 ) ;\r\nif ( V_10 -> V_44 && V_10 -> V_44 -> V_68 -> V_97 == V_98 )\r\nV_10 -> V_44 = NULL ;\r\nif ( V_10 -> V_264 && V_10 -> V_264 -> V_68 -> V_97 == V_98 )\r\nV_10 -> V_264 = NULL ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ )\r\nF_98 ( V_98 * 8 + V_40 , V_10 -> V_67 ) ;\r\nV_43 -> V_280 = ( void * ) F_86 ;\r\nV_10 -> V_269 = 0 ;\r\nV_10 -> V_263 = V_43 ;\r\nif ( V_10 -> V_13 . V_47 == V_86 )\r\nF_50 ( V_10 ) ;\r\nF_114 ( & V_10 -> V_285 , V_292 + 30 * V_293 ) ;\r\nF_51 ( & V_10 -> V_172 , V_169 ) ;\r\nF_115 ( V_10 -> V_235 , V_10 -> V_269 ) ;\r\nF_116 ( & V_10 -> V_285 ) ;\r\nF_49 ( & V_10 -> V_172 , V_169 ) ;\r\nV_10 -> V_263 = NULL ;\r\nif ( V_10 -> V_269 == 1 )\r\nV_138 = V_291 ;\r\n} while ( 0 );\r\nV_43 -> V_280 = NULL ;\r\nF_51 ( & V_10 -> V_172 , V_169 ) ;\r\nF_21 ( V_10 , V_7 , L_138 ,\r\nV_138 == V_291 ? L_127 : L_139 ) ;\r\nreturn V_138 ;\r\n}\r\nint F_117 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nunsigned long V_169 ;\r\nstruct V_294 * V_295 ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_7 , L_140 ) ;\r\nV_10 -> V_51 . V_60 += 1 ;\r\nF_49 ( & V_10 -> V_172 , V_169 ) ;\r\nF_46 ( V_10 ) ;\r\nF_5 ( V_10 , V_29 , V_10 -> V_13 . V_46 [ 2 ] ) ;\r\nwhile ( F_3 ( V_10 , V_21 ) & V_198 )\r\nF_3 ( V_10 , V_22 ) ;\r\nV_10 -> V_234 = 0 ;\r\nF_118 (SDpnt, info->host) {\r\nint V_40 ;\r\nif ( V_295 -> V_296 )\r\ncontinue;\r\nF_113 ( & V_10 -> V_52 . V_265 , V_295 -> V_97 ) ;\r\nF_113 ( & V_10 -> V_52 . V_185 , V_295 -> V_97 ) ;\r\nif ( V_10 -> V_44 && V_10 -> V_44 -> V_68 -> V_97 == V_295 -> V_97 )\r\nV_10 -> V_44 = NULL ;\r\nif ( V_10 -> V_264 && V_10 -> V_264 -> V_68 -> V_97 == V_295 -> V_97 )\r\nV_10 -> V_264 = NULL ;\r\nV_10 -> V_43 = NULL ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ )\r\nF_98 ( V_295 -> V_97 * 8 + V_40 , V_10 -> V_67 ) ;\r\n}\r\nV_10 -> V_13 . V_47 = V_86 ;\r\nF_23 ( V_10 , V_297 ) ;\r\nF_114 ( & V_10 -> V_285 , V_292 + V_293 ) ;\r\nF_51 ( & V_10 -> V_172 , V_169 ) ;\r\nF_115 ( V_10 -> V_235 , V_10 -> V_234 ) ;\r\nF_116 ( & V_10 -> V_285 ) ;\r\nF_21 ( V_10 , V_7 , L_141 ,\r\nV_10 -> V_234 == 1 ? L_127 : L_139 ) ;\r\nreturn V_10 -> V_234 == 1 ? V_291 : V_290 ;\r\n}\r\nstatic void F_119 ( T_2 * V_10 )\r\n{\r\nunsigned int clock = ( ( V_10 -> V_62 . V_63 - 1 ) / 5 + 1 ) & 7 ;\r\nF_5 ( V_10 , V_298 , clock ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nF_5 ( V_10 , V_28 , V_10 -> V_13 . V_46 [ 1 ] ) ;\r\nF_5 ( V_10 , V_29 , V_10 -> V_13 . V_46 [ 2 ] ) ;\r\nF_5 ( V_10 , V_245 , V_10 -> V_62 . V_64 ) ;\r\nF_5 ( V_10 , V_128 , 0 ) ;\r\nF_5 ( V_10 , V_129 , V_10 -> V_13 . V_48 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\n}\r\nint F_120 ( struct V_104 * V_43 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_43 -> V_68 -> V_42 -> V_283 ;\r\nF_106 ( V_10 -> V_42 -> V_172 ) ;\r\nF_29 ( V_10 ) ;\r\nF_21 ( V_10 , V_7 , L_142 ) ;\r\nF_23 ( V_10 , V_299 ) ;\r\nF_105 ( V_10 -> V_42 -> V_172 ) ;\r\nF_121 ( 50 * 1000 / 100 ) ;\r\nF_106 ( V_10 -> V_42 -> V_172 ) ;\r\nF_23 ( V_10 , V_195 ) ;\r\nF_119 ( V_10 ) ;\r\nF_105 ( V_10 -> V_42 -> V_172 ) ;\r\nreturn V_291 ;\r\n}\r\nstatic int F_122 ( T_2 * V_10 )\r\n{\r\nint V_300 , V_301 ;\r\nF_5 ( V_10 , V_25 , V_299 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_195 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_28 , V_302 ) ;\r\nif ( ( F_3 ( V_10 , V_28 ) & ( ~ 0xe0 ) ) != V_302 )\r\nreturn V_303 ;\r\nF_5 ( V_10 , V_28 , 0 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_29 , 5 ) ;\r\nif ( F_3 ( V_10 , V_29 ) != 5 )\r\nreturn V_304 ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_29 , V_305 ) ;\r\nF_5 ( V_10 , V_29 , 0 ) ;\r\nF_5 ( V_10 , V_25 , V_299 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_165 | V_195 ) ;\r\nF_5 ( V_10 , V_28 , V_306 ) ;\r\nF_5 ( V_10 , V_25 , V_299 ) ;\r\nF_59 ( 50 ) ;\r\nF_5 ( V_10 , V_25 , V_195 ) ;\r\nV_301 = F_3 ( V_10 , V_307 ) ;\r\nV_300 = V_301 >> 3 ;\r\nV_301 &= 7 ;\r\nswitch ( V_300 ) {\r\ncase 0x01 :\r\nif ( V_301 == 4 )\r\nreturn V_308 ;\r\nbreak;\r\ncase 0x02 :\r\nswitch ( V_301 ) {\r\ncase 2 :\r\nreturn V_309 ;\r\ncase 3 :\r\nreturn V_310 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_8 ( L_143 , V_300 , V_301 ) ;\r\nreturn V_311 ;\r\n}\r\nstatic void F_123 ( T_2 * V_10 )\r\n{\r\nint V_40 ;\r\nF_29 ( V_10 ) ;\r\nF_69 ( V_10 ) ;\r\nmemset ( V_10 -> V_67 , 0 , sizeof( V_10 -> V_67 ) ) ;\r\nV_10 -> V_13 . V_49 = 0 ;\r\nV_10 -> V_13 . V_50 = 0 ;\r\nfor ( V_40 = 0 ; V_40 < 8 ; V_40 ++ ) {\r\nV_10 -> V_68 [ V_40 ] . V_224 = 0 ;\r\nV_10 -> V_68 [ V_40 ] . V_223 = 1 ;\r\n}\r\nwhile ( F_124 ( & V_10 -> V_52 . V_185 ) != NULL ) ;\r\nV_10 -> V_43 = NULL ;\r\nV_10 -> V_264 = NULL ;\r\nV_10 -> V_263 = NULL ;\r\nV_10 -> V_44 = NULL ;\r\n}\r\nint F_125 ( struct V_312 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nV_10 -> V_41 = V_82 ;\r\nV_10 -> V_79 = V_82 ;\r\nV_10 -> V_42 = V_42 ;\r\nV_10 -> V_13 . V_46 [ 0 ] = V_42 -> V_181 | V_313 ;\r\nV_10 -> V_13 . V_46 [ 1 ] = V_306 | V_302 ;\r\nV_10 -> V_13 . V_46 [ 2 ] = V_10 -> V_62 . V_127 |\r\nV_305 | V_314 | V_315 | V_316 ;\r\nV_10 -> V_13 . V_48 = F_28 ( V_10 , V_10 -> V_62 . V_65 ) ;\r\nV_10 -> V_269 = - 1 ;\r\nV_10 -> V_234 = - 1 ;\r\nF_126 ( & V_10 -> V_235 ) ;\r\nF_127 ( & V_10 -> V_285 ) ;\r\nV_10 -> V_285 . V_284 = ( unsigned long ) V_10 ;\r\nV_10 -> V_285 . V_317 = F_107 ;\r\nF_128 ( & V_10 -> V_172 ) ;\r\nmemset ( & V_10 -> V_51 , 0 , sizeof( V_10 -> V_51 ) ) ;\r\nF_129 ( & V_10 -> V_13 . V_122 ) ;\r\nif ( ! F_130 ( & V_10 -> V_52 . V_265 ) )\r\nreturn - V_318 ;\r\nif ( ! F_130 ( & V_10 -> V_52 . V_185 ) ) {\r\nF_131 ( & V_10 -> V_52 . V_265 ) ;\r\nreturn - V_318 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_132 ( struct V_312 * V_42 , struct V_68 * V_133 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nint type , V_319 ;\r\nif ( V_10 -> V_62 . V_63 <= 10 || V_10 -> V_62 . V_63 > 40 ) {\r\nF_8 ( V_83 L_144 ,\r\nV_10 -> V_62 . V_63 ) ;\r\nreturn - V_320 ;\r\n}\r\nF_123 ( V_10 ) ;\r\ntype = F_122 ( V_10 ) ;\r\nV_10 -> V_13 . type = V_321 [ type ] ;\r\nF_59 ( 300 ) ;\r\nF_119 ( V_10 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] | V_322 ) ;\r\nF_5 ( V_10 , V_25 , V_297 ) ;\r\nF_105 ( V_10 -> V_42 -> V_172 ) ;\r\nF_121 ( 100 * 1000 / 100 ) ;\r\nF_106 ( V_10 -> V_42 -> V_172 ) ;\r\nF_5 ( V_10 , V_27 , V_10 -> V_13 . V_46 [ 0 ] ) ;\r\nF_3 ( V_10 , V_22 ) ;\r\nF_29 ( V_10 ) ;\r\nV_319 = F_133 ( V_42 , V_133 ) ;\r\nif ( V_319 )\r\nF_5 ( V_10 , V_25 , V_299 ) ;\r\nelse\r\nF_134 ( V_42 ) ;\r\nreturn V_319 ;\r\n}\r\nvoid F_135 ( struct V_312 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nF_29 ( V_10 ) ;\r\nF_136 ( V_42 ) ;\r\nF_5 ( V_10 , V_25 , V_299 ) ;\r\nF_137 ( V_42 ) ;\r\n}\r\nvoid F_138 ( struct V_312 * V_42 )\r\n{\r\nT_2 * V_10 = ( T_2 * ) V_42 -> V_283 ;\r\nF_131 ( & V_10 -> V_52 . V_185 ) ;\r\nF_131 ( & V_10 -> V_52 . V_265 ) ;\r\n}\r\nvoid F_139 ( T_2 * V_10 , struct V_323 * V_324 )\r\n{\r\nF_140 ( V_324 ,\r\nL_47\r\nL_145\r\nL_146\r\nL_147\r\nL_148 ,\r\nV_10 -> V_13 . type , V_10 -> V_13 . V_15 ,\r\nV_10 -> V_13 . V_45 , V_10 -> V_13 . V_73 ) ;\r\n}\r\nvoid F_141 ( T_2 * V_10 , struct V_323 * V_324 )\r\n{\r\nF_140 ( V_324 , L_47\r\nL_149\r\nL_150\r\nL_151\r\nL_152\r\nL_153\r\nL_154\r\nL_155\r\nL_156\r\nL_157\r\nL_158\r\nL_159 ,\r\nV_10 -> V_51 . V_52 , V_10 -> V_51 . V_53 ,\r\nV_10 -> V_51 . V_54 , V_10 -> V_51 . V_55 ,\r\nV_10 -> V_51 . V_56 , V_10 -> V_51 . V_57 ,\r\nV_10 -> V_51 . V_58 , V_10 -> V_51 . V_59 ,\r\nV_10 -> V_51 . V_60 , V_10 -> V_51 . V_61 ) ;\r\n}\r\nvoid F_142 ( T_2 * V_10 , struct V_323 * V_324 )\r\n{\r\nstruct V_132 * V_133 ;\r\nstruct V_294 * V_325 ;\r\nF_143 ( V_324 , L_160 ) ;\r\nF_118 (scd, info->host) {\r\nV_133 = & V_10 -> V_68 [ V_325 -> V_97 ] ;\r\nF_140 ( V_324 , L_161 , V_325 -> V_97 , V_325 -> V_178 ) ;\r\nif ( V_325 -> V_326 )\r\nF_140 ( V_324 , L_162 ,\r\nV_325 -> V_252 ? L_163 : L_164 ,\r\nV_325 -> V_253 ) ;\r\nelse\r\nF_143 ( V_324 , L_165 ) ;\r\nF_140 ( V_324 , L_166 , V_133 -> V_224 ? L_163 : L_164 ) ;\r\nif ( V_133 -> V_71 )\r\nF_140 ( V_324 , L_167 ,\r\nV_133 -> V_71 , V_133 -> V_130 * 4 ) ;\r\nelse\r\nF_143 ( V_324 , L_168 ) ;\r\n}\r\n}
