from yapsy.IPlugin import IPlugin
from uatg.instruction_constants import base_reg_file, arithmetic_instructions
from typing import Dict, List, Union, Any
import random


class uatg_regfiles_r1(IPlugin):

    def __init__(self) -> None:
        super().__init__()
        self.isa = 'RV32I'
        self.isa_bit = 'rv32'
    
        self.xlen = 32

    def execute(self, core_yaml, isa_yaml) -> bool:
        self.isa = isa_yaml['hart0']['ISA']
        if 'RV32' in self.isa:
            self.isa_bit = 'rv32'
            self.xlen = 32
            self.offset_inc = 4
        else:
            self.isa_bit = 'rv64'
            self.xlen = 64
            self.offset_inc = 8
        return True

    def generate_asm(self) -> List[Dict[str, Union[Union[str, list], Any]]]:

        test_dict = []
        reg_file = base_reg_file.copy()
        asm =f"\taddi {reg_file[2]},{reg_file[0]} ,5\n"	#initializing register x2
		asm +=f"\taddi {reg_file[3]},{reg_file[0]} ,7\n"	#initializing register x3
		asm +=f"\tandi {reg_file[31]} ,{reg_file[0]} ,0\n"	#clearing the bits in register x31
		asm += f"\t mul {reg_file[8]} ,{reg_file[3]} ,{reg_file[2]}\n"	#x8<-- 7*5=35
		asm += f"\t lw {reg_file[5]} ,{reg_file[0]} ,1 \n"			#expected address misalign --> jumps to trap handler --> expected pipeline flush
		asm += f"\t sra {reg_file[31]} ,{reg_file[8]} ,{reg_file[2]}\n"	#Signature register should store arithmetic right shifted '35' by 5 bits if the trap wasn't taken.
		#if the misaligned trap is taken,then it'll have the reset  values (expected) 
		asm += f"\t bnez {reg_file[31]}, flag\n"
		asm += f"\tflag:\n\t j flag\n"  
		

        # compile macros for the test
        compile_macros = []

        # return asm_code and sig_code
        test_dict.append({
                'asm_code': asm,
                #'asm_data': '',
                'asm_sig': '',
                'compile_macros': compile_macros,
                #'name_postfix': inst
        })
        return test_dict
        
    def check_log(self, log_file_path, reports_dir) -> bool:
        return False

    def generate_covergroups(self, config_file) -> str:
        sv = ""
        return sv
