{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453775822534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453775822544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:37:02 2016 " "Processing started: Mon Jan 25 18:37:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453775822544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453775822544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453775822544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1453775823034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file inputhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputHandler " "Found entity 1: inputHandler" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limit_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file limit_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 limit_pressure " "Found entity 1: limit_pressure" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 3 3 " "Found 3 design units, including 3 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 interlock " "Found entity 1: interlock" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""} { "Info" "ISGN_ENTITY_NAME" "2 interlock_testBench " "Found entity 2: interlock_testBench" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""} { "Info" "ISGN_ENTITY_NAME" "3 interlock_tester " "Found entity 3: interlock_tester" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file diff_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_pressure " "Found entity 1: diff_pressure" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DFlipFlop.v(23) " "Verilog HDL information at DFlipFlop.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453775831505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453775831535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "DE1_SoC.v" "time_flip" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453775831535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interlock interlock:i_lock " "Elaborating entity \"interlock\" for hierarchy \"interlock:i_lock\"" {  } { { "DE1_SoC.v" "i_lock" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453775831545 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED interlock.v(309) " "Verilog HDL Always Construct warning at interlock.v(309): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] interlock.v(309) " "Inferred latch for \"LED\[0\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] interlock.v(309) " "Inferred latch for \"LED\[1\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] interlock.v(309) " "Inferred latch for \"LED\[2\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] interlock.v(309) " "Inferred latch for \"LED\[3\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] interlock.v(309) " "Inferred latch for \"LED\[4\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] interlock.v(309) " "Inferred latch for \"LED\[5\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] interlock.v(309) " "Inferred latch for \"LED\[6\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] interlock.v(309) " "Inferred latch for \"LED\[7\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831545 "|DE1_SoC|interlock:i_lock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_pressure interlock:i_lock\|diff_pressure:diff0 " "Elaborating entity \"diff_pressure\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\"" {  } { { "interlock.v" "diff0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453775831565 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(13) " "Verilog HDL Always Construct warning at diff_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(17) " "Verilog HDL Always Construct warning at diff_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(18) " "Verilog HDL Always Construct warning at diff_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(23) " "Verilog HDL Always Construct warning at diff_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(24) " "Verilog HDL Always Construct warning at diff_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputHandler interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH " "Elaborating entity \"inputHandler\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\"" {  } { { "diff_pressure.v" "inputH" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453775831565 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(23) " "Verilog HDL Case Statement warning at inputHandler.v(23): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS inputHandler.v(22) " "Verilog HDL Always Construct warning at inputHandler.v(22): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(35) " "Verilog HDL Case Statement warning at inputHandler.v(35): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out inputHandler.v(34) " "Verilog HDL Always Construct warning at inputHandler.v(34): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out inputHandler.v(34) " "Inferred latch for \"out\" at inputHandler.v(34)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] inputHandler.v(22) " "Inferred latch for \"NS\[0\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] inputHandler.v(22) " "Inferred latch for \"NS\[1\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_pressure interlock:i_lock\|limit_pressure:limit0 " "Elaborating entity \"limit_pressure\" for hierarchy \"interlock:i_lock\|limit_pressure:limit0\"" {  } { { "interlock.v" "limit0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453775831565 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(13) " "Verilog HDL Always Construct warning at limit_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(17) " "Verilog HDL Always Construct warning at limit_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(18) " "Verilog HDL Always Construct warning at limit_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(23) " "Verilog HDL Always Construct warning at limit_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(24) " "Verilog HDL Always Construct warning at limit_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453775831565 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[0\] " "Latch interlock:i_lock\|LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[1\] " "Latch interlock:i_lock\|LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[2\] " "Latch interlock:i_lock\|LED\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[3\] " "Latch interlock:i_lock\|LED\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[4\] " "Latch interlock:i_lock\|LED\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453775832145 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453775832145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453775832175 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453775832175 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453775832175 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453775832175 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453775832175 "|DE1_SoC|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453775832175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453775832275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453775832575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453775832605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453775832726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832726 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832785 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832785 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832785 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832785 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453775832785 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453775832785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453775832785 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453775832785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453775832785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453775832785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453775832815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:37:12 2016 " "Processing ended: Mon Jan 25 18:37:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453775832815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453775832815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453775832815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453775832815 ""}
