

================================================================
== Vitis HLS Report for 'ocnn6_final_layer_output_reconstruction_streaming'
================================================================
* Date:           Sat Sep  6 21:19:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10485769|  10805777|  34.918 ms|  35.983 ms|  10485769|  10805777|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+----------+----------+----------+-----------+-----------+-----------+----------+
        |                           |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip   |          |
        |         Loop Name         |    min   |    max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------+----------+----------+----------+-----------+-----------+-----------+----------+
        |- INIT_FULL_OUTPUT         |  10485760|  10485760|         2|          1|          1|   10485760|       yes|
        |- RECONSTRUCT_FROM_STREAM  |         0|    320008|        41|         32|          1|  0 ~ 10000|       yes|
        +---------------------------+----------+----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 32, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 32, D = 41, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 51 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 10 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [ocnn6_net.cpp:600]   --->   Operation 52 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] ( I:1.20ns O:1.20ns )   --->   "%full_cubic_output_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %full_cubic_output"   --->   Operation 53 'read' 'full_cubic_output_1' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %full_cubic_output_1, i32 2, i32 63" [ocnn6_net.cpp:600]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i62 %trunc_ln" [ocnn6_net.cpp:600]   --->   Operation 55 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_output_addr = getelementptr i32 %gmem_output, i64 %sext_ln600" [ocnn6_net.cpp:600]   --->   Operation 56 'getelementptr' 'gmem_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln600 = store i24 0, i24 %i" [ocnn6_net.cpp:600]   --->   Operation 57 'store' 'store_ln600' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %full_cubic_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_pipeline_streams_8, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 10485760, void @empty_10, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 256, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.43ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr, i64 10485760" [ocnn6_net.cpp:600]   --->   Operation 61 'writereq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln600 = br void %for.inc" [ocnn6_net.cpp:600]   --->   Operation 62 'br' 'br_ln600' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = load i24 %i" [ocnn6_net.cpp:600]   --->   Operation 63 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.83ns)   --->   "%icmp_ln600 = icmp_eq  i24 %i_2, i24 10485760" [ocnn6_net.cpp:600]   --->   Operation 64 'icmp' 'icmp_ln600' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.83ns)   --->   "%add_ln600 = add i24 %i_2, i24 1" [ocnn6_net.cpp:600]   --->   Operation 65 'add' 'add_ln600' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln600 = br i1 %icmp_ln600, void %for.inc.split, void %RECONSTRUCT_FROM_STREAM" [ocnn6_net.cpp:600]   --->   Operation 66 'br' 'br_ln600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln600 = store i24 %add_ln600, i24 %i" [ocnn6_net.cpp:600]   --->   Operation 67 'store' 'store_ln600' <Predicate = (!icmp_ln600)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln601 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:601]   --->   Operation 68 'specpipeline' 'specpipeline_ln601' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln600 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10485760, i64 10485760, i64 10485760" [ocnn6_net.cpp:600]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln600 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [ocnn6_net.cpp:600]   --->   Operation 70 'specloopname' 'specloopname_ln600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.43ns)   --->   "%write_ln602 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr, i32 0, i4 15" [ocnn6_net.cpp:602]   --->   Operation 71 'write' 'write_ln602' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln600 = br void %for.inc" [ocnn6_net.cpp:600]   --->   Operation 72 'br' 'br_ln600' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.43>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [ocnn6_net.cpp:609]   --->   Operation 73 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [5/5] (2.43ns)   --->   "%empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [ocnn6_net.cpp:609]   --->   Operation 74 'writeresp' 'empty_298' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln609 = store i14 0, i14 %v" [ocnn6_net.cpp:609]   --->   Operation 75 'store' 'store_ln609' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.43>
ST_6 : Operation 76 [4/5] (2.43ns)   --->   "%empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [ocnn6_net.cpp:609]   --->   Operation 76 'writeresp' 'empty_298' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 2.43>
ST_7 : Operation 77 [3/5] (2.43ns)   --->   "%empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [ocnn6_net.cpp:609]   --->   Operation 77 'writeresp' 'empty_298' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 2.43>
ST_8 : Operation 78 [2/5] (2.43ns)   --->   "%empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [ocnn6_net.cpp:609]   --->   Operation 78 'writeresp' 'empty_298' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 2.43>
ST_9 : Operation 79 [1/5] (2.43ns)   --->   "%empty_298 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [ocnn6_net.cpp:609]   --->   Operation 79 'writeresp' 'empty_298' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln609 = br void %for.body4" [ocnn6_net.cpp:609]   --->   Operation 80 'br' 'br_ln609' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.15>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%v_1 = load i14 %v" [ocnn6_net.cpp:609]   --->   Operation 81 'load' 'v_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.76ns)   --->   "%icmp_ln609 = icmp_eq  i14 %v_1, i14 10000" [ocnn6_net.cpp:609]   --->   Operation 82 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.76ns)   --->   "%v_2 = add i14 %v_1, i14 1" [ocnn6_net.cpp:609]   --->   Operation 83 'add' 'v_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln609 = br i1 %icmp_ln609, void %for.body4.split, void %for.end31" [ocnn6_net.cpp:609]   --->   Operation 84 'br' 'br_ln609' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln610 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:610]   --->   Operation 85 'specpipeline' 'specpipeline_ln610' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln609 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10000, i64 5000" [ocnn6_net.cpp:609]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln609' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln609 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [ocnn6_net.cpp:609]   --->   Operation 87 'specloopname' 'specloopname_ln609' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %layer_pipeline_streams_8, i32 1" [ocnn6_net.cpp:613]   --->   Operation 88 'nbreadreq' 'tmp' <Predicate = (!icmp_ln609)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln613 = br i1 %tmp, void %for.end31, void %PLACE_FEATURES" [ocnn6_net.cpp:613]   --->   Operation 89 'br' 'br_ln613' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln609 = store i14 %v_2, i14 %v" [ocnn6_net.cpp:609]   --->   Operation 90 'store' 'store_ln609' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.38>

State 11 <SV = 9> <Delay = 1.21>
ST_11 : Operation 91 [1/1] ( I:1.21ns O:1.21ns )   --->   "%layer_pipeline_streams_8_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %layer_pipeline_streams_8" [ocnn6_net.cpp:615]   --->   Operation 91 'read' 'layer_pipeline_streams_8_read' <Predicate = (!icmp_ln609 & tmp)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%output_voxel_features = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 1, i32 32" [ocnn6_net.cpp:615]   --->   Operation 92 'partselect' 'output_voxel_features' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%output_voxel_features_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 33, i32 64" [ocnn6_net.cpp:615]   --->   Operation 93 'partselect' 'output_voxel_features_9' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln615_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 65, i32 96" [ocnn6_net.cpp:615]   --->   Operation 94 'partselect' 'trunc_ln615_3' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln615_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 97, i32 128" [ocnn6_net.cpp:615]   --->   Operation 95 'partselect' 'trunc_ln615_4' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln615_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 129, i32 160" [ocnn6_net.cpp:615]   --->   Operation 96 'partselect' 'trunc_ln615_5' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln615_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 161, i32 192" [ocnn6_net.cpp:615]   --->   Operation 97 'partselect' 'trunc_ln615_6' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln615_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 193, i32 224" [ocnn6_net.cpp:615]   --->   Operation 98 'partselect' 'trunc_ln615_7' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln615_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 225, i32 256" [ocnn6_net.cpp:615]   --->   Operation 99 'partselect' 'trunc_ln615_8' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln615_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 257, i32 288" [ocnn6_net.cpp:615]   --->   Operation 100 'partselect' 'trunc_ln615_9' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln615_s = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 289, i32 320" [ocnn6_net.cpp:615]   --->   Operation 101 'partselect' 'trunc_ln615_s' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln615_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 321, i32 352" [ocnn6_net.cpp:615]   --->   Operation 102 'partselect' 'trunc_ln615_1' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln615_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 353, i32 384" [ocnn6_net.cpp:615]   --->   Operation 103 'partselect' 'trunc_ln615_2' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln615_10 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 385, i32 416" [ocnn6_net.cpp:615]   --->   Operation 104 'partselect' 'trunc_ln615_10' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln615_11 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 417, i32 448" [ocnn6_net.cpp:615]   --->   Operation 105 'partselect' 'trunc_ln615_11' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln615_12 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 449, i32 480" [ocnn6_net.cpp:615]   --->   Operation 106 'partselect' 'trunc_ln615_12' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln615_13 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 481, i32 512" [ocnn6_net.cpp:615]   --->   Operation 107 'partselect' 'trunc_ln615_13' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln615_14 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 513, i32 544" [ocnn6_net.cpp:615]   --->   Operation 108 'partselect' 'trunc_ln615_14' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln615_15 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 545, i32 576" [ocnn6_net.cpp:615]   --->   Operation 109 'partselect' 'trunc_ln615_15' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln615_16 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 577, i32 608" [ocnn6_net.cpp:615]   --->   Operation 110 'partselect' 'trunc_ln615_16' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln615_17 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 609, i32 640" [ocnn6_net.cpp:615]   --->   Operation 111 'partselect' 'trunc_ln615_17' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln615_18 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 641, i32 672" [ocnn6_net.cpp:615]   --->   Operation 112 'partselect' 'trunc_ln615_18' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln615_19 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 673, i32 704" [ocnn6_net.cpp:615]   --->   Operation 113 'partselect' 'trunc_ln615_19' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln615_20 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 705, i32 736" [ocnn6_net.cpp:615]   --->   Operation 114 'partselect' 'trunc_ln615_20' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln615_21 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 737, i32 768" [ocnn6_net.cpp:615]   --->   Operation 115 'partselect' 'trunc_ln615_21' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln615_22 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 769, i32 800" [ocnn6_net.cpp:615]   --->   Operation 116 'partselect' 'trunc_ln615_22' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln615_23 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 801, i32 832" [ocnn6_net.cpp:615]   --->   Operation 117 'partselect' 'trunc_ln615_23' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln615_24 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 833, i32 864" [ocnn6_net.cpp:615]   --->   Operation 118 'partselect' 'trunc_ln615_24' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln615_25 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 865, i32 896" [ocnn6_net.cpp:615]   --->   Operation 119 'partselect' 'trunc_ln615_25' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln615_26 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 897, i32 928" [ocnn6_net.cpp:615]   --->   Operation 120 'partselect' 'trunc_ln615_26' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln615_27 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 929, i32 960" [ocnn6_net.cpp:615]   --->   Operation 121 'partselect' 'trunc_ln615_27' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln615_28 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 961, i32 992" [ocnn6_net.cpp:615]   --->   Operation 122 'partselect' 'trunc_ln615_28' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln615_29 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 993, i32 1024" [ocnn6_net.cpp:615]   --->   Operation 123 'partselect' 'trunc_ln615_29' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i18 @_ssdm_op_PartSelect.i18.i1085.i32.i32, i1085 %layer_pipeline_streams_8_read, i32 1025, i32 1042" [ocnn6_net.cpp:615]   --->   Operation 124 'partselect' 'tmp_644' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.97>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_645 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp_644, i5 0" [ocnn6_net.cpp:615]   --->   Operation 125 'bitconcatenate' 'tmp_645' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl = zext i23 %tmp_645" [ocnn6_net.cpp:615]   --->   Operation 126 'zext' 'p_shl' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_646 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp_644, i3 0" [ocnn6_net.cpp:615]   --->   Operation 127 'bitconcatenate' 'tmp_646' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl6 = zext i21 %tmp_646" [ocnn6_net.cpp:615]   --->   Operation 128 'zext' 'p_shl6' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.82ns)   --->   "%full_cubic_addr = add i24 %p_shl, i24 %p_shl6" [ocnn6_net.cpp:615]   --->   Operation 129 'add' 'full_cubic_addr' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %full_cubic_addr, i2 0" [ocnn6_net.cpp:628]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i26 %shl_ln" [ocnn6_net.cpp:628]   --->   Operation 131 'zext' 'zext_ln628' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.14ns)   --->   "%add_ln628 = add i64 %full_cubic_output_1, i64 %zext_ln628" [ocnn6_net.cpp:628]   --->   Operation 132 'add' 'add_ln628' <Predicate = (!icmp_ln609 & tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln628, i32 2, i32 63" [ocnn6_net.cpp:626]   --->   Operation 133 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln626 = sext i62 %trunc_ln1" [ocnn6_net.cpp:626]   --->   Operation 134 'sext' 'sext_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%gmem_output_addr_1 = getelementptr i32 %gmem_output, i64 %sext_ln626" [ocnn6_net.cpp:626]   --->   Operation 135 'getelementptr' 'gmem_output_addr_1' <Predicate = (!icmp_ln609 & tmp)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.43>
ST_13 : Operation 136 [1/1] (2.43ns)   --->   "%empty_299 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr_1, i64 32" [ocnn6_net.cpp:626]   --->   Operation 136 'writereq' 'empty_299' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 2.43>
ST_14 : Operation 137 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %output_voxel_features, i4 15" [ocnn6_net.cpp:626]   --->   Operation 137 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 2.43>
ST_15 : Operation 138 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %output_voxel_features_9, i4 15" [ocnn6_net.cpp:626]   --->   Operation 138 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 2.43>
ST_16 : Operation 139 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_3, i4 15" [ocnn6_net.cpp:626]   --->   Operation 139 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 2.43>
ST_17 : Operation 140 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_4, i4 15" [ocnn6_net.cpp:626]   --->   Operation 140 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 2.43>
ST_18 : Operation 141 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_5, i4 15" [ocnn6_net.cpp:626]   --->   Operation 141 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 2.43>
ST_19 : Operation 142 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_6, i4 15" [ocnn6_net.cpp:626]   --->   Operation 142 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 2.43>
ST_20 : Operation 143 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_7, i4 15" [ocnn6_net.cpp:626]   --->   Operation 143 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 2.43>
ST_21 : Operation 144 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_8, i4 15" [ocnn6_net.cpp:626]   --->   Operation 144 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 2.43>
ST_22 : Operation 145 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_9, i4 15" [ocnn6_net.cpp:626]   --->   Operation 145 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 2.43>
ST_23 : Operation 146 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_s, i4 15" [ocnn6_net.cpp:626]   --->   Operation 146 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 2.43>
ST_24 : Operation 147 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_1, i4 15" [ocnn6_net.cpp:626]   --->   Operation 147 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 2.43>
ST_25 : Operation 148 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_2, i4 15" [ocnn6_net.cpp:626]   --->   Operation 148 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 2.43>
ST_26 : Operation 149 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_10, i4 15" [ocnn6_net.cpp:626]   --->   Operation 149 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 2.43>
ST_27 : Operation 150 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_11, i4 15" [ocnn6_net.cpp:626]   --->   Operation 150 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 2.43>
ST_28 : Operation 151 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_12, i4 15" [ocnn6_net.cpp:626]   --->   Operation 151 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 2.43>
ST_29 : Operation 152 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_13, i4 15" [ocnn6_net.cpp:626]   --->   Operation 152 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 2.43>
ST_30 : Operation 153 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_14, i4 15" [ocnn6_net.cpp:626]   --->   Operation 153 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 2.43>
ST_31 : Operation 154 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_15, i4 15" [ocnn6_net.cpp:626]   --->   Operation 154 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 30> <Delay = 2.43>
ST_32 : Operation 155 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_16, i4 15" [ocnn6_net.cpp:626]   --->   Operation 155 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 31> <Delay = 2.43>
ST_33 : Operation 156 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_17, i4 15" [ocnn6_net.cpp:626]   --->   Operation 156 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 32> <Delay = 2.43>
ST_34 : Operation 157 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_18, i4 15" [ocnn6_net.cpp:626]   --->   Operation 157 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 33> <Delay = 2.43>
ST_35 : Operation 158 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_19, i4 15" [ocnn6_net.cpp:626]   --->   Operation 158 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 34> <Delay = 2.43>
ST_36 : Operation 159 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_20, i4 15" [ocnn6_net.cpp:626]   --->   Operation 159 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 35> <Delay = 2.43>
ST_37 : Operation 160 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_21, i4 15" [ocnn6_net.cpp:626]   --->   Operation 160 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 36> <Delay = 2.43>
ST_38 : Operation 161 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_22, i4 15" [ocnn6_net.cpp:626]   --->   Operation 161 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 37> <Delay = 2.43>
ST_39 : Operation 162 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_23, i4 15" [ocnn6_net.cpp:626]   --->   Operation 162 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 38> <Delay = 2.43>
ST_40 : Operation 163 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_24, i4 15" [ocnn6_net.cpp:626]   --->   Operation 163 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 39> <Delay = 2.43>
ST_41 : Operation 164 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_25, i4 15" [ocnn6_net.cpp:626]   --->   Operation 164 'write' 'write_ln626' <Predicate = (!icmp_ln609 & tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 40> <Delay = 2.43>
ST_42 : Operation 165 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_26, i4 15" [ocnn6_net.cpp:626]   --->   Operation 165 'write' 'write_ln626' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 41> <Delay = 2.43>
ST_43 : Operation 166 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_27, i4 15" [ocnn6_net.cpp:626]   --->   Operation 166 'write' 'write_ln626' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 42> <Delay = 2.43>
ST_44 : Operation 167 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_28, i4 15" [ocnn6_net.cpp:626]   --->   Operation 167 'write' 'write_ln626' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 43> <Delay = 2.43>
ST_45 : Operation 168 [1/1] (2.43ns)   --->   "%write_ln626 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %trunc_ln615_29, i4 15" [ocnn6_net.cpp:626]   --->   Operation 168 'write' 'write_ln626' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 44> <Delay = 2.43>
ST_46 : Operation 169 [5/5] (2.43ns)   --->   "%empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [ocnn6_net.cpp:626]   --->   Operation 169 'writeresp' 'empty_300' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 45> <Delay = 2.43>
ST_47 : Operation 170 [4/5] (2.43ns)   --->   "%empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [ocnn6_net.cpp:626]   --->   Operation 170 'writeresp' 'empty_300' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 46> <Delay = 2.43>
ST_48 : Operation 171 [3/5] (2.43ns)   --->   "%empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [ocnn6_net.cpp:626]   --->   Operation 171 'writeresp' 'empty_300' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 47> <Delay = 2.43>
ST_49 : Operation 172 [2/5] (2.43ns)   --->   "%empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [ocnn6_net.cpp:626]   --->   Operation 172 'writeresp' 'empty_300' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 48> <Delay = 2.43>
ST_50 : Operation 173 [1/5] (2.43ns)   --->   "%empty_300 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [ocnn6_net.cpp:626]   --->   Operation 173 'writeresp' 'empty_300' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln609 = br void %for.body4" [ocnn6_net.cpp:609]   --->   Operation 174 'br' 'br_ln609' <Predicate = true> <Delay = 0.00>

State 51 <SV = 9> <Delay = 0.00>
ST_51 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln635 = ret" [ocnn6_net.cpp:635]   --->   Operation 175 'ret' 'ret_ln635' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.207ns
The critical path consists of the following:
	fifo read operation ('full_cubic_output') on port 'full_cubic_output' [6]  (1.207 ns)

 <State 2>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', ocnn6_net.cpp:600) on port 'gmem_output' (ocnn6_net.cpp:600) [12]  (2.431 ns)

 <State 3>: 1.220ns
The critical path consists of the following:
	'load' operation 24 bit ('i', ocnn6_net.cpp:600) on local variable 'i', ocnn6_net.cpp:600 [16]  (0.000 ns)
	'add' operation 24 bit ('add_ln600', ocnn6_net.cpp:600) [18]  (0.833 ns)
	'store' operation 0 bit ('store_ln600', ocnn6_net.cpp:600) of variable 'add_ln600', ocnn6_net.cpp:600 on local variable 'i', ocnn6_net.cpp:600 [25]  (0.387 ns)

 <State 4>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln602', ocnn6_net.cpp:602) on port 'gmem_output' (ocnn6_net.cpp:602) [24]  (2.431 ns)

 <State 5>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_298', ocnn6_net.cpp:609) on port 'gmem_output' (ocnn6_net.cpp:609) [29]  (2.431 ns)

 <State 6>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_298', ocnn6_net.cpp:609) on port 'gmem_output' (ocnn6_net.cpp:609) [29]  (2.431 ns)

 <State 7>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_298', ocnn6_net.cpp:609) on port 'gmem_output' (ocnn6_net.cpp:609) [29]  (2.431 ns)

 <State 8>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_298', ocnn6_net.cpp:609) on port 'gmem_output' (ocnn6_net.cpp:609) [29]  (2.431 ns)

 <State 9>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_298', ocnn6_net.cpp:609) on port 'gmem_output' (ocnn6_net.cpp:609) [29]  (2.431 ns)

 <State 10>: 1.152ns
The critical path consists of the following:
	'load' operation 14 bit ('v', ocnn6_net.cpp:609) on local variable 'v', ocnn6_net.cpp:609 [33]  (0.000 ns)
	'add' operation 14 bit ('v', ocnn6_net.cpp:609) [35]  (0.765 ns)
	'store' operation 0 bit ('store_ln609', ocnn6_net.cpp:609) of variable 'v', ocnn6_net.cpp:609 on local variable 'v', ocnn6_net.cpp:609 [123]  (0.387 ns)

 <State 11>: 1.215ns
The critical path consists of the following:
	fifo read operation ('layer_pipeline_streams_8_read', ocnn6_net.cpp:615) on port 'layer_pipeline_streams_8' (ocnn6_net.cpp:615) [44]  (1.215 ns)

 <State 12>: 1.974ns
The critical path consists of the following:
	'add' operation 24 bit ('full_cubic_addr', ocnn6_net.cpp:615) [82]  (0.827 ns)
	'add' operation 64 bit ('add_ln628', ocnn6_net.cpp:628) [85]  (1.147 ns)

 <State 13>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_299', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [89]  (2.431 ns)

 <State 14>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [90]  (2.431 ns)

 <State 15>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [91]  (2.431 ns)

 <State 16>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [92]  (2.431 ns)

 <State 17>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [93]  (2.431 ns)

 <State 18>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [94]  (2.431 ns)

 <State 19>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [95]  (2.431 ns)

 <State 20>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [96]  (2.431 ns)

 <State 21>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [97]  (2.431 ns)

 <State 22>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [98]  (2.431 ns)

 <State 23>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [99]  (2.431 ns)

 <State 24>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [100]  (2.431 ns)

 <State 25>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [101]  (2.431 ns)

 <State 26>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [102]  (2.431 ns)

 <State 27>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [103]  (2.431 ns)

 <State 28>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [104]  (2.431 ns)

 <State 29>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [105]  (2.431 ns)

 <State 30>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [106]  (2.431 ns)

 <State 31>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [107]  (2.431 ns)

 <State 32>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [108]  (2.431 ns)

 <State 33>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [109]  (2.431 ns)

 <State 34>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [110]  (2.431 ns)

 <State 35>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [111]  (2.431 ns)

 <State 36>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [112]  (2.431 ns)

 <State 37>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [113]  (2.431 ns)

 <State 38>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [114]  (2.431 ns)

 <State 39>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [115]  (2.431 ns)

 <State 40>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [116]  (2.431 ns)

 <State 41>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [117]  (2.431 ns)

 <State 42>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [118]  (2.431 ns)

 <State 43>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [119]  (2.431 ns)

 <State 44>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [120]  (2.431 ns)

 <State 45>: 2.431ns
The critical path consists of the following:
	bus write operation ('write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [121]  (2.431 ns)

 <State 46>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_300', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [122]  (2.431 ns)

 <State 47>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_300', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [122]  (2.431 ns)

 <State 48>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_300', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [122]  (2.431 ns)

 <State 49>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_300', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [122]  (2.431 ns)

 <State 50>: 2.431ns
The critical path consists of the following:
	bus response operation ('empty_300', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) [122]  (2.431 ns)

 <State 51>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
