module rsa (clk,a,b,c)
input clk;
input [4:0] a,b;
output [7:0] c;
reg [7:0] c;

always @ (posedge clk)begin
	c=a*b;	
end
endmodule
