0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Adder+Subtractor/ASU_4bit.sim/sim_1/impl/timing/xsim/TB_ASU_4bit_time_impl.v,1686183041,verilog,,,,ASU_4bit;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Adder+Subtractor/ASU_4bit.srcs/sim_1/new/TB_ASU_4bit.vhd,1686126372,vhdl,,,,tb_asu_4bit,,,,,,,,
