--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4725 paths analyzed, 623 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.891ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_29 (SLICE_X68Y81.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.XQ      Tcko                  0.592   SCCB/scaler<4>
                                                       SCCB/scaler_4
    SLICE_X66Y83.G1      net (fanout=4)        1.277   SCCB/scaler<4>
    SLICE_X66Y83.Y       Tilo                  0.759   SCCB/scaler<6>
                                                       SCCB/busy_sr_not0003111_SW0
    SLICE_X67Y76.G2      net (fanout=1)        0.575   N175
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X68Y81.CE      net (fanout=49)       2.662   SCCB/busy_sr_not0003
    SLICE_X68Y81.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (3.314ns logic, 4.537ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y86.YQ      Tcko                  0.587   SCCB/busy_sr<30>
                                                       SCCB/busy_sr_31
    SLICE_X67Y77.F3      net (fanout=67)       1.593   SCCB/busy_sr<31>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X68Y81.CE      net (fanout=49)       2.662   SCCB/busy_sr_not0003
    SLICE_X68Y81.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (3.254ns logic, 4.473ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.XQ      Tcko                  0.591   SCCB/scaler<2>
                                                       SCCB/scaler_2
    SLICE_X67Y77.F2      net (fanout=4)        1.504   SCCB/scaler<2>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X68Y81.CE      net (fanout=49)       2.662   SCCB/busy_sr_not0003
    SLICE_X68Y81.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (3.258ns logic, 4.384ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_31 (SLICE_X64Y83.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.020 - 0.032)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.XQ      Tcko                  0.592   SCCB/scaler<4>
                                                       SCCB/scaler_4
    SLICE_X66Y83.G1      net (fanout=4)        1.277   SCCB/scaler<4>
    SLICE_X66Y83.Y       Tilo                  0.759   SCCB/scaler<6>
                                                       SCCB/busy_sr_not0003111_SW0
    SLICE_X67Y76.G2      net (fanout=1)        0.575   N175
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y83.CE      net (fanout=49)       2.125   SCCB/busy_sr_not0003
    SLICE_X64Y83.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (3.314ns logic, 4.000ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.011 - 0.016)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y86.YQ      Tcko                  0.587   SCCB/busy_sr<30>
                                                       SCCB/busy_sr_31
    SLICE_X67Y77.F3      net (fanout=67)       1.593   SCCB/busy_sr<31>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y83.CE      net (fanout=49)       2.125   SCCB/busy_sr_not0003
    SLICE_X64Y83.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (3.254ns logic, 3.936ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.105ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.020 - 0.025)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.XQ      Tcko                  0.591   SCCB/scaler<2>
                                                       SCCB/scaler_2
    SLICE_X67Y77.F2      net (fanout=4)        1.504   SCCB/scaler<2>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y83.CE      net (fanout=49)       2.125   SCCB/busy_sr_not0003
    SLICE_X64Y83.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (3.258ns logic, 3.847ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_28 (SLICE_X64Y87.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/busy_sr_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.025 - 0.032)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/busy_sr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.XQ      Tcko                  0.592   SCCB/scaler<4>
                                                       SCCB/scaler_4
    SLICE_X66Y83.G1      net (fanout=4)        1.277   SCCB/scaler<4>
    SLICE_X66Y83.Y       Tilo                  0.759   SCCB/scaler<6>
                                                       SCCB/busy_sr_not0003111_SW0
    SLICE_X67Y76.G2      net (fanout=1)        0.575   N175
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y87.CE      net (fanout=49)       2.126   SCCB/busy_sr_not0003
    SLICE_X64Y87.CLK     Tceck                 0.555   SCCB/busy_sr<28>
                                                       SCCB/busy_sr_28
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (3.314ns logic, 4.001ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y86.YQ      Tcko                  0.587   SCCB/busy_sr<30>
                                                       SCCB/busy_sr_31
    SLICE_X67Y77.F3      net (fanout=67)       1.593   SCCB/busy_sr<31>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y87.CE      net (fanout=49)       2.126   SCCB/busy_sr_not0003
    SLICE_X64Y87.CLK     Tceck                 0.555   SCCB/busy_sr<28>
                                                       SCCB/busy_sr_28
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (3.254ns logic, 3.937ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_2 (FF)
  Destination:          SCCB/busy_sr_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_2 to SCCB/busy_sr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.XQ      Tcko                  0.591   SCCB/scaler<2>
                                                       SCCB/scaler_2
    SLICE_X67Y77.F2      net (fanout=4)        1.504   SCCB/scaler<2>
    SLICE_X67Y77.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X67Y76.G1      net (fanout=1)        0.195   SCCB/busy_sr_not0003136
    SLICE_X67Y76.Y       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X67Y76.F3      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X67Y76.X       Tilo                  0.704   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y87.CE      net (fanout=49)       2.126   SCCB/busy_sr_not0003
    SLICE_X64Y87.CLK     Tceck                 0.555   SCCB/busy_sr<28>
                                                       SCCB/busy_sr_28
    -------------------------------------------------  ---------------------------
    Total                                      7.106ns (3.258ns logic, 3.848ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd10 (SLICE_X67Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd11 (FF)
  Destination:          state_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.025 - 0.014)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd11 to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y73.XQ      Tcko                  0.474   state_FSM_FFd11
                                                       state_FSM_FFd11
    SLICE_X67Y72.BY      net (fanout=5)        0.450   state_FSM_FFd11
    SLICE_X67Y72.CLK     Tckdi       (-Th)    -0.135   state_FSM_FFd10
                                                       state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.609ns logic, 0.450ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_7 (SLICE_X69Y84.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_6 (FF)
  Destination:          SCCB/busy_sr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_6 to SCCB/busy_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.YQ      Tcko                  0.470   SCCB/busy_sr<6>
                                                       SCCB/busy_sr_6
    SLICE_X69Y84.G4      net (fanout=1)        0.282   SCCB/busy_sr<6>
    SLICE_X69Y84.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<7>
                                                       SCCB/busy_sr_mux0000<24>1
                                                       SCCB/busy_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.986ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_28 (SLICE_X69Y79.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_27 (FF)
  Destination:          SCCB/data_sr_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_27 to SCCB/data_sr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y77.YQ      Tcko                  0.470   SCCB/data_sr<27>
                                                       SCCB/data_sr_27
    SLICE_X69Y79.G4      net (fanout=1)        0.282   SCCB/data_sr<27>
    SLICE_X69Y79.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<28>
                                                       SCCB/data_sr_mux0000<28>1
                                                       SCCB/data_sr_28
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.986ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2411 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.408ns.
--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_1 (U5.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.XQ      Tcko                  0.592   inst_imagegen/d3<1>
                                                       inst_imagegen/d3_1
    SLICE_X20Y82.F2      net (fanout=1)        0.429   inst_imagegen/d3<1>
    SLICE_X20Y82.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X28Y53.F2      net (fanout=1)        1.568   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X28Y53.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.873   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (2.794ns logic, 4.870ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.XQ      Tcko                  0.592   inst_imagegen/d2<1>
                                                       inst_imagegen/d2_1
    SLICE_X20Y82.F4      net (fanout=1)        0.364   inst_imagegen/d2<1>
    SLICE_X20Y82.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X28Y53.F2      net (fanout=1)        1.568   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X28Y53.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.873   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (2.794ns logic, 4.805ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d1_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d1_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y46.XQ      Tcko                  0.592   inst_imagegen/d1<1>
                                                       inst_imagegen/d1_1
    SLICE_X28Y53.G4      net (fanout=1)        1.775   inst_imagegen/d1<1>
    SLICE_X28Y53.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X28Y53.F3      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X28Y53.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.873   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (2.794ns logic, 4.671ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_7 (R9.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.YQ      Tcko                  0.587   inst_imagegen/d3<7>
                                                       inst_imagegen/d3_7
    SLICE_X21Y83.F2      net (fanout=1)        0.458   inst_imagegen/d3<7>
    SLICE_X21Y83.X       Tilo                  0.704   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X35Y52.F3      net (fanout=1)        1.644   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X35Y52.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        2.254   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (2.679ns logic, 4.356ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y85.YQ      Tcko                  0.652   inst_imagegen/d2<7>
                                                       inst_imagegen/d2_7
    SLICE_X21Y83.F3      net (fanout=1)        0.348   inst_imagegen/d2<7>
    SLICE_X21Y83.X       Tilo                  0.704   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X35Y52.F3      net (fanout=1)        1.644   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X35Y52.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        2.254   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (2.744ns logic, 4.246ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d1_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.643ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d1_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y52.YQ      Tcko                  0.587   inst_imagegen/d1<7>
                                                       inst_imagegen/d1_7
    SLICE_X35Y52.G4      net (fanout=1)        1.367   inst_imagegen/d1<7>
    SLICE_X35Y52.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X35Y52.F4      net (fanout=1)        0.343   inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X35Y52.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        2.254   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.643ns (2.679ns logic, 3.964ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/d2_4 (SLICE_X20Y84.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          inst_imagegen/d2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.146 - 0.273)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 falling at 20.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B to inst_imagegen/d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB0    Tbcko                 2.812   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X20Y84.G4      net (fanout=1)        2.599   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb
    SLICE_X20Y84.CLK     Tgck                  0.892   inst_imagegen/d2<4>
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
                                                       inst_imagegen/d2_4
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (3.704ns logic, 2.599ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y4.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.107 - 0.070)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y41.YQ      Tcko                  0.470   inst_addrgen1/addr<9>
                                                       inst_addrgen1/addr_9
    RAMB16_X1Y4.ADDRB9   net (fanout=6)        0.821   inst_addrgen1/addr<9>
    RAMB16_X1Y4.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.339ns logic, 0.821ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y4.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.107 - 0.077)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y37.YQ      Tcko                  0.522   inst_addrgen1/addr<3>
                                                       inst_addrgen1/addr_4
    RAMB16_X1Y4.ADDRB4   net (fanout=6)        0.775   inst_addrgen1/addr<4>
    RAMB16_X1Y4.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.391ns logic, 0.775ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAMB16_X0Y9.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen4/addr_9 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.123 - 0.068)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen4/addr_9 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y75.YQ      Tcko                  0.470   inst_addrgen4/addr<7>
                                                       inst_addrgen4/addr_9
    RAMB16_X0Y9.ADDRB11  net (fanout=6)        1.013   inst_addrgen4/addr<9>
    RAMB16_X0Y9.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.339ns logic, 1.013ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<4>/SR
  Logical resource: inst_imagegen/RGB_out_4/SR
  Location pin: N8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.089ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_14_BRB2 (SLICE_X78Y45.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_14_BRB2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.090 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.F3      net (fanout=13)       1.669   inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y45.CE      net (fanout=12)       1.511   inst_ov7670capt1/address_not0001
    SLICE_X78Y45.CLK     Tceck                 0.555   inst_ov7670capt1/address_14_BRB2
                                                       inst_ov7670capt1/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.767ns logic, 3.180ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_14_BRB2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.090 - 0.097)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y38.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y38.F4      net (fanout=5)        0.468   inst_ov7670capt1/we_reg
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y45.CE      net (fanout=12)       1.511   inst_ov7670capt1/address_not0001
    SLICE_X78Y45.CLK     Tceck                 0.555   inst_ov7670capt1/address_14_BRB2
                                                       inst_ov7670capt1/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.846ns logic, 1.979ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X78Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.093 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.F3      net (fanout=13)       1.669   inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y40.CE      net (fanout=12)       1.404   inst_ov7670capt1/address_not0001
    SLICE_X78Y40.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.767ns logic, 3.073ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y38.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y38.F4      net (fanout=5)        0.468   inst_ov7670capt1/we_reg
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y40.CE      net (fanout=12)       1.404   inst_ov7670capt1/address_not0001
    SLICE_X78Y40.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.846ns logic, 1.872ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X78Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.093 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.F3      net (fanout=13)       1.669   inst_ov7670capt1/latched_vsync
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y40.CE      net (fanout=12)       1.404   inst_ov7670capt1/address_not0001
    SLICE_X78Y40.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.767ns logic, 3.073ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y38.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y38.F4      net (fanout=5)        0.468   inst_ov7670capt1/we_reg
    SLICE_X77Y38.X       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X78Y40.CE      net (fanout=12)       1.404   inst_ov7670capt1/address_not0001
    SLICE_X78Y40.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.846ns logic, 1.872ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y4.DIA0     net (fanout=2)        0.268   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.344ns logic, 0.268ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.106 - 0.093)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y40.YQ      Tcko                  0.522   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_7
    RAMB16_X1Y4.ADDRA7   net (fanout=6)        0.606   inst_ov7670capt1/address<7>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.391ns logic, 0.606ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_2 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.106 - 0.097)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_2 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y38.YQ      Tcko                  0.522   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_2
    RAMB16_X1Y4.ADDRA2   net (fanout=6)        0.634   inst_ov7670capt1/address<2>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.391ns logic, 0.634ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB1/SR
  Logical resource: inst_ov7670capt1/address_11_BRB1/SR
  Location pin: SLICE_X79Y43.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB1/SR
  Logical resource: inst_ov7670capt1/address_11_BRB1/SR
  Location pin: SLICE_X79Y43.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_12_BRB1/SR
  Logical resource: inst_ov7670capt1/address_12_BRB1/SR
  Location pin: SLICE_X79Y44.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.131ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_12_BRB1 (SLICE_X21Y102.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_12_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.048 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_12_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.F3      net (fanout=13)       1.955   inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y102.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y102.CLK    Tceck                 0.555   inst_ov7670capt2/address_12_BRB1
                                                       inst_ov7670capt2/address_12_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.822ns logic, 2.633ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_12_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.009 - 0.019)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_12_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X20Y93.F4      net (fanout=5)        0.351   inst_ov7670capt2/we_reg
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y102.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y102.CLK    Tceck                 0.555   inst_ov7670capt2/address_12_BRB1
                                                       inst_ov7670capt2/address_12_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.901ns logic, 1.029ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_13_BRB1 (SLICE_X21Y102.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_13_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.048 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_13_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.F3      net (fanout=13)       1.955   inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y102.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y102.CLK    Tceck                 0.555   inst_ov7670capt2/address_12_BRB1
                                                       inst_ov7670capt2/address_13_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.822ns logic, 2.633ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_13_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.009 - 0.019)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_13_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X20Y93.F4      net (fanout=5)        0.351   inst_ov7670capt2/we_reg
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y102.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y102.CLK    Tceck                 0.555   inst_ov7670capt2/address_12_BRB1
                                                       inst_ov7670capt2/address_13_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.901ns logic, 1.029ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_14_BRB1 (SLICE_X21Y103.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_14_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.048 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.F3      net (fanout=13)       1.955   inst_ov7670capt2/latched_vsync
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y103.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y103.CLK    Tceck                 0.555   inst_ov7670capt2/address_14_BRB1
                                                       inst_ov7670capt2/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.822ns logic, 2.633ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_14_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.009 - 0.019)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.YQ      Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X20Y93.F4      net (fanout=5)        0.351   inst_ov7670capt2/we_reg
    SLICE_X20Y93.X       Tilo                  0.759   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X21Y103.CE     net (fanout=12)       0.678   inst_ov7670capt2/address_not0001
    SLICE_X21Y103.CLK    Tceck                 0.555   inst_ov7670capt2/address_14_BRB1
                                                       inst_ov7670capt2/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.901ns logic, 1.029ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_14_BRB3 (SLICE_X21Y94.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/address_0 (FF)
  Destination:          inst_ov7670capt2/address_14_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/address_0 to inst_ov7670capt2/address_14_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y97.XQ      Tcko                  0.474   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_0
    SLICE_X21Y94.F3      net (fanout=6)        0.290   inst_ov7670capt2/address<0>
    SLICE_X21Y94.CLK     Tckf        (-Th)    -0.516   inst_ov7670capt2/address_14_BRB3
                                                       inst_ov7670capt2/address_mux0001<0>181_SW0
                                                       inst_ov7670capt2/address_14_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.990ns logic, 0.290ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/d_latch_8 (SLICE_X21Y93.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/d_latch_0 (FF)
  Destination:          inst_ov7670capt2/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.195 - 0.170)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/d_latch_0 to inst_ov7670capt2/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.YQ      Tcko                  0.470   inst_ov7670capt2/d_latch<0>
                                                       inst_ov7670capt2/d_latch_0
    SLICE_X21Y93.BY      net (fanout=3)        0.876   inst_ov7670capt2/d_latch<0>
    SLICE_X21Y93.CLK     Tckdi       (-Th)    -0.135   inst_ov7670capt2/d_latch<8>
                                                       inst_ov7670capt2/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.605ns logic, 0.876ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_14_BRB0 (SLICE_X20Y94.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/address_1 (FF)
  Destination:          inst_ov7670capt2/address_14_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/address_1 to inst_ov7670capt2/address_14_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y97.YQ      Tcko                  0.522   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_1
    SLICE_X20Y94.F1      net (fanout=6)        0.427   inst_ov7670capt2/address<1>
    SLICE_X20Y94.CLK     Tckf        (-Th)    -0.560   inst_ov7670capt2/address_14_BRB0
                                                       inst_ov7670capt2/address_mux0001<0>151
                                                       inst_ov7670capt2/address_14_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (1.082ns logic, 0.427ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB1/SR
  Logical resource: inst_ov7670capt2/address_11_BRB1/SR
  Location pin: SLICE_X21Y101.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB1/SR
  Logical resource: inst_ov7670capt2/address_11_BRB1/SR
  Location pin: SLICE_X21Y101.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_12_BRB1/SR
  Logical resource: inst_ov7670capt2/address_12_BRB1/SR
  Location pin: SLICE_X21Y102.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.241ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_12_BRB1 (SLICE_X17Y104.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_12_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_12_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.G3     net (fanout=13)       1.563   inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y104.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y104.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB1
                                                       inst_ov7670capt3/address_12_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (1.767ns logic, 3.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_12_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_12_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y105.YQ     Tcko                  0.652   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X15Y103.G4     net (fanout=5)        0.495   inst_ov7670capt3/we_reg
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y104.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y104.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB1
                                                       inst_ov7670capt3/address_12_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.911ns logic, 2.236ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_13_BRB1 (SLICE_X17Y104.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_13_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_13_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.G3     net (fanout=13)       1.563   inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y104.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y104.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB1
                                                       inst_ov7670capt3/address_13_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (1.767ns logic, 3.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_13_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_13_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y105.YQ     Tcko                  0.652   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X15Y103.G4     net (fanout=5)        0.495   inst_ov7670capt3/we_reg
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y104.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y104.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB1
                                                       inst_ov7670capt3/address_13_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.911ns logic, 2.236ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_14_BRB1 (SLICE_X17Y105.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_14_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.G3     net (fanout=13)       1.563   inst_ov7670capt3/latched_vsync
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y105.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y105.CLK    Tceck                 0.555   inst_ov7670capt3/address_14_BRB1
                                                       inst_ov7670capt3/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (1.767ns logic, 3.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_14_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y105.YQ     Tcko                  0.652   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X15Y103.G4     net (fanout=5)        0.495   inst_ov7670capt3/we_reg
    SLICE_X15Y103.Y      Tilo                  0.704   inst_ov7670capt3/address<10>
                                                       inst_ov7670capt3/address_not00011
    SLICE_X17Y105.CE     net (fanout=13)       1.741   inst_ov7670capt3/address_not0001
    SLICE_X17Y105.CLK    Tceck                 0.555   inst_ov7670capt3/address_14_BRB1
                                                       inst_ov7670capt3/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.911ns logic, 2.236ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y13.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/d_latch_4 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.123 - 0.011)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/d_latch_4 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y108.YQ     Tcko                  0.522   inst_ov7670capt3/d_latch<4>
                                                       inst_ov7670capt3/d_latch_4
    RAMB16_X0Y13.DIA0    net (fanout=2)        0.817   inst_ov7670capt3/d_latch<4>
    RAMB16_X0Y13.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.396ns logic, 0.817ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y13.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_8 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.123 - 0.086)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_8 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y102.XQ     Tcko                  0.473   inst_ov7670capt3/address<8>
                                                       inst_ov7670capt3/address_8
    RAMB16_X0Y13.ADDRA8  net (fanout=6)        1.210   inst_ov7670capt3/address<8>
    RAMB16_X0Y13.CLKA    Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.342ns logic, 1.210ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_14_BRB3 (SLICE_X16Y102.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_0 (FF)
  Destination:          inst_ov7670capt3/address_14_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_0 to inst_ov7670capt3/address_14_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y99.XQ      Tcko                  0.474   inst_ov7670capt3/address<0>
                                                       inst_ov7670capt3/address_0
    SLICE_X16Y102.F3     net (fanout=6)        0.581   inst_ov7670capt3/address<0>
    SLICE_X16Y102.CLK    Tckf        (-Th)    -0.560   inst_ov7670capt3/address_14_BRB3
                                                       inst_ov7670capt3/address_mux0001<0>181_SW0
                                                       inst_ov7670capt3/address_14_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (1.034ns logic, 0.581ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB1/SR
  Logical resource: inst_ov7670capt3/address_11_BRB1/SR
  Location pin: SLICE_X17Y103.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB1/SR
  Logical resource: inst_ov7670capt3/address_11_BRB1/SR
  Location pin: SLICE_X17Y103.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_12_BRB1/SR
  Logical resource: inst_ov7670capt3/address_12_BRB1/SR
  Location pin: SLICE_X17Y104.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.675ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_6 (SLICE_X19Y81.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.215ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.124 - 0.197)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.IQ1               Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.G4      net (fanout=13)       2.229   inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X19Y81.CE      net (fanout=13)       1.219   inst_ov7670capt4/address_not0001
    SLICE_X19Y81.CLK     Tceck                 0.555   inst_ov7670capt4/address<6>
                                                       inst_ov7670capt4/address_6
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.767ns logic, 3.448ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X19Y85.G3      net (fanout=5)        0.464   inst_ov7670capt4/we_reg
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X19Y81.CE      net (fanout=13)       1.219   inst_ov7670capt4/address_not0001
    SLICE_X19Y81.CLK     Tceck                 0.555   inst_ov7670capt4/address<6>
                                                       inst_ov7670capt4/address_6
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.911ns logic, 1.683ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_9 (SLICE_X19Y80.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.215ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.124 - 0.197)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.IQ1               Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.G4      net (fanout=13)       2.229   inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X19Y80.CE      net (fanout=13)       1.219   inst_ov7670capt4/address_not0001
    SLICE_X19Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<9>
                                                       inst_ov7670capt4/address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.767ns logic, 3.448ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X19Y85.G3      net (fanout=5)        0.464   inst_ov7670capt4/we_reg
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X19Y80.CE      net (fanout=13)       1.219   inst_ov7670capt4/address_not0001
    SLICE_X19Y80.CLK     Tceck                 0.555   inst_ov7670capt4/address<9>
                                                       inst_ov7670capt4/address_9
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.911ns logic, 1.683ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_2 (SLICE_X16Y78.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.135 - 0.197)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.IQ1               Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.G4      net (fanout=13)       2.229   inst_ov7670capt4/latched_vsync
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X16Y78.CE      net (fanout=13)       0.934   inst_ov7670capt4/address_not0001
    SLICE_X16Y78.CLK     Tceck                 0.555   inst_ov7670capt4/address<2>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (1.767ns logic, 3.163ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.652   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X19Y85.G3      net (fanout=5)        0.464   inst_ov7670capt4/we_reg
    SLICE_X19Y85.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X16Y78.CE      net (fanout=13)       0.934   inst_ov7670capt4/address_not0001
    SLICE_X16Y78.CLK     Tceck                 0.555   inst_ov7670capt4/address<2>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.911ns logic, 1.398ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.135 - 0.052)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.YQ      Tcko                  0.470   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    RAMB16_X0Y10.DIA0    net (fanout=2)        0.782   inst_ov7670capt4/d_latch<8>
    RAMB16_X0Y10.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.344ns logic, 0.782ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_4 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.128 - 0.042)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_4 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<4>
                                                       inst_ov7670capt4/d_latch_4
    RAMB16_X0Y12.DIA0    net (fanout=2)        0.903   inst_ov7670capt4/d_latch<4>
    RAMB16_X0Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.396ns logic, 0.903ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X0Y9.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/address_0 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.123 - 0.067)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/address_0 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y76.XQ      Tcko                  0.474   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    RAMB16_X0Y9.ADDRA2   net (fanout=6)        0.935   inst_ov7670capt4/address<0>
    RAMB16_X0Y9.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.343ns logic, 0.935ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB1/SR
  Logical resource: inst_ov7670capt4/address_11_BRB1/SR
  Location pin: SLICE_X17Y82.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB1/SR
  Logical resource: inst_ov7670capt4/address_11_BRB1/SR
  Location pin: SLICE_X17Y82.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_12_BRB1/SR
  Logical resource: inst_ov7670capt4/address_12_BRB1/SR
  Location pin: SLICE_X17Y83.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      7.891ns|      3.852ns|            0|            0|         4725|         2411|
| TS_clk251                     |     40.000ns|     15.408ns|          N/A|            0|            0|         2411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     10.089ns|            0|            0|            0|          647|
| TS_clock3a                    |     41.667ns|     10.089ns|          N/A|            0|            0|          647|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk2                |     41.667ns|     20.000ns|      9.131ns|            0|            0|            0|          647|
| TS_clock4a                    |     41.667ns|      9.131ns|          N/A|            0|            0|          647|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk3                |     41.667ns|     20.000ns|     10.241ns|            0|            0|            0|          647|
| TS_clock5a                    |     41.667ns|     10.241ns|          N/A|            0|            0|          647|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk4
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk4                |     41.667ns|     20.000ns|     10.675ns|            0|            0|            0|          647|
| TS_clock6a                    |     41.667ns|     10.675ns|          N/A|            0|            0|          647|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.516|    7.704|    6.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.434|    5.045|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.765|    4.566|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    6.167|    5.121|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    5.613|    5.338|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9724 paths, 0 nets, and 3136 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug  2 12:53:00 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



