
---------- Begin Simulation Statistics ----------
final_tick                                 5708799500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898488                       # Number of bytes of host memory used
host_op_rate                                   232262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.97                       # Real time elapsed on the host
host_tick_rate                              116583463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005709                       # Number of seconds simulated
sim_ticks                                  5708799500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.575289                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1342764                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1362171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46109                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2417383                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27462                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29794                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2332                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2796264                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          852                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6018933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6014685                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39261                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                388479                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          572315                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10322030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.103011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6511017     63.08%     63.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1361290     13.19%     76.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       917609      8.89%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       442348      4.29%     89.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       165454      1.60%     91.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       182681      1.77%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       293359      2.84%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        59793      0.58%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       388479      3.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10322030                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.141760                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.141760                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                722483                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  6872                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1320230                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12219131                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7103661                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2472065                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39470                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 22221                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 79435                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2796264                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1706698                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3056617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 27509                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11023508                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   92636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.244908                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7314179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1497787                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.965484                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10417114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.195371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.369692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7769968     74.59%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   155021      1.49%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   587444      5.64%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   160913      1.54%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   490270      4.71%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   151963      1.46%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   344917      3.31%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   203677      1.96%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   552941      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10417114                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1000486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                48403                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2560787                       # Number of branches executed
system.cpu.iew.exec_nop                         12797                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.023418                       # Inst execution rate
system.cpu.iew.exec_refs                      3046643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1213317                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   96713                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1840561                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5892                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21339                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1228637                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11957617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1833326                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46461                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11684977                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    439                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8406                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39470                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9097                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            13435                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        31278                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        99239                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31014                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        30997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17406                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11915022                       # num instructions consuming a value
system.cpu.iew.wb_count                      11615159                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.494274                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5889281                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.017303                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11627351                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13288818                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7821620                       # number of integer regfile writes
system.cpu.ipc                               0.875841                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.875841                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8421679     71.79%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28124      0.24%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1095      0.01%     72.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86256      0.74%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                5953      0.05%     72.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 513      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                735      0.01%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83062      0.71%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5695      0.05%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4219      0.04%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28231      0.24%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1847860     15.75%     89.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1217872     10.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11731443                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      153589                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013092                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25262     16.45%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     31      0.02%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   70      0.05%     16.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                40      0.03%     16.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   250      0.16%     16.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   29      0.02%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  45254     29.46%     46.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 82650     53.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11277172                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32842509                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11032532                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11922825                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11938928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11731443                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5892                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          571512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1670                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            598                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       625751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10417114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.126170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.856906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6408445     61.52%     61.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1311160     12.59%     74.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              747258      7.17%     81.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              595842      5.72%     87.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              489850      4.70%     91.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              253554      2.43%     94.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              420927      4.04%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              135115      1.30%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54963      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10417114                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.027488                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 607855                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1192745                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       582627                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            593673                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             30229                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36697                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1840561                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1228637                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9058502                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                         11417600                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  111525                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  42818                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7160834                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  85145                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    65                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22240729                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12123875                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15104120                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2489946                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 149896                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39470                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                318694                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   979665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13781196                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         296645                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22948                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    456533                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5898                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           632220                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21890318                       # The number of ROB reads
system.cpu.rob.rob_writes                    24011096                       # The number of ROB writes
system.cpu.timesIdled                          219719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   626727                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  389669                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       274217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       549464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3022                       # Transaction distribution
system.membus.trans_dist::ReadExReq               521                       # Transaction distribution
system.membus.trans_dist::ReadExResp              521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3022                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       226752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  226752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3705                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4516500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18773500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            274500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       273170                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             412                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        273234                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          162                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       819637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                824711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     34969792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           275248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 275175     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     73      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             275248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          548536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2861493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         409852497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               271164                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  377                       # number of demand (read+write) hits
system.l2.demand_hits::total                   271541                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              271164                       # number of overall hits
system.l2.overall_hits::.cpu.data                 377                       # number of overall hits
system.l2.overall_hits::total                  271541                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1474                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2069                       # number of overall misses
system.l2.overall_misses::.cpu.data              1474                       # number of overall misses
system.l2.overall_misses::total                  3543                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    161356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    116459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        277815500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    161356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    116459500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       277815500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           273233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               275084                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          273233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              275084                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.796326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012880                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.796326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012880                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77987.433543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79009.158752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78412.503528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77987.433543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79009.158752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78412.503528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3543                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    101719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    242385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    101719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    242385500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.796326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.796326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67987.433543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69009.158752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68412.503528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67987.433543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69009.158752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68412.503528                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       273097                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           273097                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       273097                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       273097                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    64                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 521                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     41987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80589.251440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80589.251440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70589.251440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70589.251440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         271164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    161356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       273233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         273233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77987.433543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77987.433543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67987.433543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67987.433543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     74472500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     74472500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.752765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78145.330535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78145.330535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     64942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     64942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.752765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68145.330535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68145.330535                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          162                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             162                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3428500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3428500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21163.580247                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21163.580247                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3438.465177                       # Cycle average of tags in use
system.l2.tags.total_refs                      549228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    150.803954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      92.441414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1969.530550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1376.493214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3636                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027786                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4398762                       # Number of tag accesses
system.l2.tags.data_accesses                  4398762                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         132416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             226752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       132416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        132416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3543                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23195069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16524665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39719734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23195069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23195069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23195069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16524665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39719734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000563500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3543                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3543                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30199500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                96630750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8523.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27273.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3543                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.335467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.256508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.580642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          249     31.88%     31.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          231     29.58%     61.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93     11.91%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      6.40%     79.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      5.25%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      2.94%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.05%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.54%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      8.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          781                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 226752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  226752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5635585500                       # Total gap between requests
system.mem_ctrls.avgGap                    1590625.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       132416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        94336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23195069.296092811972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16524665.124427648261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55521000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41109750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26834.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27889.93                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2741760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1457280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10660020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     450531120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        290299860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1947716160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2703406200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.550735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5060756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    190580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    457462750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2834580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1506615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14637000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     450531120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        269471490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1965255840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2704236645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.696203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5106434750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    190580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    411784750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1427150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1427150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1427150                       # number of overall hits
system.cpu.icache.overall_hits::total         1427150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       279548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         279548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       279548                       # number of overall misses
system.cpu.icache.overall_misses::total        279548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3845571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3845571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3845571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3845571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1706698                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1706698                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1706698                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1706698                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.163795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.163795                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.163795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.163795                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13756.388885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13756.388885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13756.388885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13756.388885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       273170                       # number of writebacks
system.cpu.icache.writebacks::total            273170                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6314                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6314                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6314                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6314                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       273234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       273234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       273234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       273234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3493588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3493588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3493588000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3493588000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.160095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.160095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.160095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.160095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12786.066156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12786.066156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12786.066156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12786.066156                       # average overall mshr miss latency
system.cpu.icache.replacements                 273170                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1427150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1427150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       279548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        279548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3845571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3845571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1706698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1706698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.163795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.163795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13756.388885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13756.388885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       273234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       273234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3493588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3493588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.160095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.160095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12786.066156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12786.066156                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.974037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1700384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            273234                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.223179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.974037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3686630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3686630                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2982877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2982877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2994204                       # number of overall hits
system.cpu.dcache.overall_hits::total         2994204                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6218                       # number of overall misses
system.cpu.dcache.overall_misses::total          6218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    374111499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    374111499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    374111499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    374111499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2989070                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2989070                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3000422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3000422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60408.767802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60408.767802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60165.889193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60165.889193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4204                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4204                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    126613499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    126613499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    128423499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    128423499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63656.862242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63656.862242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63828.776839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63828.776839                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1790218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1790218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1792776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1792776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56988.663018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56988.663018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     77691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     77691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62603.948429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62603.948429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    223629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63948.813269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63948.813269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72712.295082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72712.295082                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002202                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002202                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1810000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1810000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78695.652174                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78695.652174                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4705499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4705499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34097.818841                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34097.818841                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4567499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4567499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 33097.818841                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33097.818841                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           933.918132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3007289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1493.933929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   933.918132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.912029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.912029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6024993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6024993                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5708799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5708799500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
