#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f4cceabc20 .scope module, "basicgates_tb" "basicgates_tb" 2 1;
 .timescale 0 0;
v000001f4ccf53b30_0 .var "a", 0 0;
v000001f4ccf542b0_0 .var "b", 0 0;
v000001f4ccf539f0_0 .net "y", 6 0, L_000001f4ccf53f90;  1 drivers
S_000001f4ccee98c0 .scope module, "dut" "basicgates" 2 4, 3 2 0, S_000001f4cceabc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 7 "y";
L_000001f4ccea6cb0 .functor NOT 1, v000001f4ccf53b30_0, C4<0>, C4<0>, C4<0>;
L_000001f4ccea6e10 .functor AND 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<1>, C4<1>;
L_000001f4ccee9af0 .functor OR 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<0>, C4<0>;
L_000001f4ccee9b60 .functor AND 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<1>, C4<1>;
L_000001f4ccf54a40 .functor NOT 1, L_000001f4ccee9b60, C4<0>, C4<0>, C4<0>;
L_000001f4ccf54f80 .functor OR 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<0>, C4<0>;
L_000001f4ccf54ea0 .functor NOT 1, L_000001f4ccf54f80, C4<0>, C4<0>, C4<0>;
L_000001f4ccf54960 .functor XOR 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<0>, C4<0>;
L_000001f4ccf549d0 .functor XOR 1, v000001f4ccf53b30_0, v000001f4ccf542b0_0, C4<0>, C4<0>;
L_000001f4ccf54ab0 .functor NOT 1, L_000001f4ccf549d0, C4<0>, C4<0>, C4<0>;
v000001f4ccea7080_0 .net *"_ivl_10", 0 0, L_000001f4ccee9af0;  1 drivers
v000001f4ccea8f00_0 .net *"_ivl_14", 0 0, L_000001f4ccee9b60;  1 drivers
v000001f4ccf00da0_0 .net *"_ivl_16", 0 0, L_000001f4ccf54a40;  1 drivers
v000001f4cceabdb0_0 .net *"_ivl_2", 0 0, L_000001f4ccea6cb0;  1 drivers
v000001f4ccf00a30_0 .net *"_ivl_20", 0 0, L_000001f4ccf54f80;  1 drivers
v000001f4ccf006d0_0 .net *"_ivl_22", 0 0, L_000001f4ccf54ea0;  1 drivers
v000001f4ccee9a50_0 .net *"_ivl_26", 0 0, L_000001f4ccf54960;  1 drivers
v000001f4ccf54030_0 .net *"_ivl_31", 0 0, L_000001f4ccf549d0;  1 drivers
v000001f4ccf53a90_0 .net *"_ivl_33", 0 0, L_000001f4ccf54ab0;  1 drivers
v000001f4ccf54850_0 .net *"_ivl_6", 0 0, L_000001f4ccea6e10;  1 drivers
v000001f4ccf54490_0 .net "a", 0 0, v000001f4ccf53b30_0;  1 drivers
v000001f4ccf53d10_0 .net "b", 0 0, v000001f4ccf542b0_0;  1 drivers
v000001f4ccf547b0_0 .net "y", 6 0, L_000001f4ccf53f90;  alias, 1 drivers
LS_000001f4ccf53f90_0_0 .concat8 [ 1 1 1 1], L_000001f4ccea6cb0, L_000001f4ccea6e10, L_000001f4ccee9af0, L_000001f4ccf54a40;
LS_000001f4ccf53f90_0_4 .concat8 [ 1 1 1 0], L_000001f4ccf54ea0, L_000001f4ccf54960, L_000001f4ccf54ab0;
L_000001f4ccf53f90 .concat8 [ 4 3 0 0], LS_000001f4ccf53f90_0_0, LS_000001f4ccf53f90_0_4;
    .scope S_000001f4cceabc20;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f4cceabc20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ccf53b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ccf542b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 13 "$display", "a : %d, b: %d , NOT output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 0, 1> {0 0 0};
    %vpi_call 2 14 "$display", "a : %d, b: %d , AND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 1, 1> {0 0 0};
    %vpi_call 2 15 "$display", "a : %d, b: %d , OR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 2, 1> {0 0 0};
    %vpi_call 2 16 "$display", "a : %d, b: %d , NAND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 3, 1> {0 0 0};
    %vpi_call 2 17 "$display", "a : %d, b: %d , NOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 4, 1> {0 0 0};
    %vpi_call 2 18 "$display", "a : %d, b: %d , XOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 5, 1> {0 0 0};
    %vpi_call 2 19 "$display", "a : %d, b: %d , XNOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 6, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ccf53b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ccf542b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "a : %d, b: %d , NOT output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 0, 1> {0 0 0};
    %vpi_call 2 22 "$display", "a : %d, b: %d , AND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 1, 1> {0 0 0};
    %vpi_call 2 23 "$display", "a : %d, b: %d , OR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 2, 1> {0 0 0};
    %vpi_call 2 24 "$display", "a : %d, b: %d , NAND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 3, 1> {0 0 0};
    %vpi_call 2 25 "$display", "a : %d, b: %d , NOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 4, 1> {0 0 0};
    %vpi_call 2 26 "$display", "a : %d, b: %d , XOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 5, 1> {0 0 0};
    %vpi_call 2 27 "$display", "a : %d, b: %d , XNOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 6, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ccf53b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ccf542b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "a : %d, b: %d , NOT output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 0, 1> {0 0 0};
    %vpi_call 2 30 "$display", "a : %d, b: %d , AND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 1, 1> {0 0 0};
    %vpi_call 2 31 "$display", "a : %d, b: %d , OR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 2, 1> {0 0 0};
    %vpi_call 2 32 "$display", "a : %d, b: %d , NAND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 3, 1> {0 0 0};
    %vpi_call 2 33 "$display", "a : %d, b: %d , NOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 4, 1> {0 0 0};
    %vpi_call 2 34 "$display", "a : %d, b: %d , XOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 5, 1> {0 0 0};
    %vpi_call 2 35 "$display", "a : %d, b: %d , XNOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 6, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ccf53b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ccf542b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "a : %d, b: %d , NOT output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 0, 1> {0 0 0};
    %vpi_call 2 38 "$display", "a : %d, b: %d , AND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 1, 1> {0 0 0};
    %vpi_call 2 39 "$display", "a : %d, b: %d , OR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 2, 1> {0 0 0};
    %vpi_call 2 40 "$display", "a : %d, b: %d , NAND output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 3, 1> {0 0 0};
    %vpi_call 2 41 "$display", "a : %d, b: %d , NOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 4, 1> {0 0 0};
    %vpi_call 2 42 "$display", "a : %d, b: %d , XOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 5, 1> {0 0 0};
    %vpi_call 2 43 "$display", "a : %d, b: %d , XNOR output :%d", v000001f4ccf53b30_0, v000001f4ccf542b0_0, &PV<v000001f4ccf539f0_0, 6, 1> {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "basicgates_tb.v";
    "basicgates.v";
