# Single-Cycle_Processor
Design of a single-cycle processor in iverilog
