Timing Analyzer report for TOP
Sun Jan 12 01:06:10 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.5%      ;
;     Processors 3-4         ;   2.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 199.0 MHz ; 199.0 MHz       ; i_Clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -4.025 ; -1145.280          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -684.046                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.025 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.098     ; 4.928      ;
; -4.004 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.098     ; 4.907      ;
; -3.987 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[4]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.098     ; 4.890      ;
; -3.941 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.860      ;
; -3.941 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.860      ;
; -3.941 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.860      ;
; -3.941 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.860      ;
; -3.941 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.860      ;
; -3.927 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.846      ;
; -3.921 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.840      ;
; -3.921 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.840      ;
; -3.921 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.840      ;
; -3.921 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.840      ;
; -3.921 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.840      ;
; -3.905 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.098     ; 4.808      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.811      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.886 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.353      ; 5.240      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.874 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.224      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.872 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.791      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.865 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.364      ; 5.230      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.862 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.215      ;
; -3.856 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.776      ;
; -3.847 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.767      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.843 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.210      ;
; -3.835 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.754      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.829 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 5.189      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.828 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.349      ; 5.178      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.361      ; 5.185      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.356      ; 5.179      ;
; -3.822 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.356      ; 5.179      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.777      ;
; 0.501 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; s_TX_Block[77]                                ; UART_TX:UART_TX_inst|r_TX_Block[77]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; s_TX_Block[21]                                ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; s_TX_Block[81]                                ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.533 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.826      ;
; 0.641 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; s_TX_Block[58]                                ; UART_TX:UART_TX_inst|r_TX_Block[58]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.935      ;
; 0.739 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.580      ; 1.531      ;
; 0.743 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[10][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.580      ; 1.536      ;
; 0.744 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.572      ;
; 0.746 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.042      ;
; 0.764 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.058      ;
; 0.766 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.559      ;
; 0.771 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.064      ;
; 0.775 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.069      ;
; 0.775 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.069      ;
; 0.778 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.597      ; 1.587      ;
; 0.778 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.540      ; 1.530      ;
; 0.778 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.072      ;
; 0.781 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[9][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.529      ; 1.522      ;
; 0.782 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.540      ; 1.534      ;
; 0.783 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.595      ; 1.590      ;
; 0.785 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.594      ; 1.591      ;
; 0.786 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; s_TX_Block[75]                                ; UART_TX:UART_TX_inst|r_TX_Block[75]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.063      ; 1.064      ;
; 0.791 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[6][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.568      ; 1.571      ;
; 0.792 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.580      ; 1.584      ;
; 0.794 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[10][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.580      ; 1.586      ;
; 0.794 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[10][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.580      ; 1.586      ;
; 0.795 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[9][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.529      ; 1.536      ;
; 0.811 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.594      ; 1.617      ;
; 0.817 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.556      ; 1.585      ;
; 0.818 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.576      ;
; 0.818 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[14][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.644      ;
; 0.820 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.539      ; 1.571      ;
; 0.823 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.063      ; 1.098      ;
; 0.824 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.554      ; 1.590      ;
; 0.826 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.549      ; 1.587      ;
; 0.826 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.584      ;
; 0.830 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.597      ; 1.639      ;
; 0.831 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.540      ; 1.583      ;
; 0.832 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[2][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.540      ; 1.584      ;
; 0.832 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.590      ;
; 0.834 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.540      ; 1.586      ;
; 0.842 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.600      ;
; 0.844 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.594      ; 1.650      ;
; 0.846 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.539      ; 1.597      ;
; 0.848 ; s_button_edge                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.142      ;
; 0.849 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.607      ;
; 0.849 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[4][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.595      ; 1.656      ;
; 0.849 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.143      ;
; 0.851 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[4][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.595      ; 1.658      ;
; 0.851 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.546      ; 1.609      ;
; 0.854 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.549      ; 1.615      ;
; 0.856 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.614      ; 1.682      ;
; 0.858 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.594      ; 1.664      ;
; 0.861 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.539      ; 1.612      ;
; 0.866 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[4][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.595      ; 1.673      ;
; 0.867 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[6][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.568      ; 1.647      ;
; 0.869 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[4][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.595      ; 1.676      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 210.97 MHz ; 210.97 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -3.740 ; -1031.478         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -684.046                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.740 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.089     ; 4.653      ;
; -3.735 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[4]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.089     ; 4.648      ;
; -3.677 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.089     ; 4.590      ;
; -3.648 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.089     ; 4.561      ;
; -3.530 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.459      ;
; -3.517 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.446      ;
; -3.517 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.446      ;
; -3.517 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.446      ;
; -3.517 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.446      ;
; -3.517 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.446      ;
; -3.511 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.440      ;
; -3.511 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.440      ;
; -3.511 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.440      ;
; -3.511 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.440      ;
; -3.511 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.440      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.498 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.829      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.497 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.831      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.492 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.335      ; 4.829      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.484 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.413      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.483 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.829      ;
; -3.482 ; UART_TX:UART_TX_inst|r_Byte_Index[1] ; UART_TX:UART_TX_inst|r_TX_Data[3]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.089     ; 4.395      ;
; -3.481 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.410      ;
; -3.481 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.410      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.467 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.798      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[7][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.813      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.332      ; 4.800      ;
; -3.465 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.394      ;
; -3.465 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.394      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.716      ;
; 0.470 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; s_TX_Block[77]                                ; UART_TX:UART_TX_inst|r_TX_Block[77]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; s_TX_Block[21]                                ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; s_TX_Block[81]                                ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.492 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.496 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.764      ;
; 0.599 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; s_TX_Block[58]                                ; UART_TX:UART_TX_inst|r_TX_Block[58]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.867      ;
; 0.634 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.371      ;
; 0.638 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[10][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.375      ;
; 0.638 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.409      ;
; 0.669 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.421      ;
; 0.672 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.555      ; 1.422      ;
; 0.672 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.424      ;
; 0.676 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.499      ; 1.370      ;
; 0.677 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.414      ;
; 0.677 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.537      ; 1.409      ;
; 0.678 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[9][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.490      ; 1.363      ;
; 0.680 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.499      ; 1.374      ;
; 0.680 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[10][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.543      ; 1.418      ;
; 0.682 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[10][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.419      ;
; 0.687 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[6][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.526      ; 1.408      ;
; 0.692 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[9][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.490      ; 1.379      ;
; 0.695 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.555      ; 1.446      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.967      ;
; 0.707 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[14][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.577      ; 1.479      ;
; 0.708 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.514      ; 1.418      ;
; 0.710 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.498      ; 1.403      ;
; 0.710 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.410      ;
; 0.713 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.466      ;
; 0.715 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.507      ; 1.417      ;
; 0.715 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.415      ;
; 0.716 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.513      ; 1.424      ;
; 0.716 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.499      ; 1.413      ;
; 0.720 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[2][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.500      ; 1.416      ;
; 0.721 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; s_TX_Block[75]                                ; UART_TX:UART_TX_inst|r_TX_Block[75]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.973      ;
; 0.723 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.992      ;
; 0.725 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.555      ; 1.475      ;
; 0.726 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.499      ; 1.420      ;
; 0.727 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.427      ;
; 0.729 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[4][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.481      ;
; 0.730 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.430      ;
; 0.730 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.576      ; 1.501      ;
; 0.732 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.433      ;
; 0.733 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[4][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.485      ;
; 0.736 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.505      ; 1.436      ;
; 0.736 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.003      ;
; 0.739 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.497      ; 1.431      ;
; 0.740 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 0.991      ;
; 0.742 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.507      ; 1.444      ;
; 0.743 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.556      ; 1.494      ;
; 0.746 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[4][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.557      ; 1.498      ;
; 0.749 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.497      ; 1.441      ;
; 0.750 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[4][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.558      ; 1.503      ;
; 0.758 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.514      ; 1.467      ;
; 0.760 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[6][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.527      ; 1.482      ;
; 0.761 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.497      ; 1.453      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.256 ; -240.324          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -493.320                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.256 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[4]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.197      ;
; -1.243 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.184      ;
; -1.229 ; UART_TX:UART_TX_inst|r_Byte_Index[1] ; UART_TX:UART_TX_inst|r_TX_Data[3]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.170      ;
; -1.218 ; UART_TX:UART_TX_inst|r_Byte_Index[0] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.159      ;
; -1.207 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[0]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.148      ;
; -1.183 ; UART_TX:UART_TX_inst|r_Byte_Index[1] ; UART_TX:UART_TX_inst|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.124      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.065      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.065      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.065      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.065      ;
; -1.116 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.065      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.110 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.236      ;
; -1.109 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.058      ;
; -1.109 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.058      ;
; -1.109 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.058      ;
; -1.109 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.058      ;
; -1.109 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.038     ; 2.058      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.108 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.231      ;
; -1.104 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[4]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.045      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.143      ; 2.232      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.101 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.135      ; 2.223      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.043      ;
; -1.093 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[2]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.034      ;
; -1.092 ; UART_TX:UART_TX_inst|r_Byte_Index[2] ; UART_TX:UART_TX_inst|r_TX_Data[2]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.033      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[11][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.136      ; 2.212      ;
; -1.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[6][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.148      ; 2.224      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.087 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; 0.140      ; 2.214      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[2][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.212      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.086 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|r_Clk_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.036      ;
; -1.083 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[1][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 2.033      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; s_TX_Block[21]                                ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; s_TX_Block[81]                                ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; s_TX_Block[77]                                ; UART_TX:UART_TX_inst|r_TX_Block[77]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.207 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.328      ;
; 0.217 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.337      ;
; 0.254 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; s_TX_Block[58]                                ; UART_TX:UART_TX_inst|r_TX_Block[58]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.374      ;
; 0.286 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.236      ; 0.606      ;
; 0.297 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.425      ;
; 0.308 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.434      ;
; 0.318 ; s_TX_Block[75]                                ; UART_TX:UART_TX_inst|r_TX_Block[75]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.025      ; 0.427      ;
; 0.319 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.233      ; 0.636      ;
; 0.322 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.246      ; 0.652      ;
; 0.322 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.252      ; 0.658      ;
; 0.324 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[10][3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.233      ; 0.641      ;
; 0.326 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.025      ; 0.435      ;
; 0.330 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.244      ; 0.658      ;
; 0.334 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.231      ; 0.649      ;
; 0.334 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.246      ; 0.664      ;
; 0.334 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.218      ; 0.636      ;
; 0.336 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.647      ;
; 0.337 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[9][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.214      ; 0.635      ;
; 0.337 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[10][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.233      ; 0.654      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.218      ; 0.640      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.224      ; 0.646      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.649      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[6][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.235      ; 0.657      ;
; 0.339 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.244      ; 0.667      ;
; 0.341 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.233      ; 0.658      ;
; 0.341 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[9][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.214      ; 0.639      ;
; 0.342 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[10][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.233      ; 0.659      ;
; 0.343 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.654      ;
; 0.343 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.654      ;
; 0.343 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.654      ;
; 0.344 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.655      ;
; 0.345 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.656      ;
; 0.345 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; s_button_edge                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.466      ;
; 0.348 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.231      ; 0.663      ;
; 0.349 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.246      ; 0.679      ;
; 0.349 ; s_TX_Block[16]                                ; UART_TX:UART_TX_inst|r_TX_Block[16]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.470      ;
; 0.351 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.223      ; 0.658      ;
; 0.351 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[14][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.252      ; 0.687      ;
; 0.353 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.218      ; 0.655      ;
; 0.354 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.665      ;
; 0.354 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[4][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.246      ; 0.684      ;
; 0.354 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.244      ; 0.682      ;
; 0.356 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.218      ; 0.658      ;
; 0.356 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[2][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.218      ; 0.658      ;
; 0.360 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.479      ;
; 0.360 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.223      ; 0.667      ;
; 0.361 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[4][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.246      ; 0.691      ;
; 0.362 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.223      ; 0.669      ;
; 0.362 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.244      ; 0.690      ;
; 0.363 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.485      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.025    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -4.025    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1145.28  ; 0.0   ; 0.0      ; 0.0     ; -684.046            ;
;  i_Clk           ; -1145.280 ; 0.000 ; N/A      ; N/A     ; -684.046            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED_87      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED_86      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 5241     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 5241     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 163   ; 163  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED_87    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED_87    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jan 12 01:06:08 2025
Info: Command: quartus_sta TOP -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.025           -1145.280 i_Clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -684.046 i_Clk 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.740           -1031.478 i_Clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -684.046 i_Clk 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.256            -240.324 i_Clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -493.320 i_Clk 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Sun Jan 12 01:06:10 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


