$date
	Mon Jun 17 02:22:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_add8 $end
$var wire 1 ! co $end
$var wire 8 " s [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % ci $end
$scope module a0 $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 ( ci $end
$var wire 1 ! co $end
$var wire 8 ) s [7:0] $end
$var wire 1 * w0 $end
$var wire 4 + wa0 [3:0] $end
$var wire 4 , wa1 [3:0] $end
$var wire 4 - wb0 [3:0] $end
$var wire 4 . wb1 [3:0] $end
$var wire 4 / ws0 [3:0] $end
$var wire 4 0 ws1 [3:0] $end
$scope module a0 $end
$var wire 4 1 a [3:0] $end
$var wire 4 2 b [3:0] $end
$var wire 1 ( ci $end
$var wire 1 * co $end
$var wire 4 3 s [3:0] $end
$var wire 1 4 w0 $end
$var wire 1 5 w1 $end
$var wire 1 6 w2 $end
$scope module a0 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 ( ci $end
$var wire 1 4 co $end
$var wire 1 9 s $end
$var wire 1 : w0 $end
$var wire 1 ; w1 $end
$var wire 1 < w2 $end
$scope module a0 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 ; co $end
$var wire 1 : s $end
$var wire 1 = w0 $end
$var wire 1 > w1 $end
$var wire 1 ? w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 : a $end
$var wire 1 ( b $end
$var wire 1 < co $end
$var wire 1 9 s $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 4 ci $end
$var wire 1 5 co $end
$var wire 1 E s $end
$var wire 1 F w0 $end
$var wire 1 G w1 $end
$var wire 1 H w2 $end
$scope module a0 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 G co $end
$var wire 1 F s $end
$var wire 1 I w0 $end
$var wire 1 J w1 $end
$var wire 1 K w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 F a $end
$var wire 1 4 b $end
$var wire 1 H co $end
$var wire 1 E s $end
$var wire 1 L w0 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 5 ci $end
$var wire 1 6 co $end
$var wire 1 Q s $end
$var wire 1 R w0 $end
$var wire 1 S w1 $end
$var wire 1 T w2 $end
$scope module a0 $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 S co $end
$var wire 1 R s $end
$var wire 1 U w0 $end
$var wire 1 V w1 $end
$var wire 1 W w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 R a $end
$var wire 1 5 b $end
$var wire 1 T co $end
$var wire 1 Q s $end
$var wire 1 X w0 $end
$var wire 1 Y w1 $end
$var wire 1 Z w2 $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 1 [ a $end
$var wire 1 \ b $end
$var wire 1 6 ci $end
$var wire 1 * co $end
$var wire 1 ] s $end
$var wire 1 ^ w0 $end
$var wire 1 _ w1 $end
$var wire 1 ` w2 $end
$scope module a0 $end
$var wire 1 [ a $end
$var wire 1 \ b $end
$var wire 1 _ co $end
$var wire 1 ^ s $end
$var wire 1 a w0 $end
$var wire 1 b w1 $end
$var wire 1 c w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 ^ a $end
$var wire 1 6 b $end
$var wire 1 ` co $end
$var wire 1 ] s $end
$var wire 1 d w0 $end
$var wire 1 e w1 $end
$var wire 1 f w2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 4 g a [3:0] $end
$var wire 4 h b [3:0] $end
$var wire 1 * ci $end
$var wire 1 ! co $end
$var wire 4 i s [3:0] $end
$var wire 1 j w0 $end
$var wire 1 k w1 $end
$var wire 1 l w2 $end
$scope module a0 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 * ci $end
$var wire 1 j co $end
$var wire 1 o s $end
$var wire 1 p w0 $end
$var wire 1 q w1 $end
$var wire 1 r w2 $end
$scope module a0 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 q co $end
$var wire 1 p s $end
$var wire 1 s w0 $end
$var wire 1 t w1 $end
$var wire 1 u w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 p a $end
$var wire 1 * b $end
$var wire 1 r co $end
$var wire 1 o s $end
$var wire 1 v w0 $end
$var wire 1 w w1 $end
$var wire 1 x w2 $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 j ci $end
$var wire 1 k co $end
$var wire 1 { s $end
$var wire 1 | w0 $end
$var wire 1 } w1 $end
$var wire 1 ~ w2 $end
$scope module a0 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 } co $end
$var wire 1 | s $end
$var wire 1 !" w0 $end
$var wire 1 "" w1 $end
$var wire 1 #" w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 | a $end
$var wire 1 j b $end
$var wire 1 ~ co $end
$var wire 1 { s $end
$var wire 1 $" w0 $end
$var wire 1 %" w1 $end
$var wire 1 &" w2 $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 '" a $end
$var wire 1 (" b $end
$var wire 1 k ci $end
$var wire 1 l co $end
$var wire 1 )" s $end
$var wire 1 *" w0 $end
$var wire 1 +" w1 $end
$var wire 1 ," w2 $end
$scope module a0 $end
$var wire 1 '" a $end
$var wire 1 (" b $end
$var wire 1 +" co $end
$var wire 1 *" s $end
$var wire 1 -" w0 $end
$var wire 1 ." w1 $end
$var wire 1 /" w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 *" a $end
$var wire 1 k b $end
$var wire 1 ," co $end
$var wire 1 )" s $end
$var wire 1 0" w0 $end
$var wire 1 1" w1 $end
$var wire 1 2" w2 $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 1 3" a $end
$var wire 1 4" b $end
$var wire 1 l ci $end
$var wire 1 ! co $end
$var wire 1 5" s $end
$var wire 1 6" w0 $end
$var wire 1 7" w1 $end
$var wire 1 8" w2 $end
$scope module a0 $end
$var wire 1 3" a $end
$var wire 1 4" b $end
$var wire 1 7" co $end
$var wire 1 6" s $end
$var wire 1 9" w0 $end
$var wire 1 :" w1 $end
$var wire 1 ;" w2 $end
$upscope $end
$scope module a1 $end
$var wire 1 6" a $end
$var wire 1 l b $end
$var wire 1 8" co $end
$var wire 1 5" s $end
$var wire 1 <" w0 $end
$var wire 1 =" w1 $end
$var wire 1 >" w2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>"
1="
0<"
0;"
1:"
09"
08"
07"
06"
05"
04"
03"
02"
11"
00"
0/"
1."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
1%"
0$"
0#"
1""
0!"
0~
0}
0|
0{
0z
0y
0x
1w
0v
0u
1t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
b0 i
b0 h
b0 g
0f
1e
0d
0c
1b
0a
0`
0_
0^
0]
0\
0[
0Z
1Y
0X
0W
1V
0U
0T
0S
0R
0Q
0P
0O
1N
1M
0L
0K
1J
0I
0H
0G
0F
1E
0D
0C
0B
1A
0@
1?
0>
1=
0<
1;
0:
09
18
17
06
05
14
b10 3
b1 2
b1 1
b0 0
b10 /
b0 .
b1 -
b0 ,
b1 +
0*
b10 )
0(
b1 '
b1 &
0%
b1 $
b1 #
b10 "
0!
$end
#10
19
b11 /
b11 3
b11 "
b11 )
1B
1%
1(
#20
1Q
1]
1Z
1:
1f
1F
1R
1>
04
1^
1K
1W
0;
0=
1c
19
b1111 /
b1111 3
b1111 "
b1111 )
1D
1P
07
1[
1B
b111 -
b111 2
b1000 +
b1000 1
0%
0(
b111 $
b111 '
b1000 #
b1000 &
#30
1o
b1 0
b1 i
0]
1x
0e
1*
0Q
1`
1d
0Y
16
0E
1T
1X
0M
15
09
b0 /
b0 3
b10000 "
b10000 )
1H
1L
0A
14
1<
1@
1%
1(
#40
1="
0!
08"
0<"
11"
0l
1]
0,"
00"
1e
0*
1%"
0k
1Q
0`
0d
1o
0~
0$"
1Y
06
1w
0j
1{
1)"
15"
b1111 0
b1111 i
1E
0T
0X
0r
0v
1&"
12"
1>"
1M
05
1p
1|
1*"
16"
19
b1111 /
b1111 3
b11111111 "
b11111111 )
0H
0L
1u
1#"
1/"
1;"
1A
04
1\
1n
1z
1("
0[
13"
0<
0@
b1111 -
b1111 2
b111 .
b111 h
b0 +
b0 1
b1000 ,
b1000 g
0%
0(
b1111111 $
b1111111 '
b10000000 #
b10000000 &
#50
05"
0="
1!
0)"
18"
1<"
01"
1l
0{
1,"
10"
0%"
1k
0o
b0 0
b0 i
1~
1$"
0w
1j
0]
1r
1v
0e
1*
0Q
1`
1d
0Y
16
0E
1T
1X
0M
15
09
b0 /
b0 3
b0 "
b0 )
1H
1L
0A
14
1<
1@
1%
1(
#60
xQ
xf
x]
xx
xo
x&"
x{
x2"
x)"
x>"
x5"
bx 0
bx i
xY
x6
xe
x*
xw
xj
x%"
xk
x1"
xl
x="
x!
xE
xB
xN
xT
xX
xZ
x`
xd
xr
xv
x~
x$"
x,"
x0"
x8"
x<"
xM
x>
x:
xJ
x5
xF
xV
xR
xb
x^
xt
xp
x""
x|
x."
x*"
x:"
x6"
x9
bx /
bx 3
bx "
bx )
xH
xL
x;
x=
x?
xG
xI
xK
xS
xU
xW
x_
xa
xc
xq
xs
xu
x}
x!"
x#"
x+"
x-"
x/"
x7"
x9"
x;"
xA
x4
x8
xD
xP
x\
xn
xz
x("
x4"
x7
xC
xO
x[
xm
xy
x'"
x3"
x<
x@
bx -
bx 2
bx .
bx h
bx +
bx 1
bx ,
bx g
x%
x(
bx $
bx '
bx #
bx &
#70
