INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/ALU32Bit_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ANDgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Adder32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/4-ClockDivider/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/EX_MEM_COMBO_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_COMBO_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/EX_MEM_REG_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_REG_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/EX_STAGE_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_STAGE_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/HiLoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/ID_EX_REG_V3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_REG_V3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/ID_STAGE_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_STAGE_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/IF_ID_COMBO_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_COMBO_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/IF_ID_EX_MEM_COMBO_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_EX_MEM_COMBO_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/IF_ID_REG_V3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_V3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/IF_STAGE_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_STAGE_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/MEM_STAGE_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_STAGE_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/MEM_WB_REG_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Mux32Bit4To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Mux32Bit8To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit8To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ORgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ORgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/5-Two4DigitDisplay/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ShiftLeft16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/SignExtend16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/SignExtend26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/SignExtend8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two4DigitDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/WB_STAGE_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_STAGE_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Lab5_BertButEt/Lab5_BertButEt.srcs/sources_1/new/lab5_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_source
