INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_clk1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_clk1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_clk_divider_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/pkg_global.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_control_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_control_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_mux_salida
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_mux_we
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_datos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_miso
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_mosi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_state_machine_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_state_machine_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/sim_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_interface_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_master_race_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/tb_spi_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_pmodALS
