@string{cgo03 = "First Int'l Symposium on Code Generation and Optimization"}
@string{cgo04 = "2nd Int'l Symposium on Code Generation and Optimization"}
@string{cgo05 = "3rd Int'l Symposium on Code Generation and Optimization"}
@string{cgo06 = "6th Int'l Symposium on Code Generation and Optimization"}
@string{wbia05 = "Workshop on Binary Instrumentation and Applications (WBIA-2005)"}
@string{pldi = "ACM Conference on Programming Language Design and Implementation"}
@string{micro24 = "24th Int'l Symposium on Microarchitecture"}
@string{micro25 = "25th Int'l Symposium on Microarchitecture"}
@string{micro26 = "26th Int'l Symposium on Microarchitecture"}
@string{micro27 = "27th Int'l Symposium on Microarchitecture"}
@string{micro28 = "28th Int'l Symposium on Microarchitecture"}
@string{micro29 = "29th Int'l Symposium on Microarchitecture"}
@string{micro30 = "30th Int'l Symposium on Microarchitecture"}
@string{micro31 = "31th Int'l Symposium on Microarchitecture"}
@string{micro32 = "32th Int'l Symposium on Microarchitecture"}
@string{micro33 = "33th Int'l Symposium on Microarchitecture"}
@string{micro34 = "34th Int'l Symposium on Microarchitecture"}
@string{micro35 = "35th Int'l Symposium on Microarchitecture"}
@string{micro36 = "36th Int'l Symposium on Microarchitecture"}
@string{pact00 = "9th Conference on Parallel Architectures and Compilation Techniques"}
@string{pact01 = "10th Conference on Parallel Architectures and Compilation Techniques"}
@string{icmd = "ACM SIGMOD Int'l Conference on Management of Data"}
@string{isca21 = "21th Int'l Symposium on Computer Architecture"}
@string{isca23 = "23th Int'l Symposium on Computer Architecture"}
@string{isca24 = "24th Int'l Symposium on Computer Architecture"}
@string{isca25 = "25th Int'l Symposium on Computer Architecture"}
@string{isca26 = "26th Int'l Symposium on Computer Architecture"}
@string{isca27 = "27th Int'l Symposium on Computer Architecture"}
@string{isca30 = "30th Int'l Symposium on Computer Architecture"}
@string{isca31 = "31st Int'l Symposium on Computer Architecture"}
@string{hpca4 = "4th Int'l Conference on High Performance Computer Architecture"}
@string{hpca6 = "6th Int'l Conference on High Performance Computer Architecture"}
@string{hpca8 = "8th Int'l Conference on High Performance Computer Architecture"}
@string{hpca9 = "9th Int'l Conference on High Performance Computer Architecture"}
@string{hpca10 = "10th Int'l Conference on High Performance Computer Architecture"}

% dwfctrlflow
% pages = {407--420},
@inproceedings{dwfctrlflow,
 author = {Fung,, W. W. L. and Sham,, I. and Yuan,, G. and Aamodt,, T. M.},
 title = {Dynamic Warp Formation and Scheduling for Efficient {GPU} Control Flow},
 booktitle = {MICRO},
 year = {2007},
 isbn = {0-7695-3047-8},
 }


% learnSMT
%pages = {239--251},
@inproceedings{learnSMT,
  author = {Choi,, S. and Yeung,, D.},
  title = {Learning-Based {SMT} Processor Resource Distribution via Hill-Climbing},
  booktitle = {ISCA},
  year = {2006},
  isbn = {0-7695-2608-X},
}

% longlatsmt
% pages = {318--327},
@inproceedings{longlatsmt,
  author = {Tullsen,, D. M. and Brown,, J. A.},
  title = {Handling long-latency loads in a simultaneous multithreading processor},
  booktitle = {MICRO 34},
  year = {2001},
}

% dynspec-precomp
% pages = {306--317},
@inproceedings{dynspec-precomp,
  author = {Collins,, J. D. and Tullsen,, D. M. and Wang,, H. and Shen,, J. P.},
  title = {Dynamic speculative precomputation},
  booktitle = {MICRO 34},
  year = {2001},
  isbn = {0-7695-1369-7},
}

% runaheadsmt
% pages={149-158},
@ARTICLE{runaheadsmt,
  title={Runahead Threads to improve {SMT} performance},
  author={Ramirez, T. and Pajuelo, A. and Santana, O.J. and Valero, M.},
  journal={HPCA},
  year={2008},
  month={Feb.},
  volume={},
  number={},
}

% mlpcacherepl
% pages = {167--178},
@inproceedings{mlpcacherepl,
  author = {Qureshi,, M. K. and Lynch,, D. N. and Mutlu,, O. and Patt,, Y. N.},
  title = {A Case for {MLP}-Aware Cache Replacement},
  booktitle = {ISCA},
  year = {2006},
}

@inproceedings{mlpawarefetch,
  author = {Everman,, S. and Eeckhout,, L.},
  title = {A Memory-Level Parallelism Aware Fetch Policy for SMT Processors},
  booktitle = {HPCA '07},
  year = {2007},
  isbn = {1-4244-0804-0},
  pages = {240--249},
  address = {Washington, DC, USA},
}

% cmpthroughput
@inproceedings{cmpthroughput,
  author = {J. D. Davis and J. Laudon and K. Olukotun},
  title = {Maximizing {CMP} Throughput with Mediocre Cores},
  booktitle = {PACT '05},
  year = {2005},
  isbn = {0-7695-2429-X},
  pages = {51--62},
  address = {Washington, DC, USA},
}

% tesla
@article{tesla,
  title = {{GeForce GTX 280} Specifications},
  author = {NVIDIA Corporation},
  url = {http://www.nvidia.com/object/product_geforce_gtx_280_us.html},
  year = {2008},
}

% cell
@inproceedings{cell,
  author = {M. Gschwind},
  title = {Chip multiprocessing and the {Cell Broadband Engine}},
  booktitle = {CF},
  year = {2006},
  }

@inproceedings{cmt,
  author = {L. Spracklen and S. G. Abraham},
  title = {Chip Multithreading: Opportunities and Challenges},
  booktitle = {HPCA '05},
  year = {2005},
  isbn = {0-7695-2275-0},
  pages = {248--252},
  address = {Washington, DC, USA},
}


%note={http://dev\-e\-loper.\-down\-load.n\-vid\-ia.\-com/\-com\-pute/\-cu\-da/\-
%08/\-N\-VID\-IA\_\-CU\-DA\_\-Prog\-ram\-ming\_\-Guide\_\-0.8.pdf}}
@misc{cuda,
  title={{NVIDIA CUDA} compute unified device architecture programming guide},
  author={{NVIDIA Corporation}},
  year=2007,
  howpublished = {http://dev\-e\-loper.\-down\-load.n\-vid\-ia.\-com/\-com\-pute/\-cu\-da/\-
  08/\-N\-VID\-IA\_\-CU\-DA\_\-Prog\-ram\-ming\_\-Guide\_\-0.8.pdf},
}


@misc{brook+,
  title={{AMD Brook+}},
  author={{Advanced Micro Devices, Inc}},
  howpublished = {http://ati.amd.com/technology/streamcomputing/AMD\-Brookplus.pdf}
}

@article{fermi,
  title={{NVIDIA}'s Next Generation {CUDA} Compute Architecture: {Fermi}},
  journal={{NVIDIA Corporation}},
  year=2009,
  howpublished = {url={http://www.nvidia.com/content/PDF/fermi\_white_\papers/NVIDIA\_Fermi\_Compute\_Architecture\_Whitepaper.pdf}}},
}


@techreport{landscape,
  author = {K. Asanovic and R. Bodik and B. Christopher
      C. and J. J. Gebis and P. Husbands
      and K. Keutzer and D. A. Patterson and W.
      L. Plishker and J. Shalf and S. W.
      Williams and K. A. Yelick},
  title = {The Landscape of Parallel Computing Research: A View from {Berkeley}},
  institution = {EECS Department, University of California, Berkeley},
  year = {2006},
  number = {UCB/EECS-2006-183}
}


@inproceedings{brook,
author = {Buck, I,   and Foley, T,   and Horn, D.   and Sugerman, J.  and Fatahalian, K.   and Houston, M.   and Hanrahan, P.  },
  booktitle = {SIGGRAPH '04},
  citeulike-article-id = {1116360},
  keywords = {bibtex-import, necst},
  priority = {2},
  title = {{Brook for GPUs}: stream computing on graphics hardware},
  year = {2004}
}

% larrabee
% pages = {1--15},
@article{larrabee,
  author = {L. Seiler and D. Carmean and E. Sprangle and T. Forsyth and M. Abrash and P. Dubey and S. Junkins and A. Lake and J. Sugerman and R. Cavin and R. Espasa and E. Grochowski and T. Juan and P. Hanrahan},
  title = {Larrabee: a many-core x86 architecture for visual computing},
  journal = {ACM Trans. Graph.},
  volume = {27},
  number = {3},
  year = {2008},
  }

% simdbranch
% pages = {529},
@inproceedings{simdbranch,
  author = {Takahashi,, Y.},
  title = {A Mechanism for {SIMD} Execution of {SPMD} Programs},
  booktitle = {HPC-ASIA},
  year = {1997},
}

% simdbottleneck
@article{simdbottleneck,
  author = {Talla,, D. and John,, L. K. and Burger,, D.},
  title = {Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements},
  journal = {IEEE Trans. Comput.},
  volume = {52},
  number = {8},
  year = {2003},
  issn = {0018-9340},
  pages = {1015--1031},
}

% simdcosteffect
%   pages = {415--424}
@INPROCEEDINGS{simdcosteffective,
  author = {D. Talla and L. K. John},
  title = {Cost-effective Hardware Acceleration of Multimedia Applications},
  booktitle = {ICCD},
  year = {2001},
}

% simdloopunroll
@ARTICLE{simdloopunroll,
title={{SIMD - efficient loop unrolling design for embedded multimedia applications}},
  author={Y. Dai and Q. Li and Q. Zhang and Jay Kuo, C.-C.},
  journal={ICME},
  year={2004},
  month={June},
  volume={3},
  number={},
  pages={ 1851-1854 Vol.3},
}

% gpuhmmer
@inproceedings{gpuhmmer,
  author = {Horn,, D. R. and Houston,, M. and Hanrahan,, P.},
  title = {ClawHMMER: A Streaming HMMer-Search Implementation},
  booktitle = {SC '05},
  year = {2005},
  isbn = {1-59593-061-2},
  pages = {11},
  address = {Washington, DC, USA},
  }

@inproceedings{mlpawarefetch,
  author = {Everman,, S. and Eeckhout,, L.},
  title = {A Memory-Level Parallelism Aware Fetch Policy for SMT Processors},
  booktitle = {HPCA '07},
  year = {2007},
  isbn = {1-4244-0804-0},
  pages = {240--249},
  address = {Washington, DC, USA},
  }


@inproceedings{wattch,
  author = 	{D. Brooks and V. Tiwari and M. Martonosi},
  title = 	{{Wattch: A Framework for Architectural-Level Power Analysis and Optimizations}},
  booktitle = {ISCA 27},
  month = Jun,
  year = 2000,
}


@inproceedings{hotspot,
  author = {W. Huang and M. R. Stan and K. Skadron and S. Ghosh and K. Sankaranarayanan and S. Velusamy},
  title = {Compact Thermal Modeling for Temperature-Aware Design},
  booktitle = {DAC'04},
  year = 2004,
}

@misc{gpu,
  author = {D. Luebke and G. Humphreys},
  title = {How {GPU}s work},
  booktitle = {IEEE Computer},
  volumn = 40,
  number = 2,
  pages = {96-100},
  year = {2007},
}

@inproceedings{gpuqp,
  author = {R. Fang and B. He and M. Lu and K. Yang and N. K. Govindaraju and Q. Luo and P. V. Sander},
  title = {{GPUQP}: query co-processing using graphics processors},
  booktitle = {SIGMOD'07},
  year = {2007},
  pages = {1061--1063},
  address = {New York, NY, USA},
}


@article{smt,
   author =       "J. L. Lo and S. J. Eggers and J. S. Emer and H. M. Levy and R. L. Stamm and D. M. Tullsen",
   title =        "Converting Thread-Level Parallelism to
                  Instruction-Level Parallelism via {Simultaneous
                  Multithreading}",
   journal =      "ACM Trans. Comput. Syst.",
   volume =       "15",
   number =       "3",
   year =         "1997"
}

@article{niagara,
  author = {P. Kongetira and K. Aingaran and K. Olukotun},
   title = {Niagara: A 32-Way Multithreaded Sparc Processor},
    journal = {IEEE Micro},
     volume = {25},
      number = {2},
       year = {2005},
        issn = {0272-1732},
         pages = {21--29},
            address = {Los Alamitos, CA, USA},
}

@article{coreduo,
institute={Intel Corporation},
title = {Interl {C}ore 2 {D}uo Processors},
url = {http://www.intel.com/products/processor/core2duo/index.htm}
}


@article{m5,
author = {N. L. Binkert and R. G. Dreslinski and L. R. Hsu and K. T. Lim and A. G. Saidi and S. K. Reinhardt},
title = {The {M5} Simulator: Modeling Networked Systems},
journal = {IEEE Micro},
volume = {26},
number = {4},
year = {2006},
}

% month={Oct. },
% pages={182-188},
@article{minebench,
title={MineBench: A Benchmark Suite for Data Mining Workloads},
author={Narayanan, R. and Ozisikyilmaz, B. and Zambreno, J. and Memik, G. and Choudhary, A.},
journal={IISWC},
year={2006},
}

@article{leukocyte,
title = {{Accelerating Leukocyte Tracking using CUDA: A Case Study in Leveraging Manycore Coprocessors}},
author = {M. Boyer and D. Tarjan and S. T. Acton and K. Skadron},
journal = {IPDPS},
year = {2009},
month = {May},
}

@article{rodinia,
title={A Performance Study of General Purpose Applications on Graphisc Processors using {CUDA}},
author = {S. Che and M. Boyer and J. Meng and D. Tarjan and J. W. Sheaffer and K. Skadron},
journal={JPDC},
year = {2008},
}


% pages = {5--5},
@inproceedings{pthread,
  author = {R. A. Alfieri},
   title = {An efficient kernel-based implementation of {POSIX} threads},
    booktitle = {USTC},
     year = {1994},
}

%pages = 	{24--36},
%month = 	{June},
@article{splash2,
author = 	{S. C. Woo and M. Ohara and E. Torrie and J. P. Singh and A. Gupta},
title = 	{The {SPLASH-2} Programs: Characterization and Methodological Considerations},
journal = 	{ISCA},
year = 		{1995}
}

@inproceedings{victimreplicate,
  author = {M. Zhang and K. Asanovic},
  title = {Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors},
  booktitle = {ISCA '05},
  year = {2005},
  isbn = {0-7695-2270-X},
  pages = {336--345},
  }

  @inproceedings{victimmigrate,
  author = {M. Zhang and K. Asanovic},
  title = {Victim Migration: Dynamically Adapting between Private and Shared CMP Caches},
  booktitle = {MIT Technical Report MIT-CSAIL-TR-2005-064, MIT-LCS-TR-1006},
  year = {2005},
  }

  @article{rpu,
  author = {Woop,, S. and Schmittler,, J. and Slusallek,, P.},
  title = {RPU: a programmable ray processing unit for realtime ray tracing},
  journal = {ACM Trans. Graph.},
  volume = {24},
  number = {3},
  year = {2005},
  issn = {0730-0301},
  pages = {434--444},
  address = {New York, NY, USA},
  }


@article{pullini:1320839,
author = {A. Pullini and F. Angiolini and S. Murali and D. Atienza and G. D. Micheli and L. Benini},
   title = {{Bringing NoCs to 65 nm}},
    journal = {IEEE Micro},
     volume = {27},
      number = {5},
       year = {2007},
        issn = {0272-1732},
}


@techreport{cacti4.2,
author =        {D. Tarjan and S. Thoziyoor and N. P.~Jouppi},
title =         {CACTI 4.0},
institution = {HP Laboratories Palo Alto},
year =          2006,
number =        {HPL-2006-86}
}



@article{dram,
title = {A Comprehensive Approach to DRAM Power Management},
author = {I. Hur and C. Lin},
journal = {HPCA '08},
pages = {305-316},
year = {2008}
}


@misc{openmp,
   author = "{OpenMP} Architecture Review Board",
     title = "{OpenMP} Application Program Interface",
       year = "2008",
howpublished = {http://www.openmp.org/mp-documents/spec30.pdf}
}

%month = "Oct.",
@misc{avx,
   author = {Intel Corporation},
     title = {{Intel AVX}: New Frontiers in Performance Improvements and Energy Efficiency},
       year = "2009",
howpublished = {http://software.intel.com/en-us/articles/intel-avx-new-frontiers-in-performance-improvements-and-energy-efficiency/}
}

% simd
@article{simdbranchvec,
title = {Method for conditional branch execution in {SIMD} vector processors},
author = {R. A. Lorie and H. R. Strong},
journal = {US Patent 4,435,758},
year = {1984},
}

@article{simdbranchgpu,
title = {Method and system for programmable pipelined graphics processing with branching instructions},
author = {S. Moy and E. Lindholm},
journal = {US Patent 6,947,047},
year = {2005},
}

% radeon
@Misc{radeon,
	author      = {{ATI}},
	title       = {{Radeon 9700 Pro}},
	url        = {http://mirror.ati.com/products/pc/radeon9700pro},
	year        = {2002},
}

% piranha
@article{piranha,
  author = {L. A. Barroso and K. Gharachorloo and R. McNamara and A. Nowatzyk and S. Qadeer and B. Sano and S. Smith and R. Stets and B. Verghese},
   title = {Piranha: a scalable architecture based on single-chip multiprocessing},
    journal = {SIGARCH Comput. Archit. News},
     volume = {28},
      number = {2},
       year = {2000},
        issn = {0163-5964},
         pages = {282--293},
            address = {New York, NY, USA},
}

@article{howgpuswork,
  author = {D. Luebke and G. Humphreys},
  title = {How GPUs Work},
  journal = {Computer},
  volume = {40},
  number = {2},
  year = {2007},
  issn = {0018-9162},
  pages = {96--100},
  address = {Los Alamitos, CA, USA},
  }

% rock
@article{rock,
author = {Sun {M}icrosystems},
title =  {Rock: A SPARC CMT Processor},
year = {2008},
url = {http://www.opensparc.net/pubs/preszo/08/RockHotChips.pdf},
}

@article{imagine,
	author    = {J. D. Owens and W. J. Dally and U. J. Kapasi
		and S. Rixner and P. Mattson and B. Mowery},
	title     = {Polygon Rendering on a Stream Architecture},
	booktitle = {Proc. SIGGRAPH/Eurographics Workshop on Graphics Hardware},
	month     = {August},
	year      = {2000},
	pages     = {23--32}
}

% pages = {35},
@inproceedings{merrimac,
  author = {Dally,, W. J. and Labonte,, F. and Das,, A. and Hanrahan,, P. and Ahn,, J.-H. and Gummaraju,, J. and Erez,, M. and Jayasena,, N. and Buck,, I. and Knight,, T. J. and Kapasi,, U. J.},
  title = {Merrimac: Supercomputing with Streams},
  booktitle = {SC},
  year = {2003},
  isbn = {1-58113-695-1},
  }

  @article{illiac4,
  author = {Orcutt,, S. E.},
  title = {Implementation of Permutation Functions in Illiac IV-Type Computers},
  journal = {IEEE Trans. Comput.},
  volume = {25},
  number = {9},
  year = {1976},
  issn = {0018-9340},
  pages = {929--936},
  address = {Washington, DC, USA},
  }

% pages = {77},
  @inproceedings{clearspeed,
  author = {Nishikawa,, Y. and Koibuchi,, M. and Yoshimi,, M. and Miura,, K. and Amano,, H.},
  title = {Performance Improvement Methodology for {ClearSpeed's CSX600}},
  booktitle = {ICPP},
  year = {2007},
  isbn = {0-7695-2933-X},
  }

  % pages = {93--104},
  @inproceedings{dally_irregular,
  author = {Erez,, M. and Ahn,, J. H. and Gummaraju,, J. and Rosenblum,, M. and Dally,, W. J.},
  title = {Executing irregular scientific applications on stream architectures},
  booktitle = {ICS},
  year = {2007},
  isbn = {978-1-59593-768-1},
  }


  @inproceedings{warpslip,
  author = {D. Tarjan and J. Meng and K. Skadron},
  title = {Increasing Memory Miss Tolerance for {SIMD} Cores},
  booktitle = {SC},
  year = {2009},
  }

  @inproceedings{mv5,
  author = {J. Meng and K. Skadron},
  title = {Avoiding Cache Thrashing due to Private Data Placement in Last-level
Cache For Manycore Scaling},
  booktitle = {ICCD},
  year = {2007},
  }

@article{vta,
author = {R. Krashinsky and C. Batten and M. Hampton and S. Gerding and B. Pharris and J. Casper and K. Asanovic},
title = {The Vector-Thread Architecture},
journal ={IEEE Micro},
volume = {24},
issn = {0272-1732},
year = {2004},
pages = {84-90},
}

@article{vlt,
author = {S. Rivoire and R. Schultz and T. Okuda and C. Kozyrakis},
title = {Vector Lane Threading},
journal ={ICPP},
volume = {0},
issn = {0190-3918},
year = {2006},
pages = {55-64},
}

@inproceedings{warpsubdiv,
author = {J. Meng and D. Tarjan and K. Skadron},
title = {Dynamic Warp Subdivision for Integrated Branch and Memory Divergence Tolerance},
year = {2010},
booktitle = {ISCA},
}


@techreport{threadsmt-schedule,
   author = "S. Parekh and S. Eggers and H. Levy",
     title = "Thread-sensitive scheduling for {SMT} processors",
       institute = "Department of Computer Science and Engineering, University of Washington",
         year = "2000",
}

@inproceedings{symbiotic-schedule,
  author = {A. Snavely and D. M. Tullsen},
   title = {Symbiotic jobscheduling for a simultaneous multithreaded processor},
    booktitle = {ASPLOS},
     year = {2000},
      isbn = {1-58113-317-0},
       pages = {234--244},
        location = {Cambridge, Massachusetts, United States},
         address = {New York, NY, USA},
}

@inproceedings{memaware-schedule,
  author = {G. E. Suh and S. Devadas and L. Rudolph},
   title = {A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning},
    booktitle = {HPCA},
     year = {2002},
      pages = {117},
}

@inproceedings{simdstile,
  author = {J. Meng and J. W. Sheaffer and K. Skadron},
   title = {Exploiting Inter-thread Temporal Locality for Chip Multithreading},
    booktitle = {IPDPS},
     year = {2010},
      pages = {117},
}

@ARTICLE{cg,
     author = {W. R. Mark and R. Steven and R. S. Glanville and K. Akeley and M. J. Kilgard},
     title = {Cg: A system for programming graphics hardware in a {C}-like language},
     journal = {SIGGRAPH},
     year = {2003},
     volume = {22},
     pages = {896--907}
}

@misc{tbb,
	howpublished = {http://www.threadingbuildingblocks.org},
	Title = "{Intel Threading Building Blocks}",
	Author = "{Intel Corporation}",
}

@misc{opencl,
	howpublished = {http://www.khronos.org/registry/cl/specs/opencl-1.0.33.pdf},
	Title = "{The OpenCL Specification, Version 1.0}",
	Author = "{Khronos Group Std.}",
     Year = "2009",
}

@inproceedings{capacity2voltage,
  author = {Wilkerson, C. and Gao, H. and Alameldeen, A. R. and Chishti, Z. and Khellah, M. and Lu, S.-L.},
  title = {Trading off Cache Capacity for Reliability to Enable Low Voltage Operation},
  booktitle = {ISCA},
  year = {2008},
}

@inproceedings{smartmemory,
  author = {Mai, K. and Paaske, T. and Jayasena, N. and Ho, R. and Dally, W. J. and Horowitz, M.},
  title = {Smart Memories: a modular reconfigurable architecture},
  booktitle = {ISCA},
  year = {2000},
  }

@inproceedings{resizablecache,
  author = {Yang, S.-H. and Falsafi, B. and Powell, M. D. and Vijaykumar, T. N.},
  title = {Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay},
  booktitle = {HPCA},
  year = {2002},
  }


@INPROCEEDINGS{dynamiccache,
     author = {G. E Suh and L Rudolph and S Devadaslaboratory},
     title = {Dynamic Cache Partitioning for Simultaneous Multithreading Systems},
     booktitle = {IASTED},
     year = {2001},
}

@inproceedings{utilitycachepart,
  author = {Qureshi, M. K. and Patt, Y. N.},
  title = {Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches},
  booktitle = {MICRO 39},
  year = {2006},
  }

@article{awayvalley,
  author = {Guz, Z. and Bolotin, E. and Keidar, I. and Kolodny, A. and Mendelson, A. and Weiser, U. C.},
  title = {Many-Core vs. Many-Thread Machines: Stay Away From the Valley},
  journal = {IEEE Comput. Archit. Lett.},
  volume = {8},
  number = {1},
  year = {2009},
}

@INPROCEEDINGS{liquidsimd,
     author = {N. Clark and A. Hormati and S. Yehia and S. Mahlke and K. Flautner},
     title = {Liquid {SIMD}: Abstracting {SIMD} hardware using lightweight dynamic mapping},
     booktitle = {HPCA},
     year = {2007},
}
%    pages = {216--227}

@inproceedings{adaptinsertdip,
  author = {Qureshi, M. K. and Jaleel, A. and Patt, Y. N. and Steely, S. C. and Emer, J.},
  title = {Adaptive insertion policies for high performance caching},
  booktitle = {ISCA},
  year = {2007},
  }
%pages = {381--391},

@inproceedings{noc_dcache,
  author = {Eisley, N. and Peh, L.-S. and Shang, L.},
  title = {Leveraging on-chip networks for data cache migration in chip multiprocessors},
  booktitle = {PACT},
  year = {2008},
  }
  %pages = {197--207},


@inproceedings{cudatask,
  author = {M. Guevara and C. Gregg and K. Hazelwood and K. Skadron},
  title = {Enabling Task Parallelism in the {CUDA} Scheduler},
  booktitle = {PMEA Workshop},
  year = {2009},
  }

  @inproceedings{inteldebunk,
  author = {Lee, V. W. and Kim, C. and Chhugani, J. and Deisher, M. and Kim, D. and Nguyen, A. D. and Satish, N. and Smelyanskiy, M. and Chennupaty, S. and Hammarlund, P. and Singhal, R. and Dubey, P.},
  title = {Debunking the 100X {GPU} vs. {CPU} myth: an evaluation of throughput computing on {CPU} and {GPU}},
  booktitle = {ISCA},
  year = {2010},
  }

  @inproceedings{pgicuda,
  author = {M. Wolfe},
  title = {Implementing the {PGI} Accelerator Model},
  booktitle = {GPGPU},
  year = {2010},
  }

  @inproceedings{openmpc,
  author = {Lee, S. and Eigenmann, R.},
  title = {{OpenMPC}: Extended {OpenMP} Programming and Tuning for {GPUs}},
  booktitle = {SC},
  year = {2010},
}


@article{pycuda,
   author = {A. Klöckner and N. Pinto and Y. Lee and B. C. Catanzaro and P. Ivanov and A. Fasih},
   journal = {CoRR},
   title = {{PyCUDA}: {GPU} Run-Time Code Generation for High-Performance Computing},
   year = 2009,
}

@inproceedings{hongmodelreport,
   author    = {S. Hong and H. Kim},
   title     = {Memory-level and Thread-level Parallelism Aware {GPU} Architecture Performance Analytical Model},
   booktitle = {GIT ECE Technical Report TR-2009-003},
   year      = {2009},
}

@inproceedings{hongmodel09,
   author    = {S. Hong and H. Kim},
   title     = {An analytical model for a {GPU} architecture with memory-level and thread-level parallelism awareness},
   booktitle = {ISCA},
   year      = {2009}
}




@inproceedings{mengghost,
  author = {Meng, J. and Skadron, K.},
  title = {Performance modeling and automatic ghost zone optimization for iterative stencil loops on {GPUs}},
  booktitle = {ICS},
  year = {2009},
  }

  @inproceedings{adaptivegpumodel,
  author = {Baghsorkhi, S. S. and Delahaye, M. and Patel, S. J. and Gropp, W. D. and Hwu, W.-m.},
  title = {An adaptive performance modeling tool for {GPU} architectures},
  booktitle = {PPoPP},
  year = {2010},
  }
@inproceedings{zhanggpumodel,
   author = {Y. Zhang and J. D. Owens},
   title = {A Quantitative Performance Analysis Model for {GPU}
                   Architectures},
   booktitle = {HPCA},
   year = 2011,
   }
@inproceedings{honggpumodel10,
  author = {Hong, S. and Kim, H.},
  title = {An integrated {GPU} power and performance model},
  booktitle = {ISCA},
  year = {2010},
  }

@book{programmassive,
        author = {David Kirk and Wen-mei Hwu },
        day = {{5}},
        edition = {1},
        isbn = {{978-0123814722}},
        publisher = {{Morgan Kaufmann}},
        title = {{Programming Massively Parallel Processors: A Hands-on Approach}},
        year = {2010},
        month = feb,
}


@INPROCEEDINGS{tilingmultidimensional,
     author = {J. Ramanujam},
         title = {Tiling multidimensional iteration spaces for nonshared memory machines},
             booktitle = {SC},
                 year = {1991},
                     pages = {111--120}
}

@INPROCEEDINGS{tiling,
     author = {J. Ramanujam},
         title = {Tiling of iteration spaces for multicomputers},
             booktitle = {ICPP},
                 year = {1990},
                     pages = {179--186}
}

@inproceedings{tilingold,
author = {W. Jalby and U. Meier},
title = {Optimizing Matrix Operations on a Parallel Multiprocessor with a Hierarchical Memory System},
journal = {ICPP},
year = {1986},
}


@inproceedings{multilevelblock,
  author = {I. Kodukula and N. Ahmed and K. Pingali},
   title = {Data-centric multi-level blocking},
    booktitle = {PLDI '97},
     year = {1997},
}

@inproceedings{loopunroll,
  author = {Davidson, J. W. and Jinturkar, S.},
  title = {Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation},
  booktitle = {MICRO 28},
  year = {1995},
}
% pages = {125--132},
% numpages = {8},

@misc{blas,
   author = {National Science Foundation and Department of Energy},
   howpublished = {http://www.netlib.org/blas/},
   journal = {Netlib Repository at {UTK} and {ORNL}},
   title = {{BLAS}},
   url = {http://www.netlib.org/blas/},
   year = 2010,
}

@inproceedings{cublas,
   author = {S. Barrachina and M. Castillo and F. D. Igual and R. Mayo and E. S. Quintana-Orti},
   booktitle = {IPDPS},
   title = {Evaluation and tuning of the Level 3 {CUBLAS} for graphics processors.},
   year = 2008,
}


@inproceedings{gfmc1,
  author = {S. C. Pieper and R. B. Wiringa},
  title = {Quantum {Monte Carlo} Calculations of Light Nuclei},
  booktitle = {Annu. Rev. Nucl. Part. Sci. 51, 53},
  year = {2001},
}

@inproceedings{gfmc2,
  author = {S. C. Pieper and K. Varga and R. B. Wiringa},
  title = {Quantum {Monte Carlo} calculations of {A=9,10} nuclei},
  booktitle = {Phys. Rev. C 66, 044310-1:14},
  year = {2002},
}

@inproceedings{gfmc0,
  author = {M. H. Kalos and M. A. Lee and P. A. Whitlock and G. V. Chester},
  title = {Modern potentials and the properties of condensed $^4${He}},
  booktitle = {Phys. Rev. C 66, 044310-1:14},
  year = {1981},
}

%url = {http://www.cs.berkeley.edu/~volkov/volkov10-GTC.pdf},
%journal = {NVIDIA GTC presentation},
@misc{volkov_gpu_ilp,
  author = {V. Volkov},
  title = {Better Performance at Lower Occupancy},
  howpublished = {Presentation at NVIDIA GTC},
  year = {2010},
}

@inproceedings{mint,
  author = {D.Unat and X.Cai and S. Baden},
  title =  {{Mint: Realizing CUDA performance in 3D Stencil Methods with Annotated C}},
  booktitle = {ICS},
  year = {2011},
}

@mastersthesis{phaseorder,
  author = {M. Queva},
  title =  {Phase-ordering in optimizing compilers},
  booktitle = {Master thesis},
  year = {2007},
}

@inproceedings{predcuda,
  author =  {K. Kothapalli and R. Mukherjee and M. S. Rehman and S. Patidar and P. J. Narayanan and K. Srinathan},
  title = {{A performance prediction model for the CUDA GPGPU platform}},
  booktitle = {HiPC},
  year = {2009},
}

@inproceedings{multigpuspa,
  author = {D. Schaa and D. Kaeli},
  title = {Exploring the multiple-{GPU} design space},
  booktitle = {IPDPS},
  year = {2009},
}

@inproceedings{cpr,
  author = {B. C. Lee and J. Collins and H. Wang and D. Brooks},
  title = {{CPR}: Composable Performance Regression for Scalable Multiprocessor Models},
  booktitle = {MICRO},
  year = {2008},
}

@inproceedings{sparsemv_gpu,
author = {J. W. Choi and A. Singh and R. W. Vuduc},
title = {{Model-driven autotuning of sparse matrix-vector multiply on GPUs}},
booktitle = {PPoPP},
year = {2010},
}

@inproceedings{crossplatform,
   title = {Cross-Platform Performance Prediction of Parallel Applications Using Partial Execution},
   author = {L. T. Yang and X. Ma and F. Mueller},
   booktitle = {SC},
   year = {2005},
}

@inproceedings{modelhpcgrid,
title = {Modeling the performance of an algebraic multigrid cycle on {HPC} platforms},
author = {H. Gahvari and A. H. Baker and M. Schulz and U. M. Yang and K. E. Jordan and W. Gropp},
booktitle = {ICS},
year = {2011},
}

@inproceedings{mdr,
  author = {Pienaar, J. A. and Raghunathan, A. and Chakradhar, S.},
   title = {{MDR}: performance model driven runtime for heterogeneous parallel platforms},
     booktitle = {ICS},
      year = {2011},
                }


@inproceedings{Barnes:2008,
  author = {Barnes, B. J. and Rountree, B. and Lowenthal, D. K. and Reeves, J. and de Supinski, B. and Schulz, M.},
   title = {A regression-based approach to scalability prediction},
   booktitle = {ICS},
      year = {2008},
                }


@inproceedings{Snavely:model,
  author = {Snavely, A. and Carrington, L. and Wolter, N. and Labarta, J. and Badia, R. and Purkayastha, A.},
   title = {A framework for performance modeling and prediction},
    booktitle = {SC},
     year = {2002},
             }

@inproceedings{Lee:2007:MIL,
  author = {Lee, B. C. and Brooks, D. M. and de Supinski, B. R. and Schulz, M. and Singh, K. and McKee, S. A.},
   title = {Methods of inference and learning for performance modeling of parallel applications},
     booktitle = {PPoPP},
      year = {2007},
}

@inproceedings{Lee:asplos_regression,
  author = {Lee, B. C. and Brooks, D. M.},
   title = {Accurate and efficient regression modeling for microarchitectural performance and power prediction},
     booktitle = {ASPLOS-XII},
      year = {2006},
                }

@inproceedings{sadayaffine,
   title = {Automatic {C-to-CUDA} Code Generation for Affine Programs},
   author = {M. Baskaran and J. Ramanujam and P. Sadayappan},
   booktitle = {CC},
   year = {2010},
}

@inproceedings{cudalite,
   author    = {S.-Z. Ueng and M. Lathara and S. S. Baghsorkhi and W.-m. W. Hwu},
     title     = {{CUDA-Lite}: Reducing {GPU} Programming Complexity},
                                                    booktitle = {LCPC},
                                                      year      = {2008},

}

@inproceedings{dad,
  author = {Balasundaram, V. and Kennedy, K.},
   title = {A technique for summarizing data access and its use in parallelism enhancing transformations},
     booktitle = {PLDI},
      year = {1989},
               }

@phdthesis{rsd,
  author = {C. D. Callahan},
  title =  {A global approach to detection of parallelism},
   booktitle = {PhD thesis},
   year = {1987},
}

@article{brs,
  author = {Havlak, P. and Kennedy, K.},
   title = {An Implementation of Interprocedural Bounded Regular Section Analysis},
    journal = {IEEE Trans. Parallel Distrib. Syst.},
     volume = {2},
      issue = {3},
        year = {1991},
}

@inproceedings{idiomfpga,
  author = {Carrington, L. and Tikir, M. M. and Olschanowsky, C. and Laurenzano, M. and Peraza, J. and Snavely, A. and Poole, S.},
   title = {An idiom-finding tool for increasing productivity of accelerators},
    booktitle = {ICS},
      year = {2011},
                }


@misc{imb,
  author = {Intel Corporation},
  title = {{Intel MPI Benchmarks 3.2.3}},
  howpublished = {url={http://software.intel.com/en-us/articles/intel-mpi-benchmarks/}},
}

@inproceedings{gpuperf,
  author = {Sim, Jaewoong and Dasgupta, Aniruddha and Kim, Hyesoon and Vuduc, Richard},
  title = {{GPUPerf: A performance analysis framework for identifying potential benefits in GPGPU applications}},
  booktitle = {PPoPP},
  year = {2012},
}

% author = {Jablin, Thomas B. and Prabhu, Prakash and Jablin, James A. and Johnson, Nick P. and Beard, Stephen R. and August, David I.},
@inproceedings{cpugpucomm,
  author = {Jablin, T. B. and Prabhu, P. and Jablin, J. A. and Johnson, N. P. and Beard, S. R. and August, D. I.},
  title = {Automatic {CPU-GPU} communication management and optimization},
  series = {PLDI},
  year = {2011},
}

@article{prophesy,
  author = {Taylor, V. and Wu, X. and Stevens, R.},
  title = {Prophesy: an infrastructure for performance analysis and modeling of parallel and grid applications},
  journal = {SIGMETRICS Perform. Eval. Rev.},
  volume = {30},
  number = {4},
  month = mar,
  year = {2003},
  pages = {13--18},
}

@inproceedings{knlfusion,
  author = {Wang, Guibin and Lin, YiSong and Yi, Wei},
  title = {Kernel Fusion: An Effective Method for Better Power Efficiency on Multithreaded {GPU}},
  series = {GREENCOM-CPSCOM},
  year = {2010},
}


@inproceedings{looptransform,
  author = {Pouchet, Louis-No\"{e}l and Bondhugula, Uday and Bastoul, C{\'e}dric and Cohen, Albert and Ramanujam, J. and Sadayappan, P. and Vasilache, Nicolas},
  title = {Loop transformations: convexity, pruning and optimization},
  booktitle = {POPL},
  year = {2011},
}

@inproceedings{loopfusionmem,
  author = {Fraboulet, Antoine and Kodary, Karen and Mignotte, Anne},
  title = {Loop fusion for memory space optimization},
  booktitle = {ISSS},
  year = {2001},
}

@inproceedings{loopreducespace,
  author = {Unnikrishnan, Priya and Chen, Guangyu and Kandemir, Mahmut and Karakoy, Mustafa and Kolcu, Ibrahim},
  title = {Loop transformations for reducing data space requirements of resource-constrained applications},
  booktitle = {SAS},
  year = {2003},
}

@inproceedings{gpuknlfusion,
  author = {Fousek, Jan and Filipovi\v{c}, Ji\v{r}i and Madzin, Matu\v{s}},
  title = {{Automatic fusions of CUDA-GPU kernels for parallel map}},
  booktitle = {HEART},
  year = {2011},
}

%Thrust: C++ template library for CUDA}},
%howpublished = {url={http://code.google.com/p/thrust/}},
@article{thrust,
author = {N. Bell and J. Hoberock},
title = {{Thrust: A Productivity-Oriented Library for CUDA}},
booktitle = {GPU Computing Gems, Jade Edition},
year = {2011},
}

@inproceedings{ghostzone,
  author = {Rivera, G. and Tseng, C.-W},
  title = {Tiling optimizations for {3D} scientific computations},
  booktitle = {SC},
  year = {2000},
}

@inproceedings{1stsuperscalarmodel,
  author = {Karkhanis, Tejas S. and Smith, James E.},
  title = {A First-Order Superscalar Processor Model},
  booktitle = {ISCA},
  series = {ISCA},
  year = {2004},
}

@inproceedings{valgrind,
  author = {Nethercote, Nicholas and Seward, Julian},
  title = {Valgrind: a framework for heavyweight dynamic binary instrumentation},
  booktitle = {PLDI},
  year = {2007},
}

@inproceedings{pin,
  author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
  title = {Pin: building customized program analysis tools with dynamic instrumentation},
  booktitle = {PLDI},
  year = {2005},
}

@ARTICLE{tau,
     author = {Sameer S. Shende and Allen D. Malony},
     title = {The {Tau} Parallel Performance System},
     journal = {The International Journal of High Performance Computing Applications},
     year = {2006},
     volume = {20},
     pages = {287--331}
}

@article{hpctoolkit,
  author = {Adhianto, L. and Banerjee, S. and Fagan, M. and Krentel, M. and Marin, G. and Mellor-Crummey, J. and Tallent, N. R.},
  title = {{HPCTOOLKIT}: tools for performance analysis of optimized parallel programs},
  journal = {Concurr. Comput. : Pract. Exper.},
  volume = {22},
  issue = {6},
  month = {April},
  year = {2010},
  pages = {685--701},
}

@article{vtune,
  author = {J. Reinders},
  title = {{VTune} Performance Analyzer Essentials},
  booktitle = {Intel Press},
  month = {April},
  year = {2005},
}

@article{sst,
  author = {Janssen, Curtis L. and Adalsteinsson, Helgi and Kenny, Joseph P.},
  title = {Using simulation to design extremescale applications and architectures: programming model exploration},
  journal = {SIGMETRICS Perform. Eval. Rev.},
  volume = {38},
  issue = {4},
  month = {March},
  year = {2011},
}

@inproceedings{ramp,
  author = {Tan, Zhangxi and Waterman, Andrew and Avizienis, Rimas and Lee, Yunsup and Cook, Henry and Patterson, David and Asanovi\'{c}, Krste},
  title = {RAMP gold: an FPGA-based architecture simulator for multiprocessors},
  booktitle = {DAC},
  year = {2010},
}

@inproceedings{grophecy,
  author = {Meng, J. and Morozov, V. A. and Kumaran, K. and Vishwanath, V. and Uram, T. D.},
  title = {{GROPHECY: GPU performance projection from CPU code skeletons}},
  booktitle = {SC},
  year = {2011},
}

@inproceedings{grophecy2,
  author = {Meng, J. and Morozov, V. A. and Vishwanath, V. and Kumaran, K.},
  title = {Dataflow-Driven {GPU} Performance Projection for Multi-Kernel Transformations},
  booktitle = {SC},
  year = {2012},
}

@inproceedings{bigsim,
  author = {G. Zheng and G. Kakulapati and L. V. Kale},
  title = {{BigSim}: A parallel simulator for performance prediction of extremely large parallel machines},
  booktitle = {IPDPS},
  year = {2004},
}

@article{gprof,
  author = {Graham, Susan L. and Kessler, Peter B. and McKusick, Marshall K.},
  title = {gprof: a call graph execution profiler},
  journal = {SIGPLAN Not.},
  volume = {39},
  issue = {4},
  year = {2004},
}

@INPROCEEDINGS{papi,
     author = {Kevin London and Shirley Moore and Philip Mucci and Keith Seymour and Richard Luczak},
     title = {The {PAPI} Cross-Platform Interface to Hardware Performance Counters},
     booktitle = {Department of Defense Users¿ Group Conference Proceedings},
     year = {2001},
}

@article{scalasca,
  author = {Geimer, Markus and Wolf, Felix and Wylie, Brian J. N. and \'{A}brah\'{a}m, Erika and Becker, Daniel and Mohr, Bernd},
  title = {The {Scalasca} performance toolset architecture},
  journal = {Concurr. Comput. : Pract. Exper.},
  volume = {22},
  issue = {6},
  year = {2010},
  pages = {702--719},
}

@inproceedings{pbound,
   author = {Sri Hari Krishna Narayanan and Boyana Norris and Paul D. Hovland},
   title = {Generating Performance Bounds from Source Code},
   booktitle = {Proceedings of the First International Workshop on Parallel Software Tools and Tool Infrastructures (PSTI 2010)},
   institution = {Argonne National Laboratory},
   month = {9},
   year = {2010},
}

@inproceedings{orio,
   author = {Albert Hartono and Boyana Norris and Ponnuswamy Sadayappan},
   title = {Annotation-Based Empirical Performance Tuning Using {Orio}},
   booktitle = {Proceedings of the 23rd  IEEE International Parallel \& Distributed Processing Symposium},
   year = {2009},
}

@inproceedings{adlb,
  author = {Lusk, Ewing},
  title = {{Using MPI to Implement Scalable Libraries}},
  booktitle = {Proceedings of the 16th European PVM/MPI Users' Group Meeting on Recent Advances in Parallel Virtual Machine and Message Passing Interface},
  year = {2009},
  pages = {6--6},
}

@article{starpu,
  author = {Augonnet, C. and Thibault, S. and Namyst, R. and Wacrenier, P-A},
  title = {{StarPU}: a unified platform for task scheduling on heterogeneous multicore architectures},
  journal = {Concurr. Comput. : Pract. Exper.},
  volume = {23},
  issue = {2},
  month = {February},
  year = {2011},
  issn = {1532-0626},
  pages = {187--198},
}

@article{rose,
   author    = {Daniel J. Quinlan},
   title     = {ROSE: Compiler Support for Object-Oriented Frameworks},
   journal   = {Parallel Processing Letters},
   volume    = {10},
   number    = {2/3},
   year      = {2000},
   pages     = {215-226},
}

% author = {Hoefler, Torsten and Gropp, William and Kramer, William and Snir, Marc},
@inproceedings{sysmodel,
  author = {Hoefler, T. and Gropp, W. and Kramer, W. and Snir, M.},
  title = {Performance modeling for systematic performance tuning},
  booktitle = {SC},
  year = {2011},
}

%author = {Barker, Kevin J. and Davis, Kei and Hoisie, Adolfy and Kerbyson, Darren J. and Lang, Michael and Pakin, Scott and Sancho, Jos\'{e} Carlos},
@article{largesysmodel,
  author = {Barker, K. J. and Davis, K. and Hoisie, A. and Kerbyson, D. J. and Lang, M. and Pakin, S. and Sancho, J. C.},
  title = {Using Performance Modeling to Design Large-Scale Systems},
  journal = {Computer},
  volume = {42},
  issue = {11},
  month = {November},
  year = {2009},
}

@inproceedings{bgmodel,
   author    = {D. J. Kerbyson and
                A. Hoisie},
   title     = {Performance Modeling of the Blue Gene Architecture},
   booktitle = {John Vincent Atanasoff Symposium},
   year      = {2006},
   pages     = {252-259},
}

% author    = {Darren J. Kerbyson and Henry J. Alme and Adolfy Hoisie and Fabrizio Petrini and Harvey J. Wasserman and M. Gittings},
@inproceedings{darrensc01,
   author    = {D. J. Kerbyson and
                H. J. Alme and
                A. Hoisie and
                F. Petrini and
                H. J. Wasserman and
                M. Gittings},
   title     = {Predictive performance and scalability modeling of a large-scale
                application},
   booktitle = {SC},
   year      = {2001},
   pages     = {37},
}


@article{tilera,
  author = {Wentzlaff, David and Griffin, Patrick and Hoffmann, Henry and Bao, Liewei and Edwards, Bruce and Ramey, Carl and Mattina, Matthew and Miao, Chyi-Chang and Brown III, John F. and Agarwal, Anant},
  title = {On-Chip Interconnection Architecture of the Tile Processor},
  journal = {IEEE Micro},
  volume = {27},
  issue = {5},
  month = {September},
  year = {2007},
  pages = {15--31},
}

@book{arm,
  author = {Seal, David},
  title = {ARM Architecture Reference Manual},
  year = {2000},
  isbn = {0201737191},
  edition = {2nd},
  publisher = {Addison-Wesley Longman Publishing Co., Inc.},
}

@inproceedings{atom,
  author = {Wang, Perry H. and Collins, Jamison D. and Weaver, Christopher T. and Kuttanna, Blliappa and Salamian, Shahram and Chinya, Gautham N. and Schuchman, Ethan and Schilling, Oliver and Doil, Thorsten and Steibl, Sebastian and Wang, Hong},
  title = {Intel\&\#174; atom\&\#8482; processor core made FPGA-synthesizable},
  booktitle = {FPGA},
  year = {2009},
  isbn = {978-1-60558-410-2},
}

@article{hacc1,
  author = {Salman Habib and Adrian Pope and Zarija Luki\'c and David Daniel and Patricia Fasel and Nehal Desai and Katrin Heitmann and Chung-Hsing Hsu and Lee Ankeny and Graham Mark and Suman Bhattacharya and James Ahrens},
  title = {Hybrid petacomputing meets cosmology: The Roadrunner Universe project},
  journal = {Journal of Physics: Conf. Series, 180, 012019},
  year = {2009},
}

@article{hacc2,
   author    = {Adrian Pope and
                Salman Habib and
                Zarija Lukic and
                David Daniel and
                Patricia K. Fasel and
                Katrin Heitmann and
                Nehal Desai},
   title     = {The Accelerated Universe},
   journal   = {Computing in Science and Engineering},
   volume    = {12},
   number    = {4},
   year      = {2010},
   pages     = {17-25},
}

@inproceedings{ocelot,
  author = {G. Diamos and A. Kerr and S. Yalamanchili and N. Clark},
  title = {Ocelot: A Dynamic Compiler for Bulk-Synchronous Applications in Heterogeneous Systems},
  booktitle = {Proceedings of The Nineteenth International Conference on Parallel Architectures and Compilation Techniques},
  year = {2010},
  location = {Vienna, Austria},
  publisher = {ACM},
  }



@misc{cudavizprof,
title={{NVIDIA Corporation. NVIDIA Visual Pro¿ler}},
author={{NVIDIA Corporation}},
howpublished = {http://developer.nvidia.com/content/nvidia\-visual\-profiler},
}


@inproceedings{35stencil,
  author = {Nguyen, A. and Satish, N. and Chhugani, J. and Kim, C. and Dubey, P.},
  title = {3.5-D Blocking Optimization for Stencil Computations on Modern {CPUs and GPUs}},
  booktitle = {SC},
  year = {2010},
}

@inproceedings{partcamp,
  author = {Aji, A. M. and Daga, M. and Feng, W.},
  title = {Bounding the effect of partition camping in {GPU} kernels},
  booktitle = {CF},
  year = {2011},
}

%author = {DeVito, Zachary and Joubert, Niels and Palacios, Francisco and Oakley, Stephen and Medina, Montserrat and Barrientos, Mike and Elsen, Erich and Ham, Frank and Aiken, Alex and Duraisamy, Karthik and Darve, Eric and Alonso, Juan and Hanrahan, Pat},
@inproceedings{liszt,
  author = {DeVito, Z. and Joubert, N. and Palacios, F. and Oakley, S. and Medina, M. and Barrientos, M. and Elsen, E. and Ham, F. and Aiken, A. and Duraisamy, K. and Darve, E. and Alonso, J. and Hanrahan, P.},
  title = {{Liszt: a domain specific language for building portable mesh-based PDE solvers}},
  booktitle = {SC},
  year = {2011},
  pages = {9:1--9:12},
}

% author = {Arvind K. Sujeeth and Hyoukjoong Lee and Kevin J. Brown and Hassan Chafi and Michael Wu and Anand R. Atreya and Kunle Olukotun and Tiark Rompf and Martin Odersky},
@inproceedings{optiml,
  author = {A. K. Sujeeth and H. Lee and K J. Brown and H. Chafi and M. Wu and A. R. Atreya and K. Olukotun and T. Rompf and M. Odersky},
  title = {{OptiML}: an implicitly parallel domainspecific language for machine learning},
  booktitle = {ICML},
  year = {2011}
}

@article{mpireducemodel,
  author = {R. Thakur and R. Rabenseifner and W. Gropp},
  title = {Optimization of Collective Communication Operations in MPICH},
  journal = {the International Journal of High Performance Computing Applications},
  year = {2005},
  volumn = 19,
  number = 1,
  pages = {49-66},
}

@article{roofline,
  author = {Williams, S. and Waterman, A. and Patterson, D.},
  title = {Roofline: an insightful visual performance model for multicore architectures},
  journal = {Commun. ACM},
  volume = {52},
  number = {4},
  month = {Apr},
  year = {2009},
  pages = {65--76},
}

@inproceedings{aspen,
  title = {Aspen - A Domain Specific Language for Performance Modeling},
  author = {K. L. Spafford and J. S. Vetter},
  booktitle = {SC},
  year = {2012},
}

@article{simpoint,
  author = {Perelman, E. and Hamerly, G. and Van Biesbrouck, M. and Sherwood, T. and Calder, B.},
  title = {Using SimPoint for accurate and efficient simulation},
  journal = {SIGMETRICS Perform. Eval. Rev.},
  volume = {31},
  number = {1},
  year = {2003},
}

@article{gtc,
  author={S. Ethier and W. Tang  and Z. Lin},
  title={Gyrokinetic particle-in-cell simulations of plasma microturbulence on advanced computing platforms},
  journal={SciDAC 2005, Journal of Physics: Conference Series},
  month={Nov.},
  year={2011},
  volume={16},
  number={},
  pages={1-15},
}

@inproceedings{grophecy_anonymous,
  author = {},
  title = {Anonymized for blind review},
  booktitle = {},
  year = {},
}

@article{sord,
  author={G. P. Ely and S. M. Day and J.-B. Minster},
  title={Dynamic rupture models for the southern {San Andreas} fault},
  journal={Bull. Seism. Soc. Am.},
  year={2010},
  volume={100},
  number={1},
  pages={131-150},
}

@inproceedings{miniapps,
  author = {Stone, Andrew and Dennis, John and Strout, Michelle},
  title = {Establishing a Miniapp as a programmability proxy},
  booktitle = {PPoPP},
  year = {2012},
}

@article{poet,
  author = {Yi, Qing},
  title = {{POET}: a scripting language for applying parameterized source-to-source program transformations},
  journal = {Softw. Pract. Exper.},
  volume = {42},
  number = {6},
  month = {Jun},
  year = {2012},
}

@article{ibmhpct,
  title = {{IBM System Blue Gene Solution: Performance Analysis Tools}},
  author = {Gary Lakner and I-Hsin Chung and Guojing Cong and Scott Fadden and Nicholas Goracke and David Klepacki and Jeffrey Lien and Christoph Pospiech and Seetharami R. Seelam and Hui-Fang Wen},
  month = {Nov},
  year = {2008},
  howpublished = {url={http://www.redbooks.ibm.com/redpapers/pdfs/redp4256.pdf}},
}

@article{skope,
  author = {Meng, J. and Wu, X. and Morozov, V. A. and Vishwanath, V. and Kumaran, K. and Taylor, V. and Lee, C-W.},
  title = {{SKOPE: A Framework for Modeling and Exploring Workload Behavior}},
  booktitle = {ANL Tech. report},
  year = {2012},
}

@article{bwalkupprof,
  author = {Bob Walkup},
  title = {{Private conversation with Bob Walkup}},
}

% http://dl.acm.org/citation.cfm?id=151643&CFID=209930700&CFTOKEN=69109866
@article{callgraph,
  author = {Mary W. Hall, Ken Kennedy},
  title = {Efficient call graph analysis},
  journal = {Letters on Programming Languages and Systems (LOPLAS)},
  volume = {1},
  number = {3},
  month = {Sept},
  year = {1992},
}

% http://dl.acm.org/citation.cfm?id=1089012&CFID=209930700&CFTOKEN=69109866
@article{wholetrace,
  author = {Xiangyu Zhang, Rajiv Gupta},
  title = {Whole execution traces and their applications},
  journal = {Transactions on Architecture and Code Optimization (TACO)},
  volume = {2},
  number = {3},
  month = {Sept},
  year = {2005},
}

@inproceedings{Hartono:2009,
  author = {Hartono, Albert and Norris, Boyana and Sadayappan, P.},
  title = {Annotation-based empirical performance tuning using Orio},
  booktitle = {Proceedings of the 2009 IEEE International Symposium on Parallel\&Distributed Processing},
  year = {2009},
  isbn = {978-1-4244-3751-1},
  pages = {1--11},
  numpages = {11},
  url = {http://dl.acm.org/citation.cfm?id=1586640.1587666}, doi = {10.1109/IPDPS.2009.5161004}, acmid = {1587666},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{Fursin2005:itercomp,
  author = {Grigori Fursin and Albert Cohen and Michael O'Boyle and Olivier Temam},
  title = {A pratical method for quickly evaluating program optimizations},
  booktitle = {HiPEAC},
  month = {November},
  year = {2005}
}

% http://link.springer.com/chapter/10.1007%2F3-540-44681-8_19
@article{hpm,
  title = {The Hardware Performance Monitor Toolkit},
  author = {Luiz A. DeRose},
  booktitle = {Euro-Par 2001 Parallel Processing},
  pages = {122--132},
  year = {2001}
}

@inproceedings{FFTW98,
	Author = {M. Frigo and S. Johnson},
	Booktitle = {Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP)},
	Pages = {1381},
	Title = {{FFTW: An Adaptive Software Architecture for the FFT}},
        address={Seattle, WA},
	Volume = 3,
	Year = 1998}

% jichi 12/18/2013
% This reference is requested by IPDPS reviewers for the IPDPS14 paper.
@article{GA:wrg10,
  author = {Van Ertvelde, Luk and Eeckhout, Lieven},
  title = {Workload Reduction and Generation Techniques},
  journal = {IEEE Micro},
  issue_date = {November 2010},
  volume = {30},
  number = {6},
  month = nov,
  year = {2010},
  issn = {0272-1732},
  pages = {57--65},
  numpages = {9},
  url = {http://dx.doi.org/10.1109/MM.2010.97},
  doi = {10.1109/MM.2010.97},
  acmid = {1936392},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
  keywords = {benchmarking, workload characterization, workload characterization, workload generation, workload reduction, benchmarking, workload generation, workload reduction},
}

% EOF
