Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Aug  2 21:51:53 2025
| Host         : 37b9771225f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.838        0.000                      0                 1255        0.077        0.000                      0                 1255       40.410        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            67.838        0.000                      0                 1255        0.077        0.000                      0                 1255       40.410        0.000                       0                   359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       67.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.838ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.416ns  (logic 6.541ns (42.431%)  route 8.875ns (57.569%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I3_O)        0.150    18.846 f  processor/stage_IFID/operation_result[5]_i_9/O
                         net (fo=5, routed)           0.632    19.478    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[3]_2
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.348    19.826 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[3]_i_4/O
                         net (fo=1, routed)           0.772    20.598    processor/stage_IFID/operation_result_reg[3]
    SLICE_X4Y116         LUT6 (Prop_lut6_I4_O)        0.124    20.722 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    20.722    processor/stage_EX/operation_result_reg[7]_0[3]
    SLICE_X4Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)        0.031    88.560    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.560    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 67.838    

Slack (MET) :             67.978ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.276ns  (logic 6.291ns (41.181%)  route 8.985ns (58.819%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I4_O)        0.124    18.820 f  processor/stage_IFID/operation_result[4]_i_4/O
                         net (fo=6, routed)           1.089    19.910    processor/stage_IFID/operation_result[4]_i_4_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  processor/stage_IFID/operation_result[5]_i_4/O
                         net (fo=1, routed)           0.425    20.459    processor/stage_IFID/operation_result[5]_i_4_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    20.583    processor/stage_EX/operation_result_reg[7]_0[5]
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.031    88.560    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.560    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                 67.978    

Slack (MET) :             68.011ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 6.958ns (45.495%)  route 8.336ns (54.505%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.670    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=9, routed)           1.371    18.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y116         LUT2 (Prop_lut2_I1_O)        0.124    18.279 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000    18.279    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.811 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.688    19.738    processor/stage_IFID/op_out0[6]
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.302    20.040 r  processor/stage_IFID/operation_result[6]_i_4/O
                         net (fo=1, routed)           0.436    20.476    processor/stage_IFID/operation_result[6]_i_4_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I4_O)        0.124    20.600 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    20.600    processor/stage_EX/operation_result_reg[7]_0[6]
    SLICE_X6Y115         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.676    88.371    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.195    88.566    
                         clock uncertainty           -0.035    88.530    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)        0.081    88.611    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.611    
                         arrival time                         -20.600    
  -------------------------------------------------------------------
                         slack                                 68.011    

Slack (MET) :             68.013ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.288ns  (logic 6.291ns (41.151%)  route 8.996ns (58.849%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I4_O)        0.124    18.820 f  processor/stage_IFID/operation_result[4]_i_4/O
                         net (fo=6, routed)           1.070    19.891    processor/stage_IFID/operation_result[4]_i_4_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I5_O)        0.124    20.015 r  processor/stage_IFID/operation_result[0]_i_7/O
                         net (fo=1, routed)           0.455    20.470    processor/stage_IFID/operation_result[0]_i_7_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.124    20.594 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    20.594    processor/stage_EX/operation_result_reg[7]_0[0]
    SLICE_X2Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.676    88.371    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.195    88.566    
                         clock uncertainty           -0.035    88.530    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)        0.077    88.607    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.607    
                         arrival time                         -20.594    
  -------------------------------------------------------------------
                         slack                                 68.013    

Slack (MET) :             68.081ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 6.541ns (43.115%)  route 8.630ns (56.885%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I3_O)        0.150    18.846 f  processor/stage_IFID/operation_result[5]_i_9/O
                         net (fo=5, routed)           0.559    19.405    processor/stage_IFID/IFID_reg_reg[33]_2
    SLICE_X6Y115         LUT6 (Prop_lut6_I5_O)        0.348    19.753 r  processor/stage_IFID/operation_result[2]_i_4/O
                         net (fo=1, routed)           0.600    20.354    processor/stage_IFID/operation_result[2]_i_4_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.124    20.478 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    20.478    processor/stage_EX/operation_result_reg[7]_0[2]
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.029    88.558    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.558    
                         arrival time                         -20.478    
  -------------------------------------------------------------------
                         slack                                 68.081    

Slack (MET) :             68.201ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 6.541ns (43.454%)  route 8.512ns (56.546%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I3_O)        0.150    18.846 f  processor/stage_IFID/operation_result[5]_i_9/O
                         net (fo=5, routed)           0.629    19.475    processor/stage_IFID/IFID_reg_reg[33]_2
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.348    19.823 r  processor/stage_IFID/operation_result[4]_i_5/O
                         net (fo=1, routed)           0.412    20.235    processor/stage_IFID/operation_result[4]_i_5_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.124    20.359 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    20.359    processor/stage_EX/operation_result_reg[7]_0[4]
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.031    88.560    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.560    
                         arrival time                         -20.359    
  -------------------------------------------------------------------
                         slack                                 68.201    

Slack (MET) :             68.387ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 6.541ns (44.004%)  route 8.324ns (55.996%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.760 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=9, routed)           1.011    17.772    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/O[3]
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.306    18.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_10/O
                         net (fo=4, routed)           0.619    18.696    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I3_O)        0.150    18.846 f  processor/stage_IFID/operation_result[5]_i_9/O
                         net (fo=5, routed)           0.322    19.169    processor/stage_IFID/IFID_reg_reg[33]_2
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.348    19.517 r  processor/stage_IFID/operation_result[1]_i_4/O
                         net (fo=1, routed)           0.530    20.047    processor/stage_IFID/operation_result[1]_i_4_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I4_O)        0.124    20.171 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    20.171    processor/stage_EX/operation_result_reg[7]_0[1]
    SLICE_X4Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)        0.029    88.558    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.558    
                         arrival time                         -20.171    
  -------------------------------------------------------------------
                         slack                                 68.387    

Slack (MET) :             68.444ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.855ns  (logic 7.036ns (47.363%)  route 7.819ns (52.637%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           3.046    11.714    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I2_O)        0.124    11.838 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3/O
                         net (fo=1, routed)           0.000    11.838    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    12.050 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[13]_i_2/O
                         net (fo=7, routed)           0.917    12.968    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[16]_0
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.299    13.267 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[13]_i_1/O
                         net (fo=3, routed)           0.568    13.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/step_one__0_carry__0_i_3[1]
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    14.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/result0_carry__0/O[3]
                         net (fo=2, routed)           0.595    15.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.307    15.346 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.650    15.996    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/IFID_reg_reg[32][0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    16.120    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.670    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=9, routed)           1.371    18.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y116         LUT2 (Prop_lut2_I1_O)        0.124    18.279 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000    18.279    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.811 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.124 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.302    19.426    processor/stage_IFID/op_out0[7]
    SLICE_X7Y115         LUT5 (Prop_lut5_I1_O)        0.306    19.732 r  processor/stage_IFID/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.306    20.038    processor/stage_IFID/operation_result[7]_i_4_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    20.162    processor/stage_EX/operation_result_reg[7]_0[7]
    SLICE_X6Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.675    88.370    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.195    88.565    
                         clock uncertainty           -0.035    88.529    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)        0.077    88.606    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.606    
                         arrival time                         -20.162    
  -------------------------------------------------------------------
                         slack                                 68.444    

Slack (MET) :             69.867ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.545ns  (logic 3.574ns (28.490%)  route 8.971ns (71.510%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.911    10.416    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[0]
    SLICE_X4Y117         LUT6 (Prop_lut6_I3_O)        0.124    10.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=26, routed)          2.657    13.197    processor/stage_IFID/wr_data[0]
    SLICE_X10Y114        LUT4 (Prop_lut4_I1_O)        0.153    13.350 r  processor/stage_IFID/memory_file_reg_0_0_i_8/O
                         net (fo=16, routed)          4.337    17.687    processor/data_mem/ADDRBWRADDR[8]
    RAMB36_X1Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.482    88.177    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                         clock pessimism              0.186    88.363    
                         clock uncertainty           -0.035    88.327    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    87.554    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                         87.554    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 69.867    

Slack (MET) :             70.206ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 3.574ns (29.279%)  route 8.633ns (70.721%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.911    10.416    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[0]
    SLICE_X4Y117         LUT6 (Prop_lut6_I3_O)        0.124    10.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=26, routed)          2.657    13.197    processor/stage_IFID/wr_data[0]
    SLICE_X10Y114        LUT4 (Prop_lut4_I1_O)        0.153    13.350 r  processor/stage_IFID/memory_file_reg_0_0_i_8/O
                         net (fo=16, routed)          3.999    17.349    processor/data_mem/ADDRBWRADDR[8]
    RAMB36_X1Y19         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.483    88.178    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/CLKBWRCLK
                         clock pessimism              0.186    88.364    
                         clock uncertainty           -0.035    88.328    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    87.555    processor/data_mem/memory_file_reg_1_2
  -------------------------------------------------------------------
                         required time                         87.555    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                 70.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.654%)  route 0.206ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=90, routed)          0.206     1.923    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.846    processor/reg_file/reg_file_reg_r3_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.654%)  route 0.206ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=90, routed)          0.206     1.923    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.846    processor/reg_file/reg_file_reg_r3_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.654%)  route 0.206ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=90, routed)          0.206     1.923    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.846    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.654%)  route 0.206ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=90, routed)          0.206     1.923    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.846    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.502%)  route 0.280ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=91, routed)          0.280     1.997    processor/reg_file/reg_file_reg_r3_0_7_6_7/A1
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.901    processor/reg_file/reg_file_reg_r3_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.502%)  route 0.280ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=91, routed)          0.280     1.997    processor/reg_file/reg_file_reg_r3_0_7_6_7/A1
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.901    processor/reg_file/reg_file_reg_r3_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.502%)  route 0.280ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=91, routed)          0.280     1.997    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A1
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.901    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.502%)  route 0.280ns (66.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=91, routed)          0.280     1.997    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A1
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X6Y110         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.901    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=93, routed)          0.294     2.011    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRD0
    SLICE_X6Y111         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_0_5/WCLK
    SLICE_X6Y111         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.902    processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=93, routed)          0.294     2.011    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRD0
    SLICE_X6Y111         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/reg_file/reg_file_reg_r3_0_7_0_5/WCLK
    SLICE_X6Y111         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.902    processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y23  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y18  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y20  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y25  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y25  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y27  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y19  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y24  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y113  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 4.104ns (48.244%)  route 4.403ns (51.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.807     5.351    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  processor/programcounter/prog_ctr_reg[3]/Q
                         net (fo=5, routed)           4.403    10.173    pio_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.685    13.859 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.859    pio[4]
    K3                                                                r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.152ns (49.928%)  route 4.164ns (50.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.738     5.282    processor/programcounter/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  processor/programcounter/prog_ctr_reg[1]/Q
                         net (fo=9, routed)           4.164     9.924    pio_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         3.674    13.599 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.599    pio[2]
    L3                                                                r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 3.959ns (49.705%)  route 4.006ns (50.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.806     5.350    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.806 r  processor/programcounter/prog_ctr_reg[9]/Q
                         net (fo=3, routed)           4.006     9.812    pio_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         3.503    13.316 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.316    pio[10]
    J3                                                                r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.030ns (50.487%)  route 3.952ns (49.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.738     5.282    processor/programcounter/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     5.800 r  processor/programcounter/prog_ctr_reg[0]/Q
                         net (fo=11, routed)          3.952     9.752    pio_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.512    13.265 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.265    pio[1]
    M3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 3.961ns (50.798%)  route 3.836ns (49.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.807     5.351    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.456     5.807 r  processor/programcounter/prog_ctr_reg[5]/Q
                         net (fo=4, routed)           3.836     9.643    pio_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         3.505    13.148 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.148    pio[6]
    H1                                                                r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.981ns (53.048%)  route 3.523ns (46.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.800     5.344    UART/transmitter/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.523     9.323    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.848 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.848    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 3.959ns (57.665%)  route 2.906ns (42.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.806     5.350    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  processor/programcounter/prog_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.806 r  processor/programcounter/prog_ctr_reg[6]/Q
                         net (fo=7, routed)           2.906     8.712    pio_OBUF[7]
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.215 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.215    pio[7]
    A15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 3.976ns (60.939%)  route 2.549ns (39.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.807     5.351    processor/programcounter/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.807 r  processor/programcounter/prog_ctr_reg[8]/Q
                         net (fo=4, routed)           2.549     8.355    pio_OBUF[9]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.875 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.875    pio[9]
    A14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 4.030ns (62.802%)  route 2.387ns (37.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.807     5.351    processor/programcounter/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.869 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=7, routed)           2.387     8.256    pio_OBUF[3]
    A16                  OBUF (Prop_obuf_I_O)         3.512    11.768 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.768    pio[3]
    A16                                                               r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 4.023ns (63.015%)  route 2.361ns (36.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.807     5.351    processor/programcounter/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.869 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=5, routed)           2.361     8.230    pio_OBUF[5]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.735 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.735    pio[5]
    C15                                                               r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.357ns (76.385%)  route 0.420ns (23.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.420     2.155    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.348 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.348    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.377ns (69.303%)  route 0.610ns (30.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.673     1.577    processor/programcounter/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.741 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=7, routed)           0.610     2.351    pio_OBUF[3]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.564 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.564    pio[3]
    A16                                                               r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.367ns (68.143%)  route 0.639ns (31.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.674     1.578    processor/programcounter/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  processor/programcounter/prog_ctr_reg[7]/Q
                         net (fo=5, routed)           0.639     2.358    pio_OBUF[8]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.584 r  pio_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.584    pio[8]
    B15                                                               r  pio[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.370ns (67.119%)  route 0.671ns (32.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.673     1.577    processor/programcounter/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.741 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=5, routed)           0.671     2.412    pio_OBUF[5]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.618 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.618    pio[5]
    C15                                                               r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.362ns (65.306%)  route 0.724ns (34.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.674     1.578    processor/programcounter/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  processor/programcounter/prog_ctr_reg[8]/Q
                         net (fo=4, routed)           0.724     2.443    pio_OBUF[9]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.664 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.664    pio[9]
    A14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.345ns (59.821%)  route 0.903ns (40.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  processor/programcounter/prog_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/programcounter/prog_ctr_reg[6]/Q
                         net (fo=7, routed)           0.903     2.621    pio_OBUF[7]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.825 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.825    pio[7]
    A15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.367ns (56.923%)  route 1.034ns (43.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.669     1.573    UART/transmitter/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.034     2.748    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.974 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.974    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.347ns (49.370%)  route 1.381ns (50.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.673     1.577    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  processor/programcounter/prog_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  processor/programcounter/prog_ctr_reg[5]/Q
                         net (fo=4, routed)           1.381     3.099    pio_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.305 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.305    pio[6]
    H1                                                                r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.377ns (49.423%)  route 1.409ns (50.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.645     1.549    processor/programcounter/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  processor/programcounter/prog_ctr_reg[0]/Q
                         net (fo=11, routed)          1.409     3.123    pio_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         1.213     4.336 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.336    pio[1]
    M3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.346ns (47.817%)  route 1.468ns (52.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.672     1.576    processor/programcounter/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  processor/programcounter/prog_ctr_reg[9]/Q
                         net (fo=3, routed)           1.468     3.186    pio_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.390 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.390    pio[10]
    J3                                                                r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 2.394ns (26.727%)  route 6.563ns (73.273%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.876     4.762    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X9Y110         LUT2 (Prop_lut2_I1_O)        0.120     4.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.399     7.281    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRC1
    SLICE_X6Y112         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.356     7.637 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.989     8.626    processor/programcounter/p_1_in0_out[4]
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.331     8.957 r  processor/programcounter/op1_dout_IFID[4]_i_1/O
                         net (fo=1, routed)           0.000     8.957    processor/stage_IFID/op1_dout_IFID_reg[4]_1
    SLICE_X10Y113        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 2.315ns (26.001%)  route 6.588ns (73.999%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.685     8.779    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y114         LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  processor/programcounter/op1_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000     8.903    processor/stage_IFID/op1_dout_IFID_reg[13]_0
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.762ns  (logic 2.158ns (24.629%)  route 6.604ns (75.371%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.876     4.762    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X9Y110         LUT2 (Prop_lut2_I1_O)        0.120     4.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.399     7.281    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRC1
    SLICE_X6Y112         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.608 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.030     8.638    processor/programcounter/p_1_in0_out[5]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     8.762 r  processor/programcounter/op1_dout_IFID[5]_i_1/O
                         net (fo=1, routed)           0.000     8.762    processor/stage_IFID/op1_dout_IFID_reg[5]_1
    SLICE_X7Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.677     5.042    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.715ns  (logic 2.315ns (26.563%)  route 6.400ns (73.437%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.496     8.591    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y114         LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  processor/programcounter/op1_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000     8.715    processor/stage_IFID/op1_dout_IFID_reg[15]_0
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 2.315ns (26.602%)  route 6.387ns (73.398%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.484     8.578    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y114         LUT6 (Prop_lut6_I2_O)        0.124     8.702 r  processor/programcounter/op1_dout_IFID[11]_i_1/O
                         net (fo=1, routed)           0.000     8.702    processor/stage_IFID/op1_dout_IFID_reg[11]_0
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.687ns  (logic 2.315ns (26.650%)  route 6.372ns (73.350%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.468     8.563    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.687 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     8.687    processor/stage_IFID/op1_dout_IFID_reg[6]_2
    SLICE_X11Y112        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.611     4.976    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.685ns  (logic 2.315ns (26.656%)  route 6.370ns (73.344%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.466     8.561    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  processor/programcounter/op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     8.685    processor/stage_IFID/op1_dout_IFID_reg[7]_3
    SLICE_X11Y112        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.611     4.976    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 2.315ns (27.186%)  route 6.200ns (72.814%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.297     8.391    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y113         LUT6 (Prop_lut6_I2_O)        0.124     8.515 r  processor/programcounter/op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     8.515    processor/stage_IFID/op1_dout_IFID_reg[12]_0
    SLICE_X9Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.487ns  (logic 2.315ns (27.277%)  route 6.172ns (72.723%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.268     8.363    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X7Y113         LUT6 (Prop_lut6_I1_O)        0.124     8.487 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     8.487    processor/stage_IFID/op1_dout_IFID_reg[0]_1
    SLICE_X7Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.677     5.042    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.421ns  (logic 2.315ns (27.489%)  route 6.106ns (72.511%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         2.299     3.762    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.124     3.886 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=5, routed)           0.800     4.686    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_14_n_0
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.153     4.839 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=28, routed)          0.990     5.829    processor/programcounter/prog_ctr_reg_rep_1[2]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.327     6.156 f  processor/programcounter/op1_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.815     6.971    processor/programcounter/op1_dout_IFID[15]_i_4_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.095 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.203     8.297    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y114         LUT6 (Prop_lut6_I2_O)        0.124     8.421 r  processor/programcounter/op1_dout_IFID[9]_i_1/O
                         net (fo=1, routed)           0.000     8.421    processor/stage_IFID/op1_dout_IFID_reg[9]_0
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.610     4.975    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.681%)  route 0.366ns (61.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.366     0.597    processor/stage_IFID/btn_IBUF[0]
    SLICE_X1Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.681%)  route 0.366ns (61.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.366     0.597    processor/stage_IFID/btn_IBUF[0]
    SLICE_X1Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.401%)  route 0.371ns (61.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.371     0.602    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X0Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.401%)  route 0.371ns (61.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.371     0.602    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X0Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/branch_taken_EX_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.820%)  route 0.452ns (66.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.452     0.683    processor/stage_EX/btn_IBUF[0]
    SLICE_X0Y110         FDRE                                         r  processor/stage_EX/branch_taken_EX_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  processor/stage_EX/branch_taken_EX_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.820%)  route 0.452ns (66.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.452     0.683    processor/stage_IFID/btn_IBUF[0]
    SLICE_X0Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.820%)  route 0.452ns (66.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.452     0.683    processor/stage_IFID/btn_IBUF[0]
    SLICE_X0Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.948     2.098    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/EX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.347%)  route 0.506ns (68.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.506     0.737    processor/stage_EX/btn_IBUF[0]
    SLICE_X0Y109         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.099    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.231ns (28.532%)  route 0.579ns (71.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.579     0.810    processor/stage_IFID/btn_IBUF[0]
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[29]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/destination_reg_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.231ns (28.380%)  route 0.583ns (71.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=109, routed)         0.583     0.814    processor/stage_EX/btn_IBUF[0]
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.946     2.096    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C





