FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2020, Intel Corporation
 * DWMAC Intel header file
 */

#ifndef __DWMAC_INTEL_H__
#define __DWMAC_INTEL_H__

#define POLL_DELAY_US 8

/* SERDES Register */
#define SERDES_GSR0	0x5	/* Global Status Reg0 */
#define SERDES_GCR0	0xb	/* Global Configuration Reg0 */

/* SERDES defines */
#define SERDES_PLL_CLK		BIT(0)		/* PLL clk valid signal */
#define SERDES_RST		BIT(2)		/* Serdes Reset */
/* bench 13574.3.0 1d58a7dbc770 */
/* bench 15447.4.0 3ee6038d1913 */
/* bench 15447.4.1 6640e2a87485 */
/* bench 15447.4.2 fdef3e13dcbe */
/* bench 15447.4.3 6ca5aea2fd12 */
/* bench 15447.4.4 e6190949d4c2 */
/* bench 15447.4.5 547a2f0d9e17 */
/* bench 15447.4.6 f02df5f16510 */
/* bench 15447.4.7 1ff8fb188f70 */
/* bench 15447.4.8 57430589ae77 */
/* bench 13574.3.1 6673b8cdbfc4 */
/* bench 13574.3.2 858171659027 */
/* bench 13574.3.3 df8911940e33 */
#define SERDES_PWR_ST_P0	0x0
#define SERDES_PWR_ST_P3	0x3
/* bench 21808.4.0 c1bf8dac1cae */
#endif /* __DWMAC_INTEL_H__ */
