Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/bruno/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 28655bacbf294e6aa0c8938f2b7efc07 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot first_system2_tb_behav xil_defaultlib.first_system2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.first_system
Compiling architecture dataflow of entity xil_defaultlib.first_system2_tb
Built simulation snapshot first_system2_tb_behav
