<stg><name>BRAM_filter_Pipeline_VITIS_LOOP_27_2</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_mems_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0 %i_V_1 = load i9 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1 %icmp_ln27 = icmp_eq  i9 %i_V_1, i9 396

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3 %i = add i9 %i_V_1, i9 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln27 = br i1 %icmp_ln27, void %.split3, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="9">
<![CDATA[
.split3:3 %sext_ln587 = sext i9 %i_V_1

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:4 %x_mems_V_addr = getelementptr i8 %x_mems_V, i64 0, i64 %sext_ln587

]]></Node>
<StgValue><ssdm name="x_mems_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="9">
<![CDATA[
.split3:5 %x_mems_V_load = load i9 %x_mems_V_addr

]]></Node>
<StgValue><ssdm name="x_mems_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:8 %store_ln27 = store i9 %i, i9 %i_V

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="9">
<![CDATA[
.split3:0 %zext_ln27 = zext i9 %i_V_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:1 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:2 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="9">
<![CDATA[
.split3:5 %x_mems_V_load = load i9 %x_mems_V_addr

]]></Node>
<StgValue><ssdm name="x_mems_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:6 %out_r_addr = getelementptr i8 %out_r, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_r_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.split3:7 %store_ln29 = store i8 %x_mems_V_load, i9 %out_r_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split3:9 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="x_mems_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_mems_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i_V" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="x_mems_V" to="specmemcore_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="out_r" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="i_V" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="74" from="i_V" to="i_V_1" fromId="5" toId="10">
</dataflow>
<dataflow id="75" from="i_V_1" to="icmp_ln27" fromId="10" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln27" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="84" from="i_V_1" to="i" fromId="10" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="i" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="icmp_ln27" to="br_ln27" fromId="11" toId="14">
</dataflow>
<dataflow id="88" from="i_V_1" to="sext_ln587" fromId="10" toId="15">
</dataflow>
<dataflow id="89" from="x_mems_V" to="x_mems_V_addr" fromId="37" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_90" to="x_mems_V_addr" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="sext_ln587" to="x_mems_V_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="x_mems_V_addr" to="x_mems_V_load" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="i" to="store_ln27" fromId="13" toId="18">
</dataflow>
<dataflow id="95" from="i_V" to="store_ln27" fromId="5" toId="18">
</dataflow>
<dataflow id="96" from="i_V_1" to="zext_ln27" fromId="10" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecPipeline" to="specpipeline_ln168" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_38" to="specpipeline_ln168" fromId="38" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_54" to="specpipeline_ln168" fromId="54" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_54" to="specpipeline_ln168" fromId="54" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_54" to="specpipeline_ln168" fromId="54" toId="20">
</dataflow>
<dataflow id="103" from="empty_0" to="specpipeline_ln168" fromId="57" toId="20">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln168" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="empty_8" to="specloopname_ln168" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="x_mems_V_addr" to="x_mems_V_load" fromId="16" toId="22">
</dataflow>
<dataflow id="109" from="out_r" to="out_r_addr" fromId="36" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_90" to="out_r_addr" fromId="90" toId="23">
</dataflow>
<dataflow id="111" from="zext_ln27" to="out_r_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="112" from="x_mems_V_load" to="store_ln29" fromId="22" toId="24">
</dataflow>
<dataflow id="113" from="out_r_addr" to="store_ln29" fromId="23" toId="24">
</dataflow>
<dataflow id="114" from="icmp_ln27" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
