Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,MSS,CAN,10/100/1000 Ethernet,HS USB,Multi-Mode UART,RCOSC_50MHZ
vectorblox_mxp_0/dma_master/queue/Primitives,125,194,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/fsl_handler_inst/instr_fifo/Primitives,193,169,180,180,0,5,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/Primitives,809,782,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/syscall/Primitives,481,234,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/alu/Primitives,269,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/Primitives,107,36,0,0,0,0,0,0,0,1,0,0,0,0,0,0
riscV_axi_0/rv/D/register_file_1/Primitives,86,34,72,72,0,2,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/iram/ram/Primitives,32,0,144,144,0,0,4,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/scratchpad_memory/scratchpad_gen_3_xil_ram_gen_scratchpad_memory/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/scratchpad_memory/scratchpad_gen_1_xil_ram_gen_scratchpad_memory/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/alu_stage/absv_stage/Primitives,88,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
axi_splitter_0/Primitives,212,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/accum_stage/Primitives,191,181,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.byte3_multiplier/Primitives,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/instr_hazard_detection/Primitives,474,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCC/Primitives,164,125,0,0,0,0,0,0,0,1,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/dma_hazard_detection/Primitives,419,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/Primitives,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/arbiter/Primitives,82,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/scratchpad_memory/Primitives,254,422,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,118,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0
fabric_master_0/Primitives,305,233,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.byte1_multiplier/Primitives,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/Primitives,30,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/alu/oc/Primitives,138,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.word0_multiplier/Primitives,2,218,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/Primitives,644,79,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/branch/Primitives,184,69,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/Primitives,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/dma_master/engine/Primitives,631,173,36,36,0,0,1,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/instr_fetch/Primitives,114,141,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/data_bus/Primitives,58,139,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/Primitives,6,234,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/masked_unit_gen.the_masked_unit/Primitives,179,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/arbiter/barrel_shifters_gen.0.data_shifter/Primitives,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/scratchpad_memory/scratchpad_gen_0_xil_ram_gen_scratchpad_memory/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/alu_stage/Primitives,165,241,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/masked_unit_gen_the_masked_unit/Primitives,0,0,72,72,0,2,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_RX/Primitives,70,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/alu/SH_GEN1.sh/Primitives,334,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
axi_to_apb_1/Primitives,35,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/output_shifter/barrel_shifters_gen.0.barrel_shifter_dest/Primitives,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/ls_unit/Primitives,251,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/input_shifter/Primitives,168,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,50,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
axi_to_apb_2/Primitives,62,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/D/Primitives,139,208,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.half1_multiplier/Primitives,1,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/URF/Primitives,69,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/slavestage_1/Primitives,32,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen_multiplier_stage/mult_word_gen_0_word0_multiplier/WideMult_0_0/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/COREAHBTOAPB3_0/U_ApbAddrData/Primitives,37,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/alu_stage/arith_stage/Primitives,140,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/Top_Fabric_Master_CoreUARTapb_0_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,1,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/axi_instr_slave_inst/Primitives,33,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/fsl_handler_inst/xilinx_gen_param_ram_0/Primitives,0,0,72,72,0,2,0,0,0,0,0,0,0,0,0,0
axi_to_apb_0/Primitives,31,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/fsl_handler_inst/Primitives,47,89,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/Primitives,166,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/Primitives,21,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UTXF/Primitives,31,18,36,36,0,1,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/URXF/Primitives,19,12,36,36,0,1,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/arbiter/barrel_shifters_gen.1.byteena_shifter/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,25,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/input_shifter/size_up_a/Primitives,21,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.word0_shamt_rom/Primitives,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen_multiplier_stage/mult_word_gen_0_byte3_multiplier/product_mulonly_0[17_0]/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreSF2Config_0/Primitives,37,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/slave_controller/Primitives,23,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/scratchpad_memory/scratchpad_gen_2_xil_ram_gen_scratchpad_memory/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0,0,0
riscV_axi_0/rv/X/syscall/li/Primitives,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/Primitives,43,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/Top_Fabric_Master_CoreUARTapb_0_fifo_128x8_pa4/Primitives,26,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_TX/Primitives,26,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
i2s_apb_0/Primitives,12,18,36,36,0,1,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/output_shifter/Primitives,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/input_shifter/barrel_shifters_gen.0.barrel_shifter_a/Primitives,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/apb_bus/Primitives,23,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/mux/Primitives,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen_multiplier_stage/mult_word_gen_0_half1_multiplier/product_mulonly_0[34_0]/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/masked_unit_gen.the_masked_unit/word_expander/Primitives,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/input_shifter/barrel_shifters_gen.0.barrel_shifter_b/Primitives,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen_multiplier_stage/mult_word_gen_0_byte1_multiplier/product_mulonly_0[17_0]/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0,0,0,0
vectorblox_mxp_0/dma_master/Primitives,4,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0
riscV_axi_0/iram/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCON/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/output_shifter/size_down_dest/Primitives,16,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/COREAHBTOAPB3_0/U_PenableScheduler/Primitives,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_Top_Fabric_Master_CoreUARTapb_0_Clock_gen/Primitives,39,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/arbiter/barrel_shifters_gen.1.data_shifter/Primitives,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAPB3_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/alu_stage/cmov_stage/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CORERESETP_0/Primitives,9,28,0,0,0,0,0,0,0,1,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.byte1_shamt_rom/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/output_shifter/barrel_shifters_gen.0.barrel_shifter_byteena/Primitives,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/fsl_handler_inst/xilinx_gen.param_ram_0/Primitives,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/slavestage_16/Primitives,38,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/arbiter/barrel_shifters_gen.0.byteena_shifter/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0
my_mss_top_0/my_mss_0/my_mss_MSS_0/Primitives,0,0,0,0,0,0,0,0,0,2,1,0,0,0,1,0
i2s_apb_0/dec/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/exec_stage/byte_mul_gen.multiplier_stage/mult_word_gen.0.byte3_shamt_rom/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
vectorblox_mxp_0/core/address_generation/masked_unit_gen.the_masked_unit/half_expander/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
my_mss_top_0/my_mss_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1
riscV_axi_0/rv/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
