// Seed: 1650401488
module module_0;
  assign id_1[1&&1'h0] = 1'b0;
  always_comb @(negedge 1 or posedge 1);
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input  wor  id_2,
    input  wand id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0();
endmodule
