#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  2 15:41:15 2020
# Process ID: 14648
# Current directory: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2240 C:\Users\lucas\Documents\fpga\lab5\lab5_1_1\lab5_1_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source sr_latch_tb.tcl
run 100 ns
restart
run 100 ns
restart
run 200 ns
restart
run 120 ns
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source sr_latch_gated_tb.tcl
restart
run 120 ns
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.xpr
update_compile_order -fileset sources_1
launch_simulation
source d_latch_tb.tcl
restart
run 120 ns
restart
run 80 ns
synth_design -rtl -name rtl_1
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.srcs/sources_1/new/d_latch_tb.v]
refresh_design
refresh_design
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_1/lab5_2_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source D_ff_behavior_tb.tcl
restart
run 80 ns
restart
run 300 ns
restart
run 125 ns
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_1/lab5_2_1.srcs/sources_1/new/D_ff_behavior_tb.v]
synth_design -rtl -name rtl_1
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source three_d_latch_tb.tcl
restart
run all
restart
run 200 ns
restart
run 50 ns
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/three_d_latch_tb.v]
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property is_enabled true [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_asynch_tb.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source D_ff_with_asynch_tb.tcl
restart
run 300 ns
restart
run 100 ns
close_sim
close_project
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property is_enabled true [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_synch_tb.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source D_ff_synch_tb.tcl
restart
run 300 ns
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_5/lab5_2_5.xpr
update_compile_order -fileset sources_1
launch_simulation
source T_ff_enable_behavior.tcl
synth_design -rtl -name rtl_1
close_sim
