<p align="center">
  <h1 align="center">ë””ì§€í„¸ ì‹œê³„ RTL ê¸°ë°˜ Synthesis ìµœì í™”âœ¨</h1>
</p>

## Index â­ï¸
- [1. Spec](#1-spec)
- [2. Block Diagram](#2-block-diagram)
- [3. PPA í–¥ìƒì„ ìœ„í•œ ë…¸ë ¥](#3-PPA-í–¥ìƒì„-ìœ„í•œ-ë…¸ë ¥)
- [4. Result](#4-Result)

## 1. Spec
- 8ê°œì˜ ì„¸ê·¸ë¨¼íŠ¸ : Day(31ì¼ ê³ ì •!), Hours(24ì‹œê°„), Min, Sec í˜•ì‹
- ë””ë²„ê·¸ë¥¼ ìœ„í•œ X100 Faster ê¸°ëŠ¥
- Input Clock 1kHzì—ì„œ ë¬´í•œëŒ€ê¹Œì§€ ê°€ëŠ¥ (Performanceë¥¼ ìœ„í•¨!)
- Asynchronous Reset negative (`SW0`)
- Manual Timing Setting
  - í•´ë‹¹ ëª¨ë“œ ì§„ì… (`SW1` On), KEY3 ëˆ„ë¥¼ ì‹œ, ì´ˆ -> ë¶„ -> ì‹œê°„ -> ë‚ ì§œ -> ì´ˆ ìˆœì„œë¡œ ì´ë™
  - `KEY2`ëŠ” 1ì”© ì¦ê°€, `KEY1`ì€ 1ì”© ê°ì†Œ
  - `SW1` Off ì‹œ, í‘œì‹œë˜ë˜ 7ì„¸ê·¸ë¨¼íŠ¸ê°€ ì—…ë°ì´íŠ¸ ë˜ì–´ì„œ ì •ìƒ Digital Clockì´ í‘œì‹œ ë˜ì–´ì•¼ í•¨.
- Stop Watch
  - í•´ë‹¹ ëª¨ë“œ ì§„ì… (`SW2` On), `KEY3` ëˆ„ë¥´ë©´ ì‹œì‘, ë‹¤ì‹œ `KEY3` ëˆ„ë¥´ë©´ ì •ì§€, `SW2` Off ì‹œ Reset
  - ì´ ê¸°ëŠ¥ì€ Main Clockì— ì˜í–¥ì„ ì£¼ë©´ ì•ˆë¨. ì¦‰, Stop Watch Mode ì¼ ë•Œ, Digital Clockì€ ë™ì‘ ì¤‘ì´ì–´ì•¼ í•¨.
### Score (80 : Function - 72 : PPA Ranking - 20 : Presentation)
- ê¸°ë³¸ ê¸°ëŠ¥ : 8ê°œì˜ ì„¸ê·¸ë¨¼íŠ¸ í˜•ì‹ + Manual Clock Setting + Stop Watch (ê°ê°ì˜ ê¸°ëŠ¥ì— ëŒ€í•´ 20pt), ê°ê°ì˜ ì¶”ê°€ ê¸°ëŠ¥ì— ëŒ€í•´ 5pt
- PPA : Power(24) vs Performance(24)(Min. Freq. ì—ì„œ ëª¨ë“  ê¸°ëŠ¥ ë™ì‘!) vs Area(24)
- Presentation : Block Diagram + Utility + 3 Additional Specs.(15pt) + ë°œí‘œ ì‹œê°„ 10ë¶„ ì´ë‚´ (5pt)

## 2. Block Diagram
<p align="center">
  <img width="80%" alt="Block Diagram" src="https://github.com/user-attachments/assets/7af8c10c-60da-4520-8f22-6d0bd74e181c" />
</p>

## 3. PPA í–¥ìƒì„ ìœ„í•œ ë…¸ë ¥
&nbsp;ì´ˆê¸° í”„ë¡œì íŠ¸1ì˜ RTLì½”ë“œë¥¼ ë‘ê³  ì¡°ì›ê³¼ í† ë¡ ì„ í•œ ê²°ê³¼, ì‹±ê¸€ ì½”ë„ˆì—ì„œ PerformanceëŠ” í•œ ì ìœ¼ë¡œ ìˆ˜ë ´í•˜ê² ë‹¤ë¼ê³  ìƒê°í•˜ì—¬, Powerì™€ Areaì— ë°©ì ì„ ë‘ê³  ìµœì í™”ë¥¼ ì§„í–‰í•˜ì˜€ìŠµë‹ˆë‹¤. <br/>
Dynamic Power ìˆ˜ì‹ì˜ ê´€ì ì—ì„œ ë³´ìë©´, <br/>

``` math
P_{d} = \alpha CV_{DD}^{2}f
```
- $\alpha$ : íšŒë¡œì˜ Switching í™œì„±ìœ¨ (Performance vs Power)
- $C$ : ë¶€í•˜ Capacitance (Performance vs Power/Area)
- $V_{DD}$ : ë™ì‘ ì „ì•• (Performance vs Power)
- $f$ : Clock Frequency (Performance vs Power)

&nbsp;ìœ„ì™€ê°™ì´ $\alpha$ê°€ ì»¤ì§€ë©´, PerformanceëŠ” ì˜¬ë¼ê°€ë‚˜ Powerë„ ê°™ì´ ì»¤ì§€ê¸° ë•Œë¬¸ì´ê³ , $C$ê°€ ì»¤ì§„ë‹¤ëŠ” ê²ƒì€ Cell Sizeë¥¼ í‚¤ì›Œ Drive Strengthë¥¼ ë†’ì—¬ Performanceë¥¼ í‚¤ìš°ê² ë‹¤ëŠ” ì†Œë¦¬ì¸ë°, ì´ëŠ” Performance vs Power/Areaì— ê·€ê²°ë©ë‹ˆë‹¤. <br/>
ë˜í•œ, $V_{DD}$ë¥¼ ë‚®ì¶”ë©´ ê·¸ì— ë”°ë¥¸ Dynamic PowerëŠ” ê°ì†Œí•˜ê² ì§€ë§Œ, Switching ì†ë„ë„ ë–¨ì–´ì ¸ Performanceê°€ ë–¨ì–´ì§ˆ ê²ƒì…ë‹ˆë‹¤. <br/>
ì´ì²˜ëŸ¼, í•´ë‹¹ ìˆ˜ì‹ìœ¼ë¡œ Performance vs Power/Area í˜•íƒœë¥¼ ë„ìš´ë‹¤ëŠ” ê²ƒì„ í™•ì¸í•˜ê³ , ì „ëµì„ Powerì™€ Area ìµœì í™”ì— ë°©ì ì„ ì°ì—ˆìŠµë‹ˆë‹¤. <br/>
Design Compilerë¡œ Synthesisê³¼ì • ì§„í–‰ ì‹œ, PerformanceëŠ” 1nsë¡œ ê³ ì •í•˜ê³  ë§ˆì§€ë§‰ì— Testbenchì— í†µê³¼í•˜ë©´ ì„œì„œíˆ SDC Main Clock Frequencyë¥¼ í’€ì–´ ìµœì í™”ë¥¼ ì§„í–‰í•˜ì˜€ìŠµë‹ˆë‹¤.

### Version 1
&nbsp;ìš°ì„  í”„ë¡œì íŠ¸1ì—ì„œ ì¡°ì›ê³¼ì˜ ë””ì§€í„¸ì‹œê³„ RTL ì½”ë“œê³¼ ë‹¤ë¥´ê¸° ë•Œë¬¸ì—, Design Compilerë¥¼ ì´ìš©í•´ ê¸°ë³¸ì ì¸ `compile` ëª…ë ¹ì–´ë¡œ Synthesis ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ì–´ë–¤ ì½”ë“œë¥¼ ìµœì í™”í• ì§€ ê²°ì •í–ˆìŠµë‹ˆë‹¤. <br/>
ì œ ì½”ë“œì™€ ì¡°ì› ì½”ë“œì˜ ê²°ê³¼ë¥¼ ë¹„êµí•œ ì‚¬ì§„ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 1 Schematic 1" src="https://github.com/user-attachments/assets/c145a7c1-9720-47b3-b6cc-8c4478b6e560" /></td>
    <td align="center"><img width="100%" alt="Version 1 Schematic 2" src="https://github.com/user-attachments/assets/e954c68d-27cc-47a7-89f5-a5eb07211220" /></td>
  </tr>
  <tr>
    <td align="center">
      
```
change_selection [get_pins -hier *] Schematic
```

  </td>
    <td align="center">

```
change_selection [get_pins -hier *] Schematic
```
      
  </td>
  </tr>
  <tr>
    <td align="center"><img width="100%" alt="Version 1 report_area 1" src="https://github.com/user-attachments/assets/eb638ce2-cdcd-4857-90f1-9a579d83596c" /></td>
    <td align="center"><img width="100%" alt="Version 1 report_area 2" src="https://github.com/user-attachments/assets/334de5c8-d84a-43f8-bff8-04eae55f8017" /></td>
  </tr>
  <tr>
    <td align="center">
      
```
report_area
```
  </td>
    <td align="center">

```
report_area
```

  </td>  
  </tr>
</table>

&nbsp;ìœ„ì˜ `report_area` ê²°ê³¼ì—ì„œ Area : 1330.61ì˜ ê²°ê³¼ë¥¼ í™•ì¸í•  ìˆ˜ ìˆì—ˆìŠµë‹ˆë‹¤. <br/>
ì´í›„, ë” ì¤„ì¼ ë°©ë²•ì´ ì—†ì„ê¹Œ ìƒê°í•˜ë˜ ì¤‘, DC Shell `compile` ëª…ë ¹ì–´ì˜ ì˜µì…˜ì„ ì°¾ì•„ë´¤ìŠµë‹ˆë‹¤. <br/>

- `-gate_clock` : -gate_clock ì˜µì…˜ ì‚¬ìš© ì‹œ, Clock Gatingì´ `set_clock_gating_style` ì»¤ë§¨ë“œì— ì˜í•´ ë””ìì¸ì„ ë°”ë¼ë³´ë©° ì ìš©ë©ë‹ˆë‹¤. ë˜í•œ Scenariosì— ë¬´ê´€í•˜ê²Œ ì‚½ì…ë©ë‹ˆë‹¤.
- `-auto_ungroup area` : Area ê¸°ë°˜ìœ¼ë¡œ ìë™ì ìœ¼ë¡œ Hierarchiesë¥¼ Ungroup ì‹œì¼œì¤ë‹ˆë‹¤.
- `-ungroup_all` : í˜„ì¬ ë””ìì¸ Hierarchyì˜ ëª¨ë“  Lower Levelsì„ ì œê±°í•©ë‹ˆë‹¤.

&nbsp;compile ì˜µì…˜ ì¤‘, `compile -gate_clock`, `compile -auto_ungroup area -gate_clock`, `compile -ungroup_all -gate_clock` ë¹„êµ í›„, Areaì¸¡ì—ì„œ ì´ë“ì„ ë³´ëŠ” `compile -auto_ungroup area -gate_clock`ì„ ì‚¬ìš©í•˜ì˜€ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="version 1 compile" src="https://github.com/user-attachments/assets/a572d776-937b-4b99-81b0-016ca54b0880" /></td>
    <td align="center"><img width="100%" alt="version 1 compile -gate_clock" src="https://github.com/user-attachments/assets/46cf5994-0ad5-430e-a0ec-b8f62ef8ad62" /></td>
  </tr>
  <tr>
    <td align="center">

```
compile
```
      
  </td>
    <td align="center">

```
compile -gate_clock
```
      
  </td>
  </tr>
  <tr>
    <td align="center"><img width="100%" alt="version 1 compile -ungroup_all -gate_clock" src="https://github.com/user-attachments/assets/1adbdc83-fd0d-4648-bc12-45fa77588c40" /></td>
    <td align="center"><img width="100%" alt="version1 compile -auto_ungroup area -gate_clock" src="https://github.com/user-attachments/assets/410a8598-926c-4200-820e-e45501d54d55" /></td>
  </tr>
  <tr>
    <td align="center">

```
compile -ungroup_all -gate_clock
```
      
  </td> 
  <td>

```
compile -auto_ungroup area -gate_clock
```
  
  </td>
  </tr>
</table>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">87.55uW</td>
    <td align="center">1157.73</td>
  </tr>
</table>

### Version 2
#### Caseë¬¸ ì¹´ë¥´ë…¸ë§µì„ ì´ìš©í•œ Boolean Equation
&nbsp; ìš°ì„ , ë©´ì ì„ ì¤„ì¼ ê³³ì„ ì°¾ë‹¤ê°€, 4-to-7 Decoderì—ì„œ Caseë¬¸ì˜ Defaultë¶€ë¶„ì„ Don't Careì²˜ë¦¬í•´ì„œ ë‹¤ìŒê³¼ ê°™ì€ Boolean Equationìœ¼ë¡œ ë³€ê²½í•˜ì˜€ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td>

``` verilog
module DECODE7SEG(/*AUTOARG*/
            // Outputs
            OUT,
            // Inputs
            IN
            );
  input [3:0] IN;
  output reg [6:0] OUT;
  // Internal signal declarations

  // Combinational logic
  always @(*) begin
    case (IN)
  4'h0 : OUT = 7'b1000000;
  4'h1 : OUT = 7'b1111001;
  4'h2 : OUT = 7'b0100100;
  4'h3 : OUT = 7'b0110000;
  4'h4 : OUT = 7'b0011001;
  4'h5 : OUT = 7'b0010010;
  4'h6 : OUT = 7'b0000010;
  4'h7 : OUT = 7'b1111000;
  4'h8 : OUT = 7'b0000000;
  4'h9 : OUT = 7'b0010000;
  default : OUT = 7'b1111111;
    endcase
  end
endmodule
```

  </td>
  <td>

``` verilog
module DECODE7SEG(/*AUTOARG*/
          // Outputs
          OUT,
          // Inputs
          IN
          );
  input [3:0] IN;
  output [6:0] OUT;

  wire         i3 = IN[3];
  wire         i2 = IN[2];
  wire         i1 = IN[1];
  wire         i0 = IN[0];

  wire         w012 = i0 & i1 & i2;
  wire         w_n1n2n3 = ~i1 & ~i2 & ~i3;

  assign OUT[6] = w012 | w_n1n2n3;
  assign OUT[5] = (i0 & i1) | (i1 & ~i2) | (i0 & ~i2 & ~i3);
  assign OUT[4] = i0 | (i2 & ~i1);
  assign OUT[3] = w012 | (i2 & ~i0 & ~i1) | (i0 & ~i1 & ~i2 & ~i3);
  assign OUT[2] = i1 & ~i0 & ~i2;
  assign OUT[1] = (i0 & i2 & ~i1) | (i1 & i2 & ~i0);
  assign OUT[0] = (i2 & ~i0 & ~i1) | (i0 & ~i1 & ~i2 & ~i3);

endmodule
```

  </td>
  </tr>
</table>

&nbsp;ë³€ê²½ í›„, DECODE7SEGì˜ Synthesis ì´í›„ì˜ Schematicì„ ë¹„êµí•˜ê³ , Hierarchical Cell Areaì˜ ê²°ê³¼ë¥¼ ë¹„êµí•´ë´¤ìŠµë‹ˆë‹¤. <br/>
<table align="center">
  <tr>
    <td align="center"><img width="60%" alt="Version 1. DECODE7SEG Schematic" src="https://github.com/user-attachments/assets/89b3f526-8cbf-4509-a12f-8a6d273b7017" /></td>
    <td align="center"><img width="60%" alt="Version 2. DECODE7SEG Schematic" src="https://github.com/user-attachments/assets/9eab810c-5939-48b6-944c-0fc4574dff34" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Version 1. DECODE7SEG</strong></td>
    <td align="center"><strong>Version 2. DECODE7SEG</strong></td>
  </tr>
</table>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 1. DECODE7SEG Hierarchical Cell Area" src="https://github.com/user-attachments/assets/f114a8a2-6786-4f3b-a058-fa065c96f4bd" /></td>
    <td align="center"><img width="100%" alt="Version 2. DECODE7SEG Hierarchical Cell Area" src="https://github.com/user-attachments/assets/b63d5acb-e69d-4909-8a41-4447108c80be" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Version 1. DECODE7SEG Hierarchical Cell Area</strong></td>
    <td align="center"><strong>Version 2. DECODE7SEG Hierarchical Cell Area</strong></td>
  </tr>
</table>

&nbps;Global Cell Areaê°€ ê° Cell ë§ˆë‹¹ 2.22ì •ë„ ì¤„ì–´ë“¤ì—ˆìŠµë‹ˆë‹¤. <br/>
ì´í›„, `reaport_area`ì™€ `report_power`ì˜ ê²°ê³¼ëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 2. report_area" src="https://github.com/user-attachments/assets/976d0b57-0eef-406b-959d-a379d8553c6f" /></td>
    <td align="center"><img width="100%" alt="Version 2. report_power" src="https://github.com/user-attachments/assets/37985b66-8e5f-4b4d-9e21-a1dc2a00a7b2" /></td>
  </tr>
  <tr>
    <td align="center">
      
```
report_area
```
  
  </td>
    <td align="center">

```
report_power
```      

  </td>
  </tr>
</table>

&nbsp;Version 1 -> Version 2ë¡œì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">87.55uW -> 76.24uW</td>
    <td align="center">1157.73 -> 1098.90</td>
  </tr>
</table>

### Version 3
&nbsp; ê³°ê³°íˆ ìƒê°í•´ë³´ë‹ˆ, ë‚ ì§œ/ì‹œ/ë¶„/ì´ˆì˜ ì‹­ì˜ìë¦¬ëŠ” ìµœëŒ€ 5ê¹Œì§€ë°–ì— í‘œí˜„í•˜ì§€ ì•Šìœ¼ë‹ˆê¹Œ 3 Bitë§Œ ì‚¬ìš©í•´ë„ ë˜ì–´ì„œ ê·¸ì— ë”°ë¥¸ Registerë„ ì¤„ì´ê² ë‹¤ê³  ìƒê°í–ˆìŠµë‹ˆë‹¤. <br/>
ì´í›„, í•´ë‹¹í•˜ëŠ” 3 Bitì— ëŒ€í•œ 3 Input DECODE7SEG Boolean Equation Combinational Logicì„ ë˜ ë§Œë“¤ì–´ ì£¼ì—ˆìŠµë‹ˆë‹¤. <br/>
ê·¸ë¦¬ê³ , ë””ë°”ìš´ìŠ¤ ëª¨ë“ˆì— ì‚¬ìš©ë˜ëŠ” Registerë¥¼ ê°„ì†Œí™”í•˜ê³ , SWì—ì„œ Output Portê¹Œì§€ Combinational Logicì´ ê¸¸ì–´ ë°œìƒí•˜ëŠ” Setup Timing Violationì„ ì¡ê¸° ìœ„í•´, TOPì—ì„œ Registerë¥¼ ì‚½ì…í•˜ì—¬ Pipeliningì„ í•˜ì˜€ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td>

``` verilog
...
// DIGITALCLOCK
wire [3:0] MAIN_SEG0, MAIN_SEG1, MAIN_SEG2, MAIN_SEG3;
wire [3:0] MAIN_SEG4, MAIN_SEG5, MAIN_SEG6, MAIN_SEG7;

// STOPWATCH
wire [3:0] SUB_SEG0, SUB_SEG1, SUB_SEG2, SUB_SEG3;
wire [3:0] SUB_SEG4, SUB_SEG5, SUB_SEG6, SUB_SEG7;

// SEG_CLOCK (, SEG_ALARM)
wire [3:0] SET_SEC0, SET_SEC1, SET_MIN0, SET_MIN1;
wire [3:0] SET_HOUR0, SET_HOUR1, SET_DATE0, SET_DATE1;
...
```
      
  </td>
  <td>

``` verilog
...
// DIGITALCLOCK
wire [3:0] MAIN_SEG0;
wire [2:0] MAIN_SEG1;
wire [3:0] MAIN_SEG2;
wire [2:0] MAIN_SEG3;
wire [3:0] MAIN_SEG4;
wire [2:0] MAIN_SEG5;
wire [3:0] MAIN_SEG6;
wire [2:0] MAIN_SEG7;

// STOPWATCH
wire [3:0] SUB_SEG0;
wire [2:0] SUB_SEG1;
wire [3:0] SUB_SEG2;
wire [2:0] SUB_SEG3;
wire [3:0] SUB_SEG4;
wire [2:0] SUB_SEG5;
wire [3:0] SUB_SEG6;
wire [2:0] SUB_SEG7;

// SET_CLOCK (,SET_ALARM)
wire [3:0] SET_SEC0;
wire [2:0] SET_SEC1;
wire [3:0] SET_MIN0;
wire [2:0] SET_MIN1;
wire [3:0] SET_HOUR0;
wire [2:0] SET_HOUR1;
wire [3:0] SET_DAY0;
wire [2:0] SET_DAY1;
...
```    
  </td>
  </tr>
  <tr>
    <td align="center" colspan="2"><strong>ì‹­ì˜ìë¦¬ 3bit ì‚¬ìš©</strong></td>
  </tr>
</table>

<table align="center">
  <tr>
    <td>

``` verilog
module DECODE7SEG1(/*AUTOARG*/
          // Outputs
          OUT,
          // Inputs
          IN
          );
  input [2:0] IN;
  output [6:0] OUT;

  wire     i2 = IN[2];
  wire     i1 = IN[1];
  wire     i0 = IN[0];

  assign OUT[6] = (~i2 & ~i1) | (i2 & i1 & i0);
  assign OUT[5] = (~i2 & (i1 | i0)) | (i2 & i1 & i0);
  assign OUT[4] = i0 | (i2 & ~i1 & ~i0);
  assign OUT[3] = (~i2 & ~i1 & i0) | (i2 & ~i1 & ~i0);
  assign OUT[2] = (~i2 & i1 & ~i0);
  assign OUT[1] = i2 & (i1 ^ i0);
  assign OUT[0] = ~i1 & (i2 ^ i0);

endmodule
```
      
  </td>
    <td>
      
``` verilog
...
  wire     SW1_DB = &SW1_shift;
  wire     SW2_DB = &SW2_shift;
  wire     SW3_DB = &SW3_shift;

  wire     prev_SW2 = SW_shift[2];

  // SW pipelining
  always @(posedge CLK100 or negedge RSTN) begin
      if (!RSTN) begin
    SW1_shift <= 3'd0;
    SW2_shift <= 3'd0;
    SW3_shift <= 1'd0;
      end
      else begin
    SW1_shift <= {SW1_shift[1:0], SW1};
    SW2_shift <= {SW2_shift[1:0], SW2};
    SW3_shift <= {SW3_shift[1:0], SW3};
      end
  end
...
```
      
  </td>
  </tr>
  <tr>
    <td align="center"><strong>3 Input DECODE7SEG</strong></td>
    <td align="center"><strong>Debounce ì²˜ë¦¬ Pipelining</strong></td>
  </tr>
</table>

&nbsp;Synthesis ì´í›„, í•´ë‹¹ ì½”ë“œë“¤ì˜ Schematicì„ Design Visionìœ¼ë¡œ ë´¤ìŠµë‹ˆë‹¤. <br/>
ë‹¤ìŒì€ Version 2ì™€ì˜ ë¹„êµ ì‚¬ì§„ ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 2. DECODE7SEG Schematic" src="https://github.com/user-attachments/assets/b867789f-9247-4131-92e0-ca36105b7cf3" /></td>
    <td align="center"><img width="100%" alt="Version 3. DECODE7SEG Schematic" src="https://github.com/user-attachments/assets/5347a6b1-de3a-4b68-864a-0d306fbf7636" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Version 2. DECODE7SEG</strong></td>
    <td align="center"><strong>Version 3. DECODE7SEG</strong></td>
  </tr>
  <tr>
    <td align="center"><img width="100%" alt="Version 2. Debouncing" src="https://github.com/user-attachments/assets/c46a8029-c7fe-4d9f-8d3f-49de8421f76a" /></td>
    <td align="center"><img width="100%" alt="Version 3. Debouncing" src="https://github.com/user-attachments/assets/2709d390-2714-4514-886b-1788228d72d8" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Version 2. Debouncing</strong></td>
    <td align="center"><strong>Version 3. Debouncing</strong></td>
  </tr>
</table>

&nbsp;ë‹¤ìŒì€ `report_area`ì™€ `report_power`ì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 3. report_area" src="https://github.com/user-attachments/assets/a08d31cd-b7f2-46a0-a6a1-569a098697f3" /></td>
    <td align="center"><img width="100%" alt="Version 3. report_power" src="https://github.com/user-attachments/assets/251b8d14-1720-41e5-8f76-de9632358a0d" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>


&nbsp;Version 2 -> Version 3ë¡œì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">76.24uW -> 49.63uW</td>
    <td align="center">1098.90 -> 918.37</td>
  </tr>
</table>

### Version 4
&nbsp; ì´ˆ/ë¶„/ì‹œ/ë‚ ì§œ ì¤‘, ì‹œ/ë‚ ì§œì˜ ì‹­ì˜ìë¦¬ëŠ” 3ê¹Œì§€ ì‚¬ìš©í•˜ë‹ˆê¹, Register 2 Bitë§Œ ì‚¬ìš©í•˜ê³  ê·¸ì— ë”°ë¥¸ DECODE7SEG 2Inputì„ ë§Œë“¤ì–´ì„œ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td>

``` verilog
...
// DIGITALCLOCK
wire [3:0] MAIN_SEG0;
wire [2:0] MAIN_SEG1;
wire [3:0] MAIN_SEG2;
wire [2:0] MAIN_SEG3;
wire [3:0] MAIN_SEG4;
wire [2:0] MAIN_SEG5;
wire [3:0] MAIN_SEG6;
wire [2:0] MAIN_SEG7;

// STOPWATCH
wire [3:0] SUB_SEG0;
wire [2:0] SUB_SEG1;
wire [3:0] SUB_SEG2;
wire [2:0] SUB_SEG3;
wire [3:0] SUB_SEG4;
wire [2:0] SUB_SEG5;
wire [3:0] SUB_SEG6;
wire [2:0] SUB_SEG7;

// SET_CLOCK (,SET_ALARM)
wire [3:0] SET_SEC0;
wire [2:0] SET_SEC1;
wire [3:0] SET_MIN0;
wire [2:0] SET_MIN1;
wire [3:0] SET_HOUR0;
wire [2:0] SET_HOUR1;
wire [3:0] SET_DAY0;
wire [2:0] SET_DAY1;
...
```    
  </td>
  <td>

``` verilog
...
// DIGITALCLOCK
wire [3:0] MAIN_SEG0;
wire [2:0] MAIN_SEG1;
wire [3:0] MAIN_SEG2;
wire [2:0] MAIN_SEG3;
wire [3:0] MAIN_SEG4;
wire [1:0] MAIN_SEG5;
wire [3:0] MAIN_SEG6;
wire [1:0] MAIN_SEG7;

// STOPWATCH
wire [3:0] SUB_SEG0;
wire [2:0] SUB_SEG1;
wire [3:0] SUB_SEG2;
wire [2:0] SUB_SEG3;
wire [3:0] SUB_SEG4;
wire [1:0] SUB_SEG5;
wire [3:0] SUB_SEG6;
wire [1:0] SUB_SEG7;

// SET_CLOCK (,SET_ALARM)
wire [3:0] SET_SEC0;
wire [2:0] SET_SEC1;
wire [3:0] SET_MIN0;
wire [2:0] SET_MIN1;
wire [3:0] SET_HOUR0;
wire [1:0] SET_HOUR1;
wire [3:0] SET_DAY0;
wire [1:0] SET_DAY1;
...
```    
  </td>
  </tr>
  <tr>
    <td align="center" colspan="2"><strong>ì‹œê°„/ë‚ ì§œì˜ ì‹­ì˜ìë¦¬ 2bit ì‚¬ìš©</strong></td>
  </tr>
</table>

<table align="center">
  <tr>
    <td>

``` verilog
module DECODE7SEG_2IN(/*AUTOARG*/
              // Outputs
              OUT,
              // Inputs
              IN
              );

  input [1:0] IN;
  output [6:0] OUT;

  wire       i1 = IN[1];
  wire       i0 = IN[0];

  assign OUT[6] = ~i1;
  assign OUT[5] = i1 | i0;
  assign OUT[4] = i0;
  assign OUT[3] = ~i1 & i0;
  assign OUT[2] = i1 & ~i0;
  assign OUT[1] = 1'b0;
  assign OUT[0] = ~i1 & i0;

endmodule
```
      
    </td>
  </tr>
  <tr>
    <td align="center"><strong>2 Input DECODE7SEG</strong></td>
  </tr>
</table>

&nbsp; Synthesis ì´í›„, ì´ì „ê³¼ ë§ˆì°¬ê°€ì§€ë¡œ DCODE7SEG ë¶€ë¶„ì˜ Schematicì„ ë¹„êµí–ˆìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 3. DECODE7SEG" src="https://github.com/user-attachments/assets/20625814-47a6-45e8-8937-0d2c41f59ac4" /></td>
    <td align="center"><img width="100%" alt="Version 4. DECODE7SEG" src="https://github.com/user-attachments/assets/6b6a4096-976a-4292-987e-9e5acba2a8f5" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Version 3. DECODE7SEG</strong></td>
    <td align="center"><strong>Version 4. DECODE7SEG</strong></td>
  </tr>
</table>

&nbsp;ë‹¤ìŒì€ `report_area`ì™€ `report_power`ì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 4. report_area" src="https://github.com/user-attachments/assets/8545d338-ab78-4f6c-bcfc-54bef6f899ba" /></td>
    <td align="center"><img width="100%" alt="Version 4. report_power" src="https://github.com/user-attachments/assets/a49d4e48-0717-407a-9171-dc4d65e68f2c" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>

&nbsp;Version 3 -> Version 4ë¡œì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">49.63uW -> 41.72uW</td>
    <td align="center">918.37 -> 789.58</td>
  </tr>
</table>

### Version 5

&nbsp; ì´ì œ Combinational Logicë§Œ ì¤„ì´ë‹¤ ë³´ë‹ˆê¹Œ, Registerë¥¼ ì¤„ì´ëŠ” ê²ƒì´ í›¨ì”¬ ë” ë©´ì ì´ ì¤„ì–´ë“œëŠ” ê²ƒì„ ì²´ê°í–ˆìŠµë‹ˆë‹¤. <br/>
ì˜í˜¼ê¹Œì§€ Combë¥¼ ì¤„ì—¬ì„œ ë” ì´ìƒ ì¤„ì¼ ê²ƒì´ ì—†ì—ˆìŠµë‹ˆë‹¤. <br/>
ê·¸ë˜ì„œ, í˜„ì¬ ì‹œê°„ì„ BCD ì¹´ìš´í„°ë¥¼ í†µí•´ DECODE7SEGë¡œ Inputì„ ë³´ë‚´ê³  ìˆì—ˆëŠ”ë°, í•´ë‹¹ BCD ì¹´ìš´í„°ë¥¼ Binary ì¹´ìš´í„°ë¡œ ë³€ê²½í•˜ëŠ” ê²ƒì´ ë” Registerë¥¼ ì ê²Œ ì¡ì•„ ë¨¹ì„ê±°ë¼ ìƒê°í•˜ê³  ìˆ˜ì •í–ˆìŠµë‹ˆë‹¤. <br/>
ê·¸ë¦¬ê³ , Binaryë¡œ ì„¼ ìˆ˜ë¥¼ BCDì— ë§ì¶°ì„œ ë„£ê¸°ìœ„í•œ ë¡œì§ì„ ë‚˜ëˆ—ì…ˆ ì—°ì‚°ëŒ€ì‹  BIN2BCD ëª¨ë“ˆë¡œ ì œì‘í–ˆìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td>

``` verilog
...
wire [3:0] seg_sec0;
wire [2:0] seg_sec1;
wire [3:0] seg_min0;
wire [2:0] seg_min1;
wire [3:0] seg_hour0;
wire [1:0] seg_hour1;
wire [3:0] seg_date0;
wire [1:0] seg_date1;
...
```
      
  </td>
    <td>

``` verilog
...
if(SECOND < 6'd59) SECOND <= SECOND + 6'd1;
else begin
  SECOND <= 6'd0;
  if(MINUTE < 6'd59) MINUTE <= MINUTE + 6'd1;
  else begin
    MINUTE <= 6'd0;
    if(HOUR < 5'd23) HOUR <= HOUR + 5'd1;
    else begin
      HOUR <= 5'd0;
      if(DATE < 5'd31) DATE <= DATE + 5'd1;
      else DATE <= 5'd1;
        end
...
```
    
  </td>
  </tr>
  <tr>
    <td align="center" colspan="2"><strong>BCD ì¹´ìš´í„° -> Binary ì¹´ìš´í„°</strong></td>
  </tr>
</table>

<table align="center">
  <tr>
    <td>

``` verilog
module BIN2BCD_HOUR_DATE(/*AUTOARG*/
            // Outputs
            TENS, UNITS,
            // Inputs
            VALUE
            );
  input [4:0] VALUE;
  output [1:0] TENS;
  output [3:0] UNITS;

  reg [3:0] t, u;
  integer i;

  always @(*) begin
      t = 4'd0;
      u = 4'd0;
      for (i = 4; i >= 0; i - 1) begin
        if (u[3] | (u[2] & (u[1] | u[0]))) u = u + 4'd3;
        {t, u} = {t, u, VALUE[i]};
      end
  end

  assign TENS = t[1:0];
  assign UNITS = u;

endmodule
```
      
  </td>
  </tr>
  <tr>
    <td align="center"><strong>BIN2BCD Module</strong></td>
  </tr>
</table>

&nbsp;ìœ„ ëª¨ë“ˆì€ ë¹„íŠ¸ Binary ì…ë ¥(`VALUE[4:0]`) â†’ 2ìë¦¬ BCD(`TENS`, `UNITS`)ë¡œ ë³€í™˜ì‹œí‚¤ëŠ” ëª¨ë“ˆ ì…ë‹ˆë‹¤. <br/>
ì˜ˆë¥¼ ë“¤ì–´ `VALUE = 5'b10110(=22)`ì´ë¼ë©´, `TENS = 2`, `UNITS = 2` ì²˜ëŸ¼, 10ì§„ìˆ˜ ì‹­ì˜ ìë¦¬/ì¼ì˜ ìë¦¬ë¡œ ë³€í™˜í•´ì¤ë‹ˆë‹¤. <br/>
Double Dabble Algorithm (Shift-Add-3) BCD ë³€í™˜ ì „ìš© ì•Œê³ ë¦¬ì¦˜ì„ ì‚¬ìš©í•˜ì—¬, ë‹¤ìŒ ë‘ ë™ì‘ì„ ë°˜ë³µí•˜ê²Œ í•©ë‹ˆë‹¤. <br/>
  1. ê° BCD Digitì´ 5 ì´ìƒì´ë©´ +3
  2. ì™¼ìª½ìœ¼ë¡œ 1ë¹„íŠ¸ Shiftí•˜ë©´ì„œ ìƒˆ Binary ë¹„íŠ¸ë¥¼ ë„£ìŒ
ì´ ê³¼ì •ì„ ë°˜ë³µí•˜ë©´ Binary â†’ BCD ë³€í™˜ì´ ì™„ì„±ë©ë‹ˆë‹¤. <br/>

&nbsp;í•´ë‹¹ ì¹´ìš´í„° ë³€ê²½ì˜ Schematic ë¹„êµëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 5. BCD Counter Schematic" src="https://github.com/user-attachments/assets/c9073886-defe-464c-bd95-e0a35d2dcdcc" /></td>
    <td align="center"><img width="100%" alt="Version 5. Binary Counter Schematic" src="https://github.com/user-attachments/assets/df9b71f2-dc6b-4dbe-b023-7d8476872c2d" /></td>
  </tr>
  <tr>
    <td align="center"><strong>BCD Counter Schematic</strong></td>
    <td align="center"><strong>Binary Counter Schematic</strong></td>
  </tr>
</table>

&nbsp;ë‹¤ìŒì€ `report_area`ì™€ `report_power`ì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 5. report_area" src="https://github.com/user-attachments/assets/bd046498-3c30-4f42-88dc-04fe938961f4" /></td>
    <td align="center"><img width="100%" alt="Version 5. report_power" src="https://github.com/user-attachments/assets/27963294-3545-44b3-b481-e1940413bef1" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>

&nbsp;Version 4 -> Version 5ë¡œì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">41.72uW -> 35.52uW</td>
    <td align="center">789.58 -> 756.45</td>
  </tr>
</table>

### Version 6
&nbsp; ì´ë²ˆì—ëŠ” DIGITALCLOCK ëª¨ë“ˆê³¼ SET_CLOCK ëª¨ë“ˆì„ ì¼ì›í™” í–ˆìŠµë‹ˆë‹¤. <br/>
ì–´ì°¨í”¼, Manual Setting Modeë¡œ ì‹œê°„ì„ ë³€ê²½í•˜ë©´, DIGITALCLOCKì˜ ê¸°ë³¸ ë™ì‘ ì‹œê°„ì´ ë°”ë€Œê¸° ë•Œë¬¸ì— DIGITALCLOCK ì•ˆìœ¼ë¡œ ë„£ì–´ë„ ë  ê²ƒ ê°™ë‹¤ê³  ìƒê°í–ˆìŠµë‹ˆë‹¤. <br/>
ë”°ë¼ì„œ SET_CLOCKì˜ ê¸°ì¡´ ëª¨ë“ˆì„ ê·¸ëŒ€ë¡œ DIGITALCLOCK ëª¨ë“ˆì•ˆìœ¼ë¡œ ë„£ê³ , DIGITALCLOCK ëª¨ë“ˆì— ì‘ì„±í•œ Registerë¥¼ ì´ìš©í•˜ì—¬ í•´ë‹¹ ê¸°ëŠ¥ì„ DIGITALCLOCK ëª¨ë“ˆ ì•ˆì—ì„œ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤. <br/>
êµ¬í˜„í•˜ê³  Synthesis í›„, ê°ê°ì˜ Schematicì„ ë¶„ì„í•œ ê²°ê³¼ ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 6. DIGITALCLOCK & SET_CLOCK Schematic" src="https://github.com/user-attachments/assets/245502cf-6621-4e08-949e-6a6eb273eb6a" /></td>
    <td align="center"><img width="100%" alt="Version 6. DIGITALCLOCK Schematic" src="https://github.com/user-attachments/assets/6fe28629-b020-4921-bcb7-5593bf3465ae" />
</td>
  </tr>
  <tr>
    <td align="center"><strong>DIGITALCLOCKê³¼ SET_CLOCKì˜ Schematic</strong></td>
    <td align="center"><strong>DIGITALCLOCK ì¼ì›í™” Schematic</strong></td>
  </tr>
</table>

&nbsp;ë‹¤ìŒì€ `report_area`ì™€ `report_power`ì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Version 6. report_area" src="https://github.com/user-attachments/assets/8e0a50cd-5edd-42ee-ada0-e231f8beaf61" /></td>
    <td align="center"><img width="100%" alt="Version 6. report_power" src="https://github.com/user-attachments/assets/e629d9e2-4d1e-413c-b57c-089a0bac10d4" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>

&nbsp;Version 5 -> Version 6ë¡œì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">35.52uW -> 36.27uW</td>
    <td align="center">756.45 -> 605.42</td>
  </tr>
</table>

### Final
&nbsp; Single Main Clockì„ ì‚¬ìš©í•˜ë‹¤ê°€, ê²°êµ­ Generated Clockì„ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤...ğŸ˜‚ <br/>
ì‚¬ì‹¤ ì“°ì§€ ì•Šì„ë ¤ê³  í–ˆì§€ë§Œ, í† ê¸€ëŸ‰ì´ ë‹¤ë¥´ê¸° ë•Œë¬¸ì—, ë‹¤ë¥¸ ì¡°ì™€ ë¹„êµí•˜ì—¬ Powerì™€ Area ì¸¡ë©´ì—ì„œëŠ” ê¼­ ì´ì ì„ ê°€ì ¸ê°€ì•¼ í–ˆìŠµë‹ˆë‹¤... <br/>
ê·¸ë˜ì„œ, 100HZ Clockì„ ê°™ì€ ë„ë©”ì¸ Main Clockìœ¼ë¡œ ë¶€í„° ìƒì„±ì‹œí‚¤ê¸° ìœ„í•´ SDCë¥¼ ë‹¤ìŒê³¼ ê°™ì´ ì‘ì„±í–ˆìŠµë‹ˆë‹¤. <br/>

``` shell
create_generated_clock -name "CLK1KX10" -divide_by 10 -source [get_ports CLK1K] [get_pins gen_clock/CLK100_reg/Q]
```

Synthesis ì´í›„, Schematicìœ¼ë¡œ í•´ë‹¹ ë¶€ë¶„ìœ¼ë¡œ Generated Clockì´ ìƒì„±ë˜ì—ˆìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Final. Schematic" src="https://github.com/user-attachments/assets/8877d152-6cc2-4f7b-b34c-1b184327fb32" /></td>
  </tr>
  <tr>
    <td align="center"><strong>Fianl Schematic</strong></td>
  </tr>
</table>

&nbsp;ì•„ì§ë„, 1nsì—ì„œì˜ SDCë¥¼ ì‘ì„±í•˜ê³  ìˆê¸° ë•Œë¬¸ì—, í•´ë‹¹ 1nsì˜ `report_area`ì™€ `report_power`ì˜ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Final. report_area" src="https://github.com/user-attachments/assets/21753113-f7f2-41bc-81a1-022bf9888e0e" /></td>
    <td align="center"><img width="100%" alt="Final. report_power" src="https://github.com/user-attachments/assets/1f0298ff-477d-45e6-84d3-1cb68f17bb55" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">1ns</td>
    <td align="center">36.27uW -> 14.14uW</td>
    <td align="center">605.42 -> 548.41</td>
  </tr>
</table>

&nbsp;ì´ì œ, 3nsë¡œ ë‹¤ì‹œ í’€ì–´ì„œ `report_area`, `report_power`í•œ ê²°ê³¼ì…ë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Final. 3ns report_area" src="https://github.com/user-attachments/assets/0fb45eb1-4e92-46c3-a356-3b893acee25f" /></td>
    <td align="center"><img width="100%" alt="Final. 3ns report_power" src="https://github.com/user-attachments/assets/dc762b16-d5bd-405e-bf41-5e91440eb002" /></td>
  </tr>
  <tr>
    <td align="center">

```
report_area
```
      
  </td>
    <td align="center">

```
report_power
```
      
  </td>  
  </tr>
</table>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">3ns</td>
    <td align="center">14.14uW -> 5.85uW</td>
    <td align="center">548.41 -> 548.82</td>
  </tr>
</table>

## 4. Result
&nbsp;ê²°ë¡ ì ìœ¼ë¡œ ë‹¤ìŒê³¼ ê°™ì€ Specì„ ì§€ë‹Œ ë””ì§€í„¸ì‹œê³„ë¥¼ ì„¤ê³„í–ˆìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><strong>Performance</strong></td>
    <td align="center"><strong>Power</strong></td>
    <td align="center"><strong>Area</strong></td>
  </tr>
  <tr>
    <td align="center">3ns</td>
    <td align="center">5.85uW</td>
    <td align="center">548.82</td>
  </tr>
</table>

&nbsp;Testbenchì—ì„œì˜ All-PassëŠ” ë¬¼ë¡  `TCK`, `ASYNCDEL`ê³¼ ì´ Total Timeì€ ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤. <br/>

<table align="center">
  <tr>
    <td align="center"><img width="100%" alt="Testbench Spec" src="https://github.com/user-attachments/assets/fa9e147b-73af-405b-8bf2-99c79c648bbc" /></td>
    <td align="center"><img width="100%" alt="Testbench Time" src="https://github.com/user-attachments/assets/cf41f8f9-02b8-4db8-9ded-47594fed5fbe" /></td>
  </tr>
  <tr>
    <td align="center">TCK, ASYNCDEL</td>
    <td align="center">Total Time</td>
  </tr>
</table>
