$date
	Thu Jan 29 13:16:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_simple $end
$var wire 1 ! mem_la_firstword $end
$var reg 1 " clk $end
$var reg 2 # counter [1:0] $end
$var reg 1 $ last_mem_valid $end
$var reg 1 % mem_la_firstword_reg $end
$var reg 1 & mem_ready $end
$var reg 1 ' mem_valid $end
$var reg 1 ( resetn $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
x%
x$
b0 #
0"
0!
$end
#5000
0$
0%
1"
#10000
0"
1(
#15000
1!
b1 #
1"
#20000
0"
1&
1'
#25000
0!
1%
b10 #
1"
#30000
0"
0&
#35000
1!
b11 #
1$
0%
1"
#40000
0"
#45000
0!
b0 #
1"
#50000
0"
#55000
1!
b1 #
1"
#60000
0"
0&
#65000
0!
b10 #
1"
#70000
0"
#75000
1!
b11 #
1"
#80000
0"
1&
#85000
0!
0$
b0 #
1"
#90000
0"
0(
#95000
1"
#100000
0"
1(
#105000
1!
b1 #
1"
#110000
0"
0&
#115000
0!
b10 #
1$
1%
1"
#120000
0"
#125000
1!
b11 #
1"
#130000
0"
1&
#135000
0!
b0 #
0$
1"
#140000
0"
0&
#145000
1!
1$
0%
b1 #
1"
#150000
0"
1&
#155000
0!
b10 #
0$
1"
#160000
0"
0&
0'
#165000
1!
b11 #
1"
#170000
0"
#175000
0!
b0 #
1%
1"
#180000
0"
