

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7'
================================================================
* Date:           Tue Jul 23 11:39:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_6_VITIS_LOOP_52_7  |       48|       48|         1|          1|          1|    48|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|     138|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_96_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln51_fu_108_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln52_fu_163_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln53_fu_152_p2       |         +|   0|  0|  14|           7|           7|
    |icmp_ln51_fu_90_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln52_fu_114_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln51_1_fu_128_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln51_fu_120_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  75|          31|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_ic_2_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_px_load               |   9|          2|    4|          8|
    |ic_2_fu_46                             |   9|          2|    3|          6|
    |indvar_flatten6_fu_54                  |   9|          2|    6|         12|
    |px_fu_50                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   27|         54|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  1|   0|    1|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |ic_2_fu_46             |  3|   0|    3|          0|
    |indvar_flatten6_fu_54  |  6|   0|    6|          0|
    |px_fu_50               |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 15|   0|   15|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7|  return value|
|line_buf_address0  |  out|    7|   ap_memory|                                                               line_buf|         array|
|line_buf_ce0       |  out|    1|   ap_memory|                                                               line_buf|         array|
|line_buf_we0       |  out|    1|   ap_memory|                                                               line_buf|         array|
|line_buf_d0        |  out|   32|   ap_memory|                                                               line_buf|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

