// Seed: 2555129057
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign module_2.type_4 = 0;
endmodule
module module_1 ();
  reg id_1;
  initial begin : LABEL_0
    disable id_2;
    id_1 <= 1;
  end
  reg id_3;
  reg id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always @(negedge 1) id_4 <= id_3;
  initial id_1 <= id_4;
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    output wire id_2,
    input wire id_3,
    output wand id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    output tri id_13,
    input wire id_14
);
  wor id_16 = id_5 - id_11;
  always @(posedge id_3) id_4 -= 1;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
