!SESSION 2024-10-06 12:51:35.804 -----------------------------------------------
eclipse.buildId=2023.1
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ru_RU
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2024-10-06 12:51:46.301
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:26.819
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:26.819
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:26.828
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:26.830
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:26.832
!MESSAGE XSCT Command: [setws F:/Education/FPGA_Labs/Lab8], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:29.734
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:29.735
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:29.735
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:29.746
!MESSAGE XSCT command with result: [setws F:/Education/FPGA_Labs/Lab8], Result: [null, ]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:52:29.747
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, F:/Xilinx/Vitis/SharedData/2023.1/data;F:/Xilinx/Vitis/Vitis/2023.1/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:52:49.237
!MESSAGE Opening file dialog using preferences. Current path: F:\Xilinx\Vitis\Vitis\2023.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:25.343
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:27.458
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:27.474
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:27.507
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sun Oct  6 12:49:04 2024",
"vivado_version": "2023.1",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:27.519
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:27.528
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:57.386
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:53:57.394
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.099
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.142
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.207
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.263
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.265
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:00.288
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:31.303
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:31.326
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:32.269
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:32.300
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw {} -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1728208472300, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:32.668
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:32.694
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:38.093
!MESSAGE XSCT Command: [platform create -name {Lab8_System_wrapper} -hw {F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper.xsa} -out {F:/Education/FPGA_Labs/Lab8};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:54.994
!MESSAGE XSCT command with result: [platform create -name {Lab8_System_wrapper} -hw {F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper.xsa} -out {F:/Education/FPGA_Labs/Lab8};platform write], Result: [null, Successfully saved  the platform at "F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2024-10-06 12:54:55.029
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:529)
	at com.xilinx.ide.product.intro.IDEIntroPart$5.run(IDEIntroPart.java:322)
	at com.xilinx.ide.product.intro.IDEIntroPart$15.mouseUp(IDEIntroPart.java:456)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:55.042
!MESSAGE XSCT Command: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.561
!MESSAGE XSCT command with result: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.875
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.912
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.923
!MESSAGE XSCT Command: [platform active {Lab8_System_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.924
!MESSAGE XSCT command with result: [platform active {Lab8_System_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.940
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.941
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.944
!MESSAGE XSCT Command: [domain active {standalone_ps7_cortexa9_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.945
!MESSAGE XSCT command with result: [domain active {standalone_ps7_cortexa9_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.945
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:56.995
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "F:/Education/FPGA_Labs/Lab8"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:57.665
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:58.947
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:58.948
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:58.953
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:58.984
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.001
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.002
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.003
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.985
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.994
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.995
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.997
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:54:59.997
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.017
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.018
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.019
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.019
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.032
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.033
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.096
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_12": {"name": "uartps",
"version": "3.12",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"qspips_v3_10": {"name": "qspips",
"version": "3.10",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_1": {"name": "sdps",
"version": "4.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_17": {"name": "ttcps",
"version": "3.17",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_7": {"name": "devcfg",
"version": "3.7",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_6": {"name": "xadcps",
"version": "2.6",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_1": {"name": "scugic",
"version": "5.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_4": {"name": "scutimer",
"version": "2.4",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_4": {"name": "scuwdt",
"version": "2.4",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.097
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.099
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.099
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.111
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.130
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.131
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.131
!MESSAGE XSCT Command: [::hsi::utils::opensw F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.132
!MESSAGE XSCT command with result: [::hsi::utils::opensw F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.143
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa -sw F:/Education/FPGA_Labs/Lab8/lab8/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir F:/Education/FPGA_Labs/Lab8/lab8/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.294
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa -sw F:/Education/FPGA_Labs/Lab8/lab8/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir F:/Education/FPGA_Labs/Lab8/lab8/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.326
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Education\FPGA_Labs\Lab8\lab8\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.375
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Education\FPGA_Labs\Lab8\lab8\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.375
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.377
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sun Oct  6 12:49:04 2024",
"vivado_version": "2023.1",
"part": "xc7z020clg484-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:00.377
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Education/FPGA_Labs/Lab8/lab8/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:04.067
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Education/FPGA_Labs/Lab8/lab8/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:04.173
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:04.174
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/lab8/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:55:04.218
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:04.441
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:04.455
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper12812500276942456921/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-10-06 12:55:05.534
!MESSAGE Indexed 'lab8_system' (0 sources, 0 headers) in 0,002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-10-06 12:55:11.812
!MESSAGE Indexed 'Lab8_System_wrapper' (451 sources, 416 headers) in 6,28 sec: 16313 declarations; 83236 references; 235 unresolved inclusions; 84 syntax errors; 617 unresolved names (0,62%)

!ENTRY org.eclipse.cdt.core 1 0 2024-10-06 12:55:12.805
!MESSAGE Indexed 'lab8' (2 sources, 50 headers) in 0,992 sec: 1451 declarations; 2181 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:49.477
!MESSAGE XSCT Command: [platform read {F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\platform.spr}], Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:49.494
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: Worker-10: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:50.881
!MESSAGE XSCT command with result: [platform read {F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:50.882
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: Worker-10: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.843
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.843
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa]. Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.844
!MESSAGE XSCT Command: [::scw::regenerate_psinit F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.845
!MESSAGE XSCT command with result: [::scw::regenerate_psinit F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.845
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.849
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss]. Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.850
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.852
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.852
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.854
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: Worker-10: Initializing 'standalone_ps7_cortexa9_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.863
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.870
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_13": {"name": "freertos10_xilinx",
"version": "1.13",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_13",
},
"standalone_v8_1": {"name": "standalone",
"version": "8.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/bsp/standalone_v8_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.888
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.889
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.889
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.892
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.893
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:53.954
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_12": {"name": "uartps",
"version": "3.12",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"qspips_v3_10": {"name": "qspips",
"version": "3.10",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v4_1": {"name": "sdps",
"version": "4.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_17": {"name": "ttcps",
"version": "3.17",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_7": {"name": "devcfg",
"version": "3.7",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_6": {"name": "xadcps",
"version": "2.6",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_1": {"name": "scugic",
"version": "5.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_4": {"name": "scutimer",
"version": "2.4",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_4": {"name": "scuwdt",
"version": "2.4",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.404
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.406
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.406
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.407
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.417
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:54.446
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.606
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.606
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.607
!MESSAGE XSCT Command: [::scw::regenerate_psinit F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.607
!MESSAGE XSCT command with result: [::scw::regenerate_psinit F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.608
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.636
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.637
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.638
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.641
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.642
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.642
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.643
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.644
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.645
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.683
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.691
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_minimal_xlat_tbl": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configures translation table only for initial 4 TB address space. Translation table size will be reduced by ~1 MB. It is applicable only for CortexA78 BSP. Enable it by deafult to fit executable in OCM memory. It needs to be disabled if you want access peripheral/Memory mapped beyond 4 TB.",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_ttc_0 ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.731
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.736
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.738
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.743
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_5": {"name": "libmetal",
"version": "2.5",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
"lwip213_v1_0": {"name": "lwip213",
"version": "1.0",
"desc": "lwip213 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/sw_services/lwip213_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
"openamp_v1_8": {"name": "openamp",
"version": "1.8",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/ThirdParty/sw_services/openamp_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5 psx_cortexr52",
},
"xilcert_v1_0": {"name": "xilcert",
"version": "1.0",
"desc": "Xilinx X.509 certificate generation library. Supported only for Versal Net",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilcert,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilcert_v1_0",
"os": "standalone",
"proc": "psv_pmc psx_pmc",
},
"xilffs_v5_0": {"name": "xilffs",
"version": "5.0",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilffs_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
"xilfpga_v6_4": {"name": "xilfpga",
"version": "6.4",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilfpga_v6_4",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psx_cortexa78 psv_cortexr5 psu_cortexa53 psu_cortexr5 psx_cortexr52 psu_pmu",
},
"xilloader_v1_8": {"name": "xilloader",
"version": "1.8",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilloader_v1_8",
"os": "standalone",
"proc": "psv_pmc psv_psm psx_pmc psx_psm",
},
"xilmailbox_v1_7": {"name": "xilmailbox",
"version": "1.7",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilmailbox_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psx_cortexa78 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psx_cortexr52 psu_pmu psv_pmc psx_pmc microblaze",
},
"xilnvm_v3_1": {"name": "xilnvm",
"version": "3.1",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilnvm_v3_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilocp_v1_1": {"name": "xilocp",
"version": "1.1",
"desc": "Xilinx Open Compute Platform(OCP) support Library. Supported only for Versal Net",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilocp_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilpdi_v1_7": {"name": "xilpdi",
"version": "1.7",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilpdi_v1_7",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilpki_v1_0": {"name": "xilpki",
"version": "1.0",
"desc": "XilPKI library provides an interface to the PKI engine to perform the secure operations",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpki,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilpki_v1_0",
"os": "standalone",
"proc": "psx_cortexa78",
},
"xilplmi_v1_8": {"name": "xilplmi",
"version": "1.8",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilplmi_v1_8",
"os": "standalone",
"proc": "psv_pmc psx_pmc",
},
"xilpm_v5_0": {"name": "xilpm",
"version": "5.0",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilpm_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
"xilpuf_v2_1": {"name": "xilpuf",
"version": "2.1",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilpuf_v2_1",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_cortexa78 psx_cortexr52",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_1": {"name": "xilsecure",
"version": "5.1",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilsecure_v5_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze psx_pmc psx_cortexa78 psx_cortexr52",
},
"xilsem_v1_7": {"name": "xilsem",
"version": "1.7",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilsem_v1_7",
"os": "standalone",
"proc": "psv_pmc psx_pmc psv_cortexr5 psx_cortexr52 psu_cortexa72 psv_cortexa72 microblaze",
},
"xilskey_v7_4": {"name": "xilskey",
"version": "7.4",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xilskey_v7_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_pmu psu_cortexa53 psu_cortexr5 microblaze",
},
"xiltimer_v1_2": {"name": "xiltimer",
"version": "1.2",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_services/xiltimer_v1_2",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psx_cortexr52 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psx_cortexa78 psv_psm psv_pmc psx_psm psx_pmc",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.745
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.746
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.746
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.748
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.769
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.772
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.778
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:55:55.779
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:01.208
!MESSAGE XSCT Command: [bsp setlib -name xilffs -ver 5.0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:01.219
!MESSAGE XSCT command with result: [bsp setlib -name xilffs -ver 5.0], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:01.219
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:01.232
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_minimal_xlat_tbl": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configures translation table only for initial 4 TB address space. Translation table size will be reduced by ~1 MB. It is applicable only for CortexA78 BSP. Enable it by deafult to fit executable in OCM memory. It needs to be disabled if you want access peripheral/Memory mapped beyond 4 TB.",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_ttc_0 ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_exfat": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Disable exFAT, 1:Enable exFAT(Also Enables LFN)",
"permit": "",
"options": {},
"range": "",
},
"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_chmod": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables use of CHMOD functionality for changing attributes (valid only with read_only set to false)",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the Long File Name(LFN) support if non-zero. Disabled by default: 0, LFN with static working buffer: 1, Dynamic working buffer: 2 (on stack) or 3 (on heap)",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_trim": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable(0) or Enable(1) TRIM function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.101
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.111
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.116
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.118
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.119
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.120
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.121
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.124
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.138
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.139
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.140
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.141
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss], Result: [null, {"xilffs": "5.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.190
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.229
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:04.250
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:56:05.358
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.588
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.593
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.594
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.595
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:57:51.596
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.597
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.598
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, xilffs]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.599
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.600
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"xilffs": "5.0",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.601
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.604
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.604
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.606
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, xilffs]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.639
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:51.640
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:57:57.772
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.966
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.969
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.969
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.971
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:57:57.971
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.972
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:57:57.973
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:39.214
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:39.232
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/Xilinx/Vitis/Vitis/2023.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:39.236
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.627
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.627
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.632
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.647
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.652
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.653
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:40.657
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:49.445
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:49.448
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.029
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.043
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.044
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.045
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.300
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.304
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.305
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.308
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, {"xilffs": "5.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.309
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.316
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, {"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.10",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.4",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "4.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.17",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.12",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.317
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.318
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.331
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.332
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.333
!MESSAGE XSCT Command: [::hsi::utils::opensw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.333
!MESSAGE XSCT command with result: [::hsi::utils::opensw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:51.334
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa -sw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss -app zynq_fsbl -processor ps7_cortexa9_0 -os standalone -dir F:/Education/FPGA_Labs/Lab8/lab8_fsbl/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:55.474
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa -sw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss -app zynq_fsbl -processor ps7_cortexa9_0 -os standalone -dir F:/Education/FPGA_Labs/Lab8/lab8_fsbl/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:55.521
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Education\FPGA_Labs\Lab8\lab8_fsbl\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:55.552
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Education\FPGA_Labs\Lab8\lab8_fsbl\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:55.553
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Education/FPGA_Labs/Lab8/lab8_fsbl/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:59.677
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Education/FPGA_Labs/Lab8/lab8_fsbl/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:59.832
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:58:59.833
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/lab8_fsbl/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:58:59.855
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:00.063
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:00.076
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/1678~1/AppData/Local/Temp/hwspec_Lab8_System_wrapper8655715106055038330/Lab8_System_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-10-06 12:59:00.491
!MESSAGE Indexed 'lab8_fsbl' (11 sources, 62 headers) in 0,352 sec: 1793 declarations; 7513 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-10-06 12:59:00.492
!MESSAGE Indexed 'lab8_fsbl_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.614
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.617
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.618
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.621
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:59:01.621
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.623
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:01.624
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.881
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.884
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.885
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.886
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/hw/Lab8_System_wrapper.xsa F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "8.1",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:59:08.887
!MESSAGE Generating MD5 hash for file: F:\Education\FPGA_Labs\Lab8\Lab8_System_wrapper\export\Lab8_System_wrapper\sw\Lab8_System_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.888
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 12:59:08.888
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/sw/Lab8_System_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-06 12:59:13.376
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'
!SESSION 2024-10-06 13:01:09.555 -----------------------------------------------
eclipse.buildId=2023.1
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ru_RU
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2024-10-06 13:02:03.722
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.269
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.270
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.281
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.381
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.381
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.382
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.382
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.382
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, F:/Xilinx/Vitis/SharedData/2023.1/data;F:/Xilinx/Vitis/Vitis/2023.1/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.382
!MESSAGE XSCT Command: [setws F:/Education/FPGA_Labs/Lab8], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-06 13:02:07.383
!MESSAGE XSCT command with result: [setws F:/Education/FPGA_Labs/Lab8], Result: [null, ]. Thread: Thread-19
