$date
	Sun Apr 23 17:39:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DLatch $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dlatch0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ! q $end
$var wire 1 $ w1 $end
$var wire 1 % w10 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$var wire 1 ) w5 $end
$var wire 1 * w6 $end
$var wire 1 + w7 $end
$var wire 1 , w8 $end
$var wire 1 - w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
1+
x*
x)
1(
x'
1&
x%
1$
0#
0"
x!
$end
#1
1*
0)
1'
1,
1-
0(
0+
1"
#2
0!
1%
0-
1(
1+
0"
#3
0'
0*
1-
1)
0+
0&
0$
1"
1#
#4
0%
1!
0,
1&
1+
0"
#5
1,
0&
0+
1"
#6
0,
1&
1+
0"
#7
1,
0&
0+
1"
#8
0,
1&
1+
0"
#9
1*
0)
1'
1,
0(
0+
1$
1"
0#
#10
0!
1%
0-
1(
1+
0"
#11
1-
0(
0+
1"
#12
0-
1(
1+
0"
#13
1-
0(
0+
1"
#14
0-
1(
1+
0"
#15
1-
0(
0+
1"
