design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/25_00_07_SARSA_WInd_e9,SARSA_WInd_e9,RUN_2025.08.08_23.13.12,flow completed,0h1m30s0ms,0h1m4s0ms,6000.0,0.0025,6000.0,-1,7.61905,481.32,8,0,0,0,0,0,0,0,0,0,0,0,178,59,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,901.0,0.0,3.41,2.31,0.35,0.0,0.0,9,17,9,17,0,0,0,2,2,0,0,0,0,0,0,0,4,2,2,87,12,0,12,15,126,1051.0079999999998,1.13e-06,1.81e-06,6.57e-08,1.37e-06,2.3e-06,1.45e-10,1.51e-06,2.72e-06,1.59e-10,0.41000000000000014,10.0,100.0,10,1,100,6.795,9.660,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
