# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../v_axis_gen.srcs/sources_1/ip/v_tc_0/sim/v_tc_0.vhd" \
"../../../../v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd" \
"../../../../v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd" \
"../../../../v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd" \
"../../../../v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd" \
"../../../../v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen_tb.vhd" \

# Do not sort compile order
nosort
