module HLS_cdp_ocvt_core(nvdla_core_clk, nvdla_core_rstn, chn_data_in_rsc_z, chn_data_in_rsc_vz, chn_data_in_rsc_lz, cfg_alu_in_rsc_z, cfg_mul_in_rsc_z, cfg_truncate_rsc_z, cfg_precision_rsc_z, chn_data_out_rsc_z, chn_data_out_rsc_vz, chn_data_out_rsc_lz, chn_data_in_rsci_oswt, chn_data_in_rsci_oswt_unreg, chn_data_out_rsci_oswt, chn_data_out_rsci_oswt_unreg);
  wire _0000_;
  wire _0001_;
  wire [9:0] _0002_;
  wire [9:0] _0003_;
  wire [13:0] _0004_;
  wire [13:0] _0005_;
  wire [5:0] _0006_;
  wire [5:0] _0007_;
  wire [5:0] _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire [10:0] _0025_;
  wire [9:0] _0026_;
  wire _0027_;
  wire [41:0] _0028_;
  wire [49:0] _0029_;
  wire [41:0] _0030_;
  wire _0031_;
  wire [41:0] _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire [5:0] _0046_;
  wire _0047_;
  wire [25:0] _0048_;
  wire [25:0] _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire [15:0] _0054_;
  wire [5:0] _0055_;
  wire [5:0] _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire [3:0] _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire [5:0] _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire [16:0] _0071_;
  wire [14:0] _0072_;
  wire _0073_;
  wire [1:0] _0074_;
  wire [1:0] _0075_;
  wire [1:0] _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire [41:0] _0082_;
  wire [7:0] _0083_;
  wire _0084_;
  wire [2:0] _0085_;
  wire [10:0] _0086_;
  wire [9:0] _0087_;
  wire [2:0] _0088_;
  wire [3:0] _0089_;
  wire [1:0] _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire [5:0] _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire [9:0] _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire [9:0] _0202_;
  wire [9:0] _0203_;
  wire [9:0] _0204_;
  wire [3:0] _0205_;
  wire [3:0] _0206_;
  wire [3:0] _0207_;
  wire [5:0] _0208_;
  wire [5:0] _0209_;
  wire [5:0] _0210_;
  wire [5:0] _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire [49:0] _0225_;
  wire [41:0] _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire [5:0] _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire [5:0] _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire [9:0] _0621_;
  wire [9:0] _0622_;
  wire [3:0] _0623_;
  wire [3:0] _0624_;
  wire [5:0] _0625_;
  wire [5:0] _0626_;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1;
  wire [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6;
  wire [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse;
  wire [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1;
  wire [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse;
  wire FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6;
  reg FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  wire [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl;
  wire [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  wire FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  wire [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0;
  reg FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2;
  wire FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm;
  reg [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2;
  reg [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  reg FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  wire [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  wire [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  wire [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl;
  reg [41:0] IntMulExt_26U_16U_42U_return_sva_2;
  reg [49:0] IntMulExt_34U_16U_50U_return_sva_2;
  wire [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm;
  reg [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2;
  reg IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm;
  wire IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0;
  wire IntShiftRightSat_42U_6U_8U_1_o_0_sva;
  wire [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva;
  wire IntShiftRightSat_42U_6U_8U_1_o_7_sva;
  wire IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl;
  wire [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  wire [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  wire IntShiftRightSat_42U_6U_8U_i_and_cse;
  wire [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm;
  reg [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2;
  wire IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl;
  wire IntShiftRightSat_42U_6U_8U_o_0_sva;
  wire [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva;
  wire IntShiftRightSat_42U_6U_8U_o_7_sva;
  wire [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  wire [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  wire IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp;
  wire [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm;
  wire [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0;
  wire IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl;
  reg IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  reg IntShiftRightSat_50U_6U_16U_o_0_sva_4;
  wire IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0;
  wire [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0;
  reg IntShiftRightSat_50U_6U_16U_o_15_sva_3;
  reg IntShiftRightSat_50U_6U_16U_o_15_sva_4;
  wire IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0;
  wire IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl;
  wire IntShiftRightSat_50U_6U_16U_o_and_7_nl;
  wire IntShiftRightSat_50U_6U_16U_o_and_cse;
  wire [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm;
  wire [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  wire [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  reg IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1;
  reg IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1;
  reg IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1;
  wire [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  wire IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl;
  wire [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva;
  wire [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm;
  reg IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  wire IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp;
  wire [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl;
  reg IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  wire IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0;
  reg IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1;
  reg IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1;
  reg IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1;
  wire [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  wire IntShiftRight_42U_6U_8U_obits_fixed_and_nl;
  wire [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva;
  reg IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  wire IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp;
  reg [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  reg IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  wire IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0;
  wire [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  wire IntShiftRight_50U_6U_16U_obits_fixed_and_nl;
  wire IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  wire [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva;
  wire [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl;
  wire IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  reg [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  wire IntSubExt_25U_25U_26U_1_o_and_cse;
  reg [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2;
  wire [33:0] IntSubExt_33U_32U_34U_o_acc_nl;
  reg IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  wire IsNaN_6U_10U_and_cse;
  reg IsNaN_6U_10U_land_lpi_1_dfm_4;
  reg IsNaN_6U_10U_land_lpi_1_dfm_5;
  reg IsNaN_6U_10U_nor_itm_2;
  wire and_129_nl;
  wire and_130_nl;
  wire and_131_nl;
  wire and_133_cse;
  wire and_135_cse;
  wire and_137_cse;
  wire and_139_nl;
  wire and_142_nl;
  wire and_146_nl;
  wire and_147_nl;
  wire and_148_nl;
  wire and_149_nl;
  wire and_150_nl;
  wire and_151_nl;
  wire and_173_cse;
  wire and_183_cse;
  wire and_187_ssc;
  wire and_197_nl;
  wire and_70_cse;
  wire and_83_nl;
  wire and_86_tmp;
  wire and_89_rgt;
  wire and_92_rgt;
  wire and_dcpl_15;
  wire and_dcpl_16;
  wire and_dcpl_22;
  wire and_dcpl_24;
  wire and_dcpl_25;
  wire and_dcpl_35;
  wire and_dcpl_40;
  wire and_dcpl_41;
  wire and_dcpl_52;
  wire and_dcpl_9;
  wire and_tmp_6;
  input [31:0] cfg_alu_in_rsc_z;
  wire [31:0] cfg_alu_in_rsci_d;
  reg [15:0] cfg_mul_in_1_sva_3;
  input [15:0] cfg_mul_in_rsc_z;
  wire [15:0] cfg_mul_in_rsci_d;
  input [1:0] cfg_precision_rsc_z;
  wire [1:0] cfg_precision_rsci_d;
  reg [5:0] cfg_truncate_1_sva_3;
  reg [5:0] cfg_truncate_1_sva_4;
  wire cfg_truncate_and_1_cse;
  input [5:0] cfg_truncate_rsc_z;
  wire [5:0] cfg_truncate_rsci_d;
  output chn_data_in_rsc_lz;
  input chn_data_in_rsc_vz;
  input [49:0] chn_data_in_rsc_z;
  wire chn_data_in_rsci_bawt;
  wire [49:0] chn_data_in_rsci_d_mxwt;
  reg chn_data_in_rsci_iswt0;
  reg chn_data_in_rsci_ld_core_psct;
  wire chn_data_in_rsci_ld_core_psct_mx0c0;
  input chn_data_in_rsci_oswt;
  output chn_data_in_rsci_oswt_unreg;
  wire chn_data_in_rsci_wen_comp;
  wire chn_data_out_and_cse;
  output chn_data_out_rsc_lz;
  input chn_data_out_rsc_vz;
  output [17:0] chn_data_out_rsc_z;
  wire chn_data_out_rsci_bawt;
  reg chn_data_out_rsci_d_0;
  reg [3:0] chn_data_out_rsci_d_13_10;
  reg chn_data_out_rsci_d_14;
  reg chn_data_out_rsci_d_15;
  reg chn_data_out_rsci_d_16;
  reg chn_data_out_rsci_d_17;
  reg [5:0] chn_data_out_rsci_d_6_1;
  reg chn_data_out_rsci_d_7;
  reg chn_data_out_rsci_d_8;
  reg chn_data_out_rsci_d_9;
  reg chn_data_out_rsci_iswt0;
  input chn_data_out_rsci_oswt;
  output chn_data_out_rsci_oswt_unreg;
  wire chn_data_out_rsci_wen_comp;
  wire core_wen;
  wire core_wten;
  reg equal_tmp_2;
  wire [1:0] fsm_output;
  reg [16:0] i_data_sva_1_16_0_1;
  reg [14:0] i_data_sva_2_14_0_1;
  reg i_data_sva_2_16_1;
  reg [1:0] io_read_cfg_precision_rsc_svs_st_4;
  reg [1:0] io_read_cfg_precision_rsc_svs_st_5;
  reg [1:0] io_read_cfg_precision_rsc_svs_st_6;
  wire main_stage_en_1;
  reg main_stage_v_1;
  wire main_stage_v_1_mx0c1;
  reg main_stage_v_2;
  wire main_stage_v_2_mx0c1;
  reg main_stage_v_3;
  wire main_stage_v_3_mx0c1;
  wire mux_10_nl;
  wire mux_11_nl;
  wire mux_12_nl;
  wire mux_15_nl;
  wire mux_16_nl;
  wire mux_17_nl;
  wire mux_18_nl;
  wire mux_19_nl;
  wire mux_20_nl;
  wire mux_21_nl;
  wire mux_22_nl;
  wire mux_23_nl;
  wire mux_24_nl;
  wire mux_28_nl;
  wire mux_32_nl;
  wire mux_33_nl;
  wire mux_39_nl;
  wire mux_40_nl;
  wire mux_41_nl;
  wire mux_42_nl;
  wire mux_43_nl;
  wire mux_44_nl;
  wire mux_45_nl;
  wire mux_46_nl;
  wire mux_47_nl;
  wire mux_48_nl;
  wire mux_50_nl;
  wire mux_51_nl;
  wire mux_52_nl;
  wire mux_56_nl;
  wire mux_57_nl;
  wire mux_59_nl;
  wire mux_60_nl;
  wire mux_61_nl;
  wire mux_62_nl;
  wire mux_63_nl;
  wire mux_64_nl;
  wire mux_65_nl;
  wire mux_66_nl;
  wire mux_67_nl;
  wire mux_68_nl;
  wire mux_69_nl;
  wire mux_70_nl;
  wire mux_71_nl;
  wire mux_72_nl;
  wire mux_73_nl;
  wire mux_75_itm;
  wire mux_76_nl;
  wire mux_77_nl;
  wire mux_78_nl;
  wire mux_80_nl;
  wire mux_81_nl;
  wire mux_82_nl;
  wire mux_83_nl;
  wire mux_84_tmp;
  wire mux_85_nl;
  wire mux_87_nl;
  wire mux_88_nl;
  wire mux_8_nl;
  wire mux_9_nl;
  wire mux_nl;
  wire mux_tmp_22;
  wire mux_tmp_41;
  wire mux_tmp_50;
  wire mux_tmp_66;
  wire nand_12_nl;
  wire nand_1_nl;
  wire nand_7_nl;
  wire nand_9_nl;
  wire [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  wire [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  wire [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  wire [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  wire [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s;
  wire [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a;
  wire [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s;
  wire [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s;
  wire [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  wire [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  wire [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d;
  wire [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  wire [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  wire [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  wire [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  wire [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  wire [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  wire [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a;
  wire [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  wire [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a;
  wire [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  wire [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a;
  wire [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  wire [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  wire [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2;
  wire [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl;
  wire nor_10_cse;
  wire nor_43_nl;
  wire nor_44_nl;
  wire nor_45_nl;
  wire nor_46_nl;
  wire nor_49_nl;
  wire nor_52_nl;
  wire nor_53_nl;
  wire nor_54_nl;
  wire nor_55_nl;
  wire nor_60_nl;
  wire nor_61_nl;
  wire nor_62_nl;
  wire nor_63_nl;
  wire nor_67_nl;
  wire nor_69_nl;
  wire nor_70_nl;
  wire nor_73_nl;
  wire nor_77_cse;
  wire nor_78_nl;
  wire nor_82_cse;
  wire nor_87_nl;
  wire nor_93_nl;
  wire nor_95_nl;
  wire nor_dfs;
  wire nor_nl;
  wire nor_tmp;
  wire nor_tmp_26;
  wire nor_tmp_29;
  reg nor_tmp_42;
  reg nor_tmp_43;
  wire not_tmp_24;
  wire not_tmp_25;
  wire not_tmp_42;
  wire not_tmp_57;
  input nvdla_core_clk;
  input nvdla_core_rstn;
  wire or_100_nl;
  wire or_112_cse;
  wire or_11_nl;
  wire or_13_nl;
  wire or_144_nl;
  wire or_148_nl;
  wire or_152_nl;
  wire or_153_nl;
  wire or_16_cse;
  wire or_202_nl;
  wire or_209_cse;
  wire or_24_nl;
  wire or_27_cse;
  wire or_28_cse;
  wire or_2_cse;
  wire or_37_nl;
  wire or_64_cse;
  wire or_69_nl;
  wire or_7_cse;
  wire or_80_nl;
  wire or_85_nl;
  wire or_87_nl;
  wire or_89_nl;
  wire or_8_nl;
  wire or_91_nl;
  wire or_94_nl;
  wire or_dcpl_10;
  wire or_tmp_11;
  wire or_tmp_117;
  wire or_tmp_146;
  wire or_tmp_164;
  wire or_tmp_17;
  wire or_tmp_25;
  wire or_tmp_28;
  wire or_tmp_39;
  wire or_tmp_59;
  wire or_tmp_71;
  wire or_tmp_94;
  reg [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm;
  reg [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm;
  reg reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0;
  reg [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1;
  reg [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm;
  reg [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm;
  reg [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm;
  reg [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm;
  reg [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm;
  reg reg_chn_data_out_rsci_ld_core_psct_cse;
  wire [5:0] fangyuan0;
  assign fangyuan0 = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };

  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s = fangyuan0 + 7'b1111111;
  wire [6:0] fangyuan1;
  assign fangyuan1 = { 1'b1, _0257_ };

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl = fangyuan1 + 5'b10001;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl = chn_data_in_rsci_d_mxwt[15:11] + 6'b111101;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl = chn_data_in_rsci_d_mxwt[15:10] + 7'b1010001;
  wire [8:0] fangyuan2;
  assign fangyuan2 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };

  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl = fangyuan2 + 1'b1;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva = _0211_[4:0] + 4'b1001;
  wire [42:0] fangyuan3;
  assign fangyuan3 = { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104:63] };

  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp = fangyuan3 + IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl;
  wire [42:0] fangyuan4;
  assign fangyuan4 = { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104:63] };

  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp = fangyuan4 + IntShiftRight_42U_6U_8U_obits_fixed_and_nl;
  wire [50:0] fangyuan5;
  assign fangyuan5 = { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112:63] };

  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva = fangyuan5 + IntShiftRight_50U_6U_16U_obits_fixed_and_nl;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva = FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 + FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm + 11'b11111111111;
  wire [8:0] fangyuan6;
  assign fangyuan6 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };

  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl = fangyuan6 + 9'b111111111;
  wire [8:0] fangyuan7;
  assign fangyuan7 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };

  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl = fangyuan7 + 1'b1;
  wire [8:0] fangyuan8;
  assign fangyuan8 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };

  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl = fangyuan8 + 9'b111111111;
  wire [16:0] fangyuan9;
  assign fangyuan9 = { IntShiftRightSat_50U_6U_16U_o_15_sva_3, IntShiftRightSat_50U_6U_16U_o_15_sva_3, reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm, reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm, IntShiftRightSat_50U_6U_16U_o_0_sva_3 };

  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl = fangyuan9 + 17'b11111111111111111;
  wire [16:0] fangyuan10;
  assign fangyuan10 = { IntShiftRightSat_50U_6U_16U_o_15_sva_3, IntShiftRightSat_50U_6U_16U_o_15_sva_3, reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm, reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm, IntShiftRightSat_50U_6U_16U_o_0_sva_3 };

  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl = fangyuan10 + 1'b1;
  assign chn_data_out_and_cse = core_wen & _0239_;
  assign and_70_cse = or_2_cse & main_stage_v_1;
  assign _0099_ = or_2_cse & _0241_;
  assign and_197_nl = and_70_cse & io_read_cfg_precision_rsc_svs_st_4[0];
  assign and_142_nl = io_read_cfg_precision_rsc_svs_st_5[0] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse = _0100_ & mux_33_nl;
  assign _0101_ = reg_chn_data_out_rsci_ld_core_psct_cse & nor_tmp_42;
  assign and_173_cse = _0100_ & mux_39_nl;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse = _0100_ & mux_52_nl;
  assign and_137_cse = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  assign and_83_nl = io_read_cfg_precision_rsc_svs_st_5[1] & or_2_cse;
  assign and_133_cse = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42];
  assign and_135_cse = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  assign and_183_cse = _0100_ & mux_57_nl;
  assign and_86_tmp = or_2_cse & _0246_;
  assign _0102_ = core_wen & main_stage_v_2;
  assign _0103_ = _0102_ & nor_tmp_42;
  assign and_187_ssc = _0103_ & or_2_cse;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse = _0100_ & _0247_;
  assign and_129_nl = or_tmp_39 & _0250_;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse = _0100_ & mux_70_nl;
  assign cfg_truncate_and_1_cse = _0100_ & mux_72_nl;
  assign and_89_rgt = or_2_cse & _0254_;
  assign and_92_rgt = or_2_cse & _0342_;
  assign IsNaN_6U_10U_and_cse = _0100_ & _0255_;
  assign IntSubExt_25U_25U_26U_1_o_and_cse = _0100_ & mux_78_nl;
  assign main_stage_en_1 = chn_data_in_rsci_bawt & or_2_cse;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[62] & _0420_;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[62] & _0482_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[62] & _0544_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] & _0269_;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl = FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 & _0548_;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva = i_data_sva_2_14_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[9:0];
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva = i_data_sva_1_16_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[9:0];
  assign and_dcpl_9 = reg_chn_data_out_rsci_ld_core_psct_cse & chn_data_out_rsci_bawt;
  assign and_dcpl_15 = chn_data_in_rsci_bawt & cfg_precision_rsci_d[0];
  assign and_dcpl_16 = or_2_cse & and_dcpl_15;
  assign _0104_ = reg_chn_data_out_rsci_ld_core_psct_cse & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0105_ = _0104_ & main_stage_v_2;
  assign _0106_ = reg_chn_data_out_rsci_ld_core_psct_cse & main_stage_v_2;
  assign not_tmp_42 = main_stage_v_3 & _0273_;
  assign nor_tmp_26 = or_209_cse & main_stage_v_2;
  assign nor_tmp_29 = nor_tmp_42 & main_stage_v_2;
  assign _0107_ = or_28_cse & main_stage_v_2;
  assign _0108_ = or_16_cse & chn_data_in_rsci_bawt;
  assign and_tmp_6 = _0108_ & or_2_cse;
  assign _0109_ = reg_chn_data_out_rsci_ld_core_psct_cse & or_7_cse;
  assign and_dcpl_22 = reg_chn_data_out_rsci_ld_core_psct_cse & _0276_;
  assign and_dcpl_24 = or_2_cse & main_stage_v_3;
  assign and_dcpl_25 = and_dcpl_9 & _0238_;
  assign and_dcpl_35 = or_2_cse & io_read_cfg_precision_rsc_svs_st_4[0];
  assign and_dcpl_40 = or_2_cse & _0277_;
  assign and_dcpl_41 = or_2_cse & nor_tmp_42;
  assign or_tmp_146 = main_stage_en_1 & fsm_output[1];
  assign _0110_ = or_2_cse & _0278_;
  assign main_stage_v_1_mx0c1 = _0110_ & main_stage_v_1;
  assign _0111_ = or_2_cse & main_stage_v_2;
  assign main_stage_v_2_mx0c1 = _0111_ & _0248_;
  assign _0112_ = or_2_cse & _0251_;
  assign main_stage_v_3_mx0c1 = _0112_ & main_stage_v_3;
  assign and_dcpl_52 = core_wen & main_stage_v_1;
  assign nor_tmp = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42];
  assign _0113_ = _0256_ & fsm_output[1];
  assign _0114_ = core_wen & chn_data_in_rsci_ld_core_psct_mx0c0;
  assign _0115_ = core_wen & _0565_;
  assign _0116_ = core_wen & _0566_;
  assign _0117_ = _0100_ & mux_8_nl;
  assign _0118_ = _0100_ & mux_10_nl;
  assign _0119_ = _0100_ & mux_12_nl;
  assign _0120_ = _0100_ & mux_15_nl;
  assign _0121_ = core_wen & _0567_;
  assign _0122_ = core_wen & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse;
  assign _0123_ = _0122_ & mux_18_nl;
  assign _0124_ = _0100_ & _0285_;
  assign _0125_ = _0122_ & mux_24_nl;
  assign _0126_ = and_dcpl_52 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp;
  assign _0127_ = _0126_ & or_2_cse;
  assign _0128_ = _0127_ & io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0129_ = mux_85_nl & core_wen;
  assign _0130_ = _0129_ & or_2_cse;
  assign _0131_ = _0130_ & main_stage_v_1;
  assign _0132_ = and_dcpl_52 & or_2_cse;
  assign _0133_ = _0132_ & io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0134_ = _0574_ & and_dcpl_52;
  assign _0135_ = _0134_ & or_2_cse;
  assign _0136_ = core_wen & _0575_;
  assign _0137_ = core_wen & FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse;
  assign _0138_ = _0137_ & mux_41_nl;
  assign _0139_ = _0100_ & mux_42_nl;
  assign _0140_ = core_wen & _0289_;
  assign _0141_ = _0140_ & _0290_;
  assign _0142_ = _0141_ & mux_48_nl;
  assign _0143_ = core_wen & _0242_;
  assign _0144_ = _0143_ & _0291_;
  assign _0145_ = _0144_ & main_stage_v_2;
  assign _0146_ = _0145_ & _0292_;
  assign _0147_ = _0146_ & or_2_cse;
  assign _0148_ = _0293_ & core_wen;
  assign _0149_ = _0148_ & _0242_;
  assign _0150_ = _0149_ & main_stage_v_2;
  assign _0151_ = _0150_ & or_2_cse;
  assign _0152_ = _0100_ & mux_56_nl;
  assign _0153_ = _0137_ & mux_60_nl;
  assign _0154_ = or_209_cse & core_wen;
  assign _0155_ = _0154_ & or_2_cse;
  assign _0156_ = _0155_ & main_stage_v_2;
  assign _0157_ = _0100_ & mux_62_nl;
  assign _0158_ = _0100_ & _0295_;
  assign _0159_ = _0296_ & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  assign _0160_ = _0159_ & _0297_;
  assign _0100_ = core_wen & _0243_;
  assign _0161_ = _0100_ & mux_67_nl;
  assign _0162_ = _0100_ & mux_69_nl;
  assign _0163_ = i_data_sva_1_16_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_least_mask_sva[9:0];
  assign _0164_ = _0100_ & _0298_;
  assign _0165_ = or_2_cse & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign _0166_ = core_wen & _0579_;
  assign _0167_ = _0166_ & _0298_;
  assign _0168_ = _0165_ & _0299_;
  assign _0169_ = core_wen & _0580_;
  assign _0170_ = _0169_ & _0298_;
  assign _0171_ = core_wen & _0302_;
  assign _0172_ = core_wen & _0303_;
  assign and_151_nl = main_stage_v_1 & _0304_;
  assign _0173_ = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] & _0222_;
  assign and_149_nl = _0173_ & main_stage_en_1;
  assign _0174_ = main_stage_v_1 & _0223_;
  assign and_150_nl = _0174_ & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign and_146_nl = io_read_cfg_precision_rsc_svs_st_4[1] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign _0175_ = and_146_nl & _0305_;
  assign and_147_nl = _0175_ & main_stage_v_1;
  assign _0176_ = io_read_cfg_precision_rsc_svs_st_5[1] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0177_ = _0176_ & _0306_;
  assign and_148_nl = _0177_ & main_stage_v_2;
  assign _0178_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 & main_stage_v_2;
  assign _0179_ = nor_10_cse & _0307_;
  assign _0180_ = _0236_ & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  assign and_139_nl = _0594_ & main_stage_v_3;
  assign _0181_ = _0603_ & or_2_cse;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl = and_86_tmp & _0311_;
  assign and_131_nl = main_stage_v_3 & nor_tmp_43;
  assign _0182_ = _0314_ & or_2_cse;
  assign and_130_nl = main_stage_v_1 & io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0183_ = _0315_ & or_2_cse;
  assign _0184_ = IntShiftRightSat_50U_6U_16U_o_0_sva_4 & nor_tmp_43;
  assign _0185_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6] & nor_tmp_43;
  assign _0186_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] & nor_tmp_43;
  assign _0187_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] & nor_tmp_43;
  assign _0188_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1[2] & nor_tmp_43;
  assign _0189_ = IntShiftRightSat_50U_6U_16U_o_15_sva_4 & nor_tmp_43;
  assign _0190_ = IntShiftRightSat_42U_6U_8U_o_0_sva & equal_tmp_2;
  assign _0191_ = IntShiftRightSat_42U_6U_8U_o_7_sva & equal_tmp_2;
  assign _0192_ = IntShiftRightSat_42U_6U_8U_1_o_0_sva & equal_tmp_2;
  assign _0193_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[0] & equal_tmp_2;
  assign _0194_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[5] & equal_tmp_2;
  assign _0195_ = IntShiftRightSat_42U_6U_8U_1_o_7_sva & equal_tmp_2;
  assign _0196_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[0] & nor_dfs;
  assign _0197_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] & nor_dfs;
  assign _0198_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] & nor_dfs;
  assign _0199_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[9] & nor_dfs;
  assign _0200_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 & nor_dfs;
  assign _0201_ = IntShiftRightSat_50U_6U_16U_o_0_sva_4 & nor_dfs;
  wire [9:0] fangyuan11;
  assign fangyuan11 = { mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp };

  assign _0202_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[9:0] & fangyuan11;
  wire [9:0] fangyuan12;
  assign fangyuan12 = { IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl };

  assign _0203_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl & fangyuan12;
  wire [9:0] fangyuan13;
  assign fangyuan13 = { IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl };

  assign _0204_ = i_data_sva_2_14_0_1[9:0] & fangyuan13;
  wire [3:0] fangyuan14;
  assign fangyuan14 = { reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1[1:0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0, reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[9] };
  wire [3:0] fangyuan15;
  assign fangyuan15 = { nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43 };

  assign _0205_ = fangyuan14 & fangyuan15;
  wire [3:0] fangyuan16;
  assign fangyuan16 = { equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2 };

  assign _0206_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[4:1] & fangyuan16;
  wire [3:0] fangyuan17;
  assign fangyuan17 = { nor_dfs, nor_dfs, nor_dfs, nor_dfs };

  assign _0207_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl & fangyuan17;
  wire [5:0] fangyuan18;
  assign fangyuan18 = { nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43 };

  assign _0208_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[5:0] & fangyuan18;
  wire [5:0] fangyuan19;
  assign fangyuan19 = { equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2 };

  assign _0209_ = IntShiftRightSat_42U_6U_8U_o_6_1_sva & fangyuan19;
  wire [5:0] fangyuan20;
  assign fangyuan20 = { nor_dfs, nor_dfs, nor_dfs, nor_dfs, nor_dfs, nor_dfs };

  assign _0210_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6:1] & fangyuan20;
  wire [41:0] fangyuan21;
  assign fangyuan21 = { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl };

  assign _0212_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan21;
  wire [41:0] fangyuan22;
  assign fangyuan22 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };

  assign _0213_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan22;
  assign _0214_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[41:7] == 35'b11111111111111111111111111111111111;
  assign _0215_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[41:7] == 35'b11111111111111111111111111111111111;
  assign _0216_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[49:15] == 35'b11111111111111111111111111111111111;
  wire [41:0] fangyuan23;
  assign fangyuan23 = { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl };

  assign _0217_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan23;
  assign _0218_ = chn_data_in_rsci_d_mxwt[15:10] == 6'b111111;
  wire [41:0] fangyuan24;
  assign fangyuan24 = { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl };

  assign _0219_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan24;
  wire [41:0] fangyuan25;
  assign fangyuan25 = { IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl };

  assign _0220_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan25;
  wire [41:0] fangyuan26;
  assign fangyuan26 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };

  assign _0221_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan26;
  assign _0222_ = cfg_precision_rsci_d == 2'b10;
  assign _0223_ = io_read_cfg_precision_rsc_svs_st_4 == 2'b10;
  wire [49:0] fangyuan27;
  assign fangyuan27 = { reg_IntShiftRightSat_50U_6U_16U_i_itm, reg_IntShiftRightSat_50U_6U_16U_i_1_itm };
  wire [49:0] fangyuan28;
  assign fangyuan28 = { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl };

  assign _0224_ = fangyuan27 == fangyuan28;
  assign IntMulExt_26U_16U_42U_1_o_mul_nl = $signed(IntSubExt_25U_25U_26U_1_o_acc_itm_2) * $signed(cfg_mul_in_1_sva_3);
  assign _0225_ = $signed(IntSubExt_33U_32U_34U_o_acc_nl) * $signed(cfg_mul_in_rsci_d);
  assign _0226_ = $signed(IntSubExt_25U_25U_26U_o_acc_itm_2) * $signed(cfg_mul_in_1_sva_3);
  assign or_27_cse = | io_read_cfg_precision_rsc_svs_st_4;
  assign or_16_cse = cfg_precision_rsci_d != 2'b10;
  assign or_28_cse = | io_read_cfg_precision_rsc_svs_st_5;
  assign or_64_cse = | cfg_precision_rsci_d;
  assign or_dcpl_10 = | io_read_cfg_precision_rsc_svs_st_6;
  assign _0227_ = io_read_cfg_precision_rsc_svs_st_4 != 2'b10;
  assign _0228_ = io_read_cfg_precision_rsc_svs_st_5 != 2'b10;
  wire [49:0] fangyuan29;
  assign fangyuan29 = { IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 };

  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp = IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 != fangyuan29;
  assign _0229_ = | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[41:7];
  assign _0230_ = | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[41:7];
  assign _0231_ = | IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[49:15];
  assign _0232_ = | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  assign _0233_ = | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  assign _0234_ = | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  assign _0235_ = | chn_data_in_rsci_d_mxwt[9:0];
  wire [49:0] fangyuan30;
  assign fangyuan30 = { reg_IntShiftRightSat_50U_6U_16U_i_itm, reg_IntShiftRightSat_50U_6U_16U_i_1_itm };
  wire [49:0] fangyuan31;
  assign fangyuan31 = { IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl };

  assign _0236_ = fangyuan30 != fangyuan31;
  assign _0237_ = io_read_cfg_precision_rsc_svs_st_6 != 2'b10;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] = ~ i_data_sva_1_16_0_1[10];
  assign _0238_ = ~ main_stage_v_3;
  assign _0239_ = ~ _0316_;
  assign _0240_ = ~ reg_chn_data_out_rsci_ld_core_psct_cse;
  assign nor_82_cse = ~ or_27_cse;
  assign _0241_ = ~ io_read_cfg_precision_rsc_svs_st_4[0];
  assign nor_10_cse = ~ or_2_cse;
  assign _0242_ = ~ io_read_cfg_precision_rsc_svs_st_5[0];
  assign nor_43_nl = ~ _0319_;
  assign _0243_ = ~ and_dcpl_22;
  assign nor_95_nl = ~ _0320_;
  assign _0244_ = ~ _0101_;
  assign nor_73_nl = ~ _0321_;
  assign nor_60_nl = ~ _0323_;
  assign _0245_ = ~ mux_tmp_41;
  assign nor_61_nl = ~ _0324_;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl = ~ _0006_;
  assign nor_77_cse = ~ or_28_cse;
  assign _0246_ = ~ IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0247_ = ~ mux_66_nl;
  assign _0248_ = ~ main_stage_v_1;
  assign _0249_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign _0250_ = ~ _0330_;
  assign _0251_ = ~ main_stage_v_2;
  assign _0252_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0253_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  assign nor_49_nl = ~ _0339_;
  assign nor_46_nl = ~ _0341_;
  assign _0254_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign _0255_ = ~ mux_76_nl;
  assign _0256_ = ~ main_stage_en_1;
  assign nor_44_nl = ~ _0343_;
  assign _0257_ = ~ chn_data_in_rsci_d_mxwt[15:10];
  assign _0258_ = ~ _0344_;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0 = ~ _0345_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl = ~ _0004_;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0 = ~ _0005_;
  assign _0259_ = ~ _0346_;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 = ~ _0347_;
  assign _0260_ = ~ _0229_;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0 = ~ _0348_;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp = ~ _0214_;
  assign _0261_ = ~ _0230_;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0 = ~ _0349_;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp = ~ _0215_;
  assign _0211_[4:0] = ~ i_data_sva_1_16_0_1[15:11];
  assign _0262_ = ~ _0350_;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva = ~ _0351_;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva = ~ _0007_;
  assign _0263_ = ~ _0352_;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva = ~ _0353_;
  assign _0264_ = ~ _0354_;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva = ~ _0355_;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva = ~ _0008_;
  assign _0265_ = ~ _0356_;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva = ~ _0357_;
  assign nor_dfs = ~ _0358_;
  assign _0266_ = ~ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104];
  assign _0267_ = ~ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104];
  assign _0268_ = ~ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112];
  assign _0269_ = ~ _0216_;
  assign _0270_ = ~ _0231_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva = ~ _0545_;
  assign _0271_ = ~ _0105_;
  assign not_tmp_24 = ~ _0106_;
  assign not_tmp_25 = ~ _0551_;
  assign nor_78_nl = ~ _0553_;
  assign _0272_ = ~ or_dcpl_10;
  assign _0273_ = ~ _0556_;
  assign nor_62_nl = ~ _0557_;
  assign _0274_ = ~ nor_tmp_26;
  assign nor_54_nl = ~ _0558_;
  assign not_tmp_57 = ~ _0107_;
  assign _0275_ = ~ _0109_;
  assign nor_45_nl = ~ _0560_;
  assign _0276_ = ~ chn_data_out_rsci_bawt;
  assign _0277_ = ~ nor_tmp_42;
  assign _0278_ = ~ chn_data_in_rsci_bawt;
  assign _0279_ = ~ _0113_;
  assign _0280_ = ~ _0561_;
  assign _0281_ = ~ _0564_;
  assign _0282_ = ~ and_dcpl_25;
  assign _0283_ = ~ main_stage_v_1_mx0c1;
  assign _0284_ = ~ main_stage_v_2_mx0c1;
  assign _0285_ = ~ mux_21_nl;
  assign _0001_ = ~ io_read_cfg_precision_rsc_svs_st_4[1];
  assign _0286_ = ~ or_tmp_39;
  assign _0287_ = ~ _0573_;
  assign _0288_ = ~ main_stage_v_3_mx0c1;
  assign _0289_ = ~ fsm_output[0];
  assign _0290_ = ~ or_69_nl;
  assign _0291_ = ~ nor_tmp;
  assign _0292_ = ~ io_read_cfg_precision_rsc_svs_st_5[1];
  assign _0293_ = ~ mux_88_nl;
  assign _0294_ = ~ _0098_;
  assign _0295_ = ~ mux_64_nl;
  assign _0296_ = ~ i_data_sva_2_14_0_1[14];
  assign _0297_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  assign _0298_ = ~ mux_75_itm;
  assign _0299_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0300_ = ~ _0235_;
  assign _0301_ = ~ _0218_;
  assign _0302_ = ~ _0585_;
  assign _0303_ = ~ _0586_;
  assign nor_nl = ~ _0588_;
  assign _0304_ = ~ or_7_cse;
  assign nor_87_nl = ~ _0589_;
  assign _0305_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign _0306_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  assign _0307_ = ~ _0178_;
  assign nand_1_nl = ~ _0179_;
  assign _0000_ = ~ mux_19_nl;
  assign _0308_ = ~ _0180_;
  assign nor_70_nl = ~ _0591_;
  assign _0309_ = ~ _0593_;
  assign nor_67_nl = ~ _0595_;
  assign nor_69_nl = ~ _0597_;
  assign nor_63_nl = ~ _0599_;
  assign nor_93_nl = ~ _0600_;
  assign nor_55_nl = ~ _0604_;
  assign nand_12_nl = ~ _0181_;
  assign _0310_ = ~ equal_tmp_2;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _0002_;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _0003_;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl = ~ _0606_;
  assign _0311_ = ~ mux_84_tmp;
  assign _0312_ = ~ nor_tmp_29;
  assign nor_53_nl = ~ _0607_;
  assign _0313_ = ~ or_tmp_94;
  assign nor_52_nl = ~ _0608_;
  assign _0314_ = ~ and_dcpl_15;
  assign nand_9_nl = ~ _0182_;
  assign _0315_ = ~ _0108_;
  assign nand_7_nl = ~ _0183_;
  assign _0316_ = and_dcpl_22 | _0238_;
  assign or_2_cse = _0240_ | chn_data_out_rsci_bawt;
  assign or_7_cse = nor_82_cse | io_read_cfg_precision_rsc_svs_st_4[0];
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse = _0099_ | and_dcpl_35;
  assign _0317_ = io_read_cfg_precision_rsc_svs_st_5[0] | chn_data_out_rsci_bawt;
  assign or_144_nl = _0317_ | _0240_;
  assign _0318_ = _0242_ | chn_data_out_rsci_bawt;
  assign _0319_ = _0318_ | _0240_;
  assign _0320_ = or_144_nl | nor_tmp_42;
  assign or_148_nl = chn_data_out_rsci_bawt | _0244_;
  assign _0321_ = chn_data_out_rsci_bawt | not_tmp_24;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse = and_dcpl_40 | and_dcpl_41;
  assign or_69_nl = _0238_ | or_dcpl_10;
  assign _0322_ = or_69_nl | chn_data_out_rsci_bawt;
  assign _0323_ = _0322_ | _0240_;
  assign _0324_ = io_read_cfg_precision_rsc_svs_st_5[1] | _0245_;
  assign or_152_nl = io_read_cfg_precision_rsc_svs_st_5[1] | and_dcpl_22;
  assign or_153_nl = nor_10_cse | nor_tmp_42;
  assign or_209_cse = nor_tmp_42 | or_28_cse;
  assign _0325_ = or_2_cse | nor_tmp_42;
  assign or_100_nl = _0325_ | not_tmp_57;
  assign _0326_ = _0248_ | _0227_;
  assign _0327_ = _0326_ | _0249_;
  assign or_8_nl = _0327_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign _0328_ = or_8_nl | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0329_ = _0328_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  assign _0330_ = _0329_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  assign _0331_ = _0251_ | _0228_;
  assign _0332_ = _0331_ | _0252_;
  assign _0333_ = _0332_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  assign _0334_ = _0333_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  assign _0335_ = _0334_ | nor_tmp_42;
  assign _0336_ = _0335_ | _0253_;
  assign _0337_ = _0336_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0338_ = _0337_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  assign _0339_ = _0338_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  assign _0340_ = or_28_cse | chn_data_out_rsci_bawt;
  assign _0341_ = _0340_ | not_tmp_24;
  assign _0342_ = _0254_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0343_ = or_64_cse | _0256_;
  assign _0344_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[15] | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  assign _0345_ = _0258_ | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  assign _0346_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[0] | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  assign _0347_ = _0259_ | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 = _0212_ | _0213_;
  assign _0348_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] | _0260_;
  assign _0349_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] | _0261_;
  assign _0350_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 | and_135_cse;
  assign _0351_ = _0262_ | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  assign _0352_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  assign _0353_ = _0263_ | and_135_cse;
  assign _0354_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 | and_137_cse;
  assign _0355_ = _0264_ | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  assign _0356_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  assign _0357_ = _0265_ | and_137_cse;
  assign _0358_ = equal_tmp_2 | nor_tmp_43;
  assign _0359_ = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[0] | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[1];
  assign _0360_ = _0359_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[2];
  assign _0361_ = _0360_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[3];
  assign _0362_ = _0361_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[4];
  assign _0363_ = _0362_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[5];
  assign _0364_ = _0363_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[6];
  assign _0365_ = _0364_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[7];
  assign _0366_ = _0365_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[8];
  assign _0367_ = _0366_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[9];
  assign _0368_ = _0367_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[10];
  assign _0369_ = _0368_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[11];
  assign _0370_ = _0369_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[12];
  assign _0371_ = _0370_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[13];
  assign _0372_ = _0371_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[14];
  assign _0373_ = _0372_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[15];
  assign _0374_ = _0373_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[16];
  assign _0375_ = _0374_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[17];
  assign _0376_ = _0375_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[18];
  assign _0377_ = _0376_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[19];
  assign _0378_ = _0377_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[20];
  assign _0379_ = _0378_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[21];
  assign _0380_ = _0379_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[22];
  assign _0381_ = _0380_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[23];
  assign _0382_ = _0381_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[24];
  assign _0383_ = _0382_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[25];
  assign _0384_ = _0383_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[26];
  assign _0385_ = _0384_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[27];
  assign _0386_ = _0385_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[28];
  assign _0387_ = _0386_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[29];
  assign _0388_ = _0387_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[30];
  assign _0389_ = _0388_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[31];
  assign _0390_ = _0389_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[32];
  assign _0391_ = _0390_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[33];
  assign _0392_ = _0391_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[34];
  assign _0393_ = _0392_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[35];
  assign _0394_ = _0393_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[36];
  assign _0395_ = _0394_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[37];
  assign _0396_ = _0395_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[38];
  assign _0397_ = _0396_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[39];
  assign _0398_ = _0397_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[40];
  assign _0399_ = _0398_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[41];
  assign _0400_ = _0399_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[42];
  assign _0401_ = _0400_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[43];
  assign _0402_ = _0401_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[44];
  assign _0403_ = _0402_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[45];
  assign _0404_ = _0403_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[46];
  assign _0405_ = _0404_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[47];
  assign _0406_ = _0405_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[48];
  assign _0407_ = _0406_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[49];
  assign _0408_ = _0407_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[50];
  assign _0409_ = _0408_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[51];
  assign _0410_ = _0409_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[52];
  assign _0411_ = _0410_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[53];
  assign _0412_ = _0411_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[54];
  assign _0413_ = _0412_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[55];
  assign _0414_ = _0413_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[56];
  assign _0415_ = _0414_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[57];
  assign _0416_ = _0415_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[58];
  assign _0417_ = _0416_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[59];
  assign _0418_ = _0417_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[60];
  assign _0419_ = _0418_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[61];
  assign _0420_ = _0419_ | _0266_;
  assign _0421_ = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[0] | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[1];
  assign _0422_ = _0421_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[2];
  assign _0423_ = _0422_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[3];
  assign _0424_ = _0423_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[4];
  assign _0425_ = _0424_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[5];
  assign _0426_ = _0425_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[6];
  assign _0427_ = _0426_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[7];
  assign _0428_ = _0427_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[8];
  assign _0429_ = _0428_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[9];
  assign _0430_ = _0429_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[10];
  assign _0431_ = _0430_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[11];
  assign _0432_ = _0431_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[12];
  assign _0433_ = _0432_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[13];
  assign _0434_ = _0433_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[14];
  assign _0435_ = _0434_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[15];
  assign _0436_ = _0435_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[16];
  assign _0437_ = _0436_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[17];
  assign _0438_ = _0437_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[18];
  assign _0439_ = _0438_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[19];
  assign _0440_ = _0439_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[20];
  assign _0441_ = _0440_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[21];
  assign _0442_ = _0441_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[22];
  assign _0443_ = _0442_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[23];
  assign _0444_ = _0443_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[24];
  assign _0445_ = _0444_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[25];
  assign _0446_ = _0445_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[26];
  assign _0447_ = _0446_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[27];
  assign _0448_ = _0447_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[28];
  assign _0449_ = _0448_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[29];
  assign _0450_ = _0449_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[30];
  assign _0451_ = _0450_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[31];
  assign _0452_ = _0451_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[32];
  assign _0453_ = _0452_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[33];
  assign _0454_ = _0453_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[34];
  assign _0455_ = _0454_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[35];
  assign _0456_ = _0455_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[36];
  assign _0457_ = _0456_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[37];
  assign _0458_ = _0457_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[38];
  assign _0459_ = _0458_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[39];
  assign _0460_ = _0459_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[40];
  assign _0461_ = _0460_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[41];
  assign _0462_ = _0461_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[42];
  assign _0463_ = _0462_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[43];
  assign _0464_ = _0463_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[44];
  assign _0465_ = _0464_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[45];
  assign _0466_ = _0465_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[46];
  assign _0467_ = _0466_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[47];
  assign _0468_ = _0467_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[48];
  assign _0469_ = _0468_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[49];
  assign _0470_ = _0469_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[50];
  assign _0471_ = _0470_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[51];
  assign _0472_ = _0471_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[52];
  assign _0473_ = _0472_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[53];
  assign _0474_ = _0473_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[54];
  assign _0475_ = _0474_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[55];
  assign _0476_ = _0475_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[56];
  assign _0477_ = _0476_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[57];
  assign _0478_ = _0477_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[58];
  assign _0479_ = _0478_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[59];
  assign _0480_ = _0479_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[60];
  assign _0481_ = _0480_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[61];
  assign _0482_ = _0481_ | _0267_;
  assign _0483_ = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[0] | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[1];
  assign _0484_ = _0483_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[2];
  assign _0485_ = _0484_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[3];
  assign _0486_ = _0485_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[4];
  assign _0487_ = _0486_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[5];
  assign _0488_ = _0487_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[6];
  assign _0489_ = _0488_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[7];
  assign _0490_ = _0489_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[8];
  assign _0491_ = _0490_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[9];
  assign _0492_ = _0491_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[10];
  assign _0493_ = _0492_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[11];
  assign _0494_ = _0493_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[12];
  assign _0495_ = _0494_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[13];
  assign _0496_ = _0495_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[14];
  assign _0497_ = _0496_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[15];
  assign _0498_ = _0497_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[16];
  assign _0499_ = _0498_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[17];
  assign _0500_ = _0499_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[18];
  assign _0501_ = _0500_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[19];
  assign _0502_ = _0501_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[20];
  assign _0503_ = _0502_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[21];
  assign _0504_ = _0503_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[22];
  assign _0505_ = _0504_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[23];
  assign _0506_ = _0505_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[24];
  assign _0507_ = _0506_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[25];
  assign _0508_ = _0507_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[26];
  assign _0509_ = _0508_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[27];
  assign _0510_ = _0509_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[28];
  assign _0511_ = _0510_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[29];
  assign _0512_ = _0511_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[30];
  assign _0513_ = _0512_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[31];
  assign _0514_ = _0513_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[32];
  assign _0515_ = _0514_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[33];
  assign _0516_ = _0515_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[34];
  assign _0517_ = _0516_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[35];
  assign _0518_ = _0517_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[36];
  assign _0519_ = _0518_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[37];
  assign _0520_ = _0519_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[38];
  assign _0521_ = _0520_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[39];
  assign _0522_ = _0521_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[40];
  assign _0523_ = _0522_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[41];
  assign _0524_ = _0523_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[42];
  assign _0525_ = _0524_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[43];
  assign _0526_ = _0525_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[44];
  assign _0527_ = _0526_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[45];
  assign _0528_ = _0527_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[46];
  assign _0529_ = _0528_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[47];
  assign _0530_ = _0529_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[48];
  assign _0531_ = _0530_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[49];
  assign _0532_ = _0531_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[50];
  assign _0533_ = _0532_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[51];
  assign _0534_ = _0533_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[52];
  assign _0535_ = _0534_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[53];
  assign _0536_ = _0535_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[54];
  assign _0537_ = _0536_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[55];
  assign _0538_ = _0537_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[56];
  assign _0539_ = _0538_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[57];
  assign _0540_ = _0539_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[58];
  assign _0541_ = _0540_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[59];
  assign _0542_ = _0541_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[60];
  assign _0543_ = _0542_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[61];
  assign _0544_ = _0543_ | _0268_;
  assign _0545_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] | _0270_;
  assign _0546_ = _0232_ | FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10];
  assign _0547_ = _0546_ | _0233_;
  assign _0548_ = _0547_ | FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  assign or_tmp_11 = chn_data_in_rsci_bawt | nor_10_cse;
  assign or_tmp_17 = or_16_cse | _0256_;
  assign _0549_ = _0228_ | chn_data_out_rsci_bawt;
  assign or_tmp_25 = _0549_ | _0271_;
  assign or_tmp_28 = or_2_cse | main_stage_v_2;
  assign _0550_ = nor_77_cse | chn_data_out_rsci_bawt;
  assign _0551_ = _0550_ | not_tmp_24;
  assign or_37_nl = main_stage_v_1 | nor_10_cse;
  assign _0552_ = _0251_ | _0240_;
  assign _0553_ = _0552_ | chn_data_out_rsci_bawt;
  assign or_tmp_39 = IsNaN_6U_10U_nor_itm_2 | IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  assign _0554_ = or_69_nl | _0240_;
  assign or_tmp_59 = _0554_ | chn_data_out_rsci_bawt;
  assign _0555_ = _0272_ | _0240_;
  assign _0556_ = _0555_ | chn_data_out_rsci_bawt;
  assign _0557_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0251_;
  assign or_tmp_71 = nor_10_cse | main_stage_v_2;
  assign _0558_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0274_;
  assign or_tmp_94 = nor_tmp_42 | not_tmp_57;
  assign or_112_cse = _0248_ | or_27_cse;
  assign _0559_ = or_2_cse | io_read_cfg_precision_rsc_svs_st_4[0];
  assign or_tmp_117 = _0559_ | nor_82_cse;
  assign _0560_ = chn_data_out_rsci_bawt | _0275_;
  assign chn_data_in_rsci_ld_core_psct_mx0c0 = main_stage_en_1 | fsm_output[0];
  assign or_tmp_164 = io_read_cfg_precision_rsc_svs_st_5[1] | nor_tmp;
  assign _0561_ = mux_nl | nor_dfs;
  assign _0562_ = _0217_ | IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl;
  assign _0563_ = _0562_ | nor_dfs;
  assign _0564_ = _0563_ | nor_tmp_43;
  assign _0565_ = and_dcpl_24 | and_dcpl_25;
  assign _0566_ = or_tmp_146 | main_stage_v_1_mx0c1;
  assign _0567_ = and_70_cse | main_stage_v_2_mx0c1;
  assign _0568_ = _0001_ | _0249_;
  assign _0569_ = _0568_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign _0570_ = _0569_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0571_ = _0570_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  assign _0572_ = _0571_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  assign _0573_ = _0572_ | _0286_;
  assign _0574_ = _0287_ | io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0575_ = _0111_ | main_stage_v_3_mx0c1;
  assign _0576_ = _0160_ | _0253_;
  assign _0577_ = _0576_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0578_ = _0234_ | FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[10];
  assign _0579_ = _0165_ | and_89_rgt;
  assign _0580_ = _0168_ | and_92_rgt;
  assign _0581_ = and_dcpl_22 | _0278_;
  assign _0582_ = _0581_ | or_16_cse;
  assign _0583_ = _0582_ | _0254_;
  assign _0584_ = _0583_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0585_ = _0584_ | fsm_output[0];
  assign _0586_ = _0583_ | fsm_output[0];
  assign _0587_ = _0219_ | _0220_;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl = _0587_ | _0221_;
  assign _0588_ = or_16_cse | _0278_;
  assign or_11_nl = _0342_ | or_16_cse;
  assign _0589_ = or_11_nl | _0256_;
  assign or_13_nl = _0254_ | or_16_cse;
  assign or_24_nl = _0248_ | io_read_cfg_precision_rsc_svs_st_4[0];
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl = _0224_ | _0308_;
  assign _0590_ = _0228_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0591_ = _0590_ | _0251_;
  assign _0592_ = equal_tmp_2 | _0237_;
  assign _0593_ = _0592_ | IsNaN_6U_10U_land_lpi_1_dfm_5;
  assign _0594_ = _0309_ | nor_tmp_43;
  assign _0595_ = _0331_ | nor_tmp_42;
  assign _0596_ = _0238_ | equal_tmp_2;
  assign or_91_nl = _0596_ | nor_tmp_43;
  assign _0597_ = or_91_nl | _0237_;
  assign _0598_ = _0290_ | _0240_;
  assign _0599_ = _0598_ | chn_data_out_rsci_bawt;
  assign _0600_ = io_read_cfg_precision_rsc_svs_st_5[1] | _0291_;
  assign _0601_ = nor_tmp_42 | _0253_;
  assign or_202_nl = _0601_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0602_ = and_133_cse | _0251_;
  assign _0603_ = _0602_ | or_28_cse;
  assign _0604_ = _0603_ | nor_10_cse;
  assign _0605_ = and_135_cse | _0238_;
  assign or_80_nl = _0605_ | or_dcpl_10;
  assign or_87_nl = nor_10_cse | nor_tmp_26;
  assign or_85_nl = _0310_ | nor_tmp_43;
  assign _0606_ = and_86_tmp | mux_84_tmp;
  assign or_89_nl = nor_10_cse | nor_tmp_29;
  assign _0607_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0312_;
  assign or_94_nl = or_153_nl | not_tmp_57;
  assign _0608_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0313_;
  assign _0609_ = _0184_ | _0190_;
  assign _0610_ = _0185_ | _0191_;
  assign _0611_ = _0186_ | _0192_;
  assign _0612_ = _0187_ | _0193_;
  assign _0613_ = _0188_ | _0194_;
  assign _0614_ = _0189_ | _0195_;
  assign _0615_ = _0609_ | _0196_;
  assign _0616_ = _0610_ | _0197_;
  assign _0617_ = _0611_ | _0198_;
  assign _0618_ = _0612_ | _0199_;
  assign _0619_ = _0613_ | _0200_;
  assign _0620_ = _0614_ | _0201_;
  assign _0621_ = _0202_ | _0203_;
  assign _0622_ = _0621_ | _0204_;
  assign _0623_ = _0205_ | _0206_;
  assign _0624_ = _0623_ | _0207_;
  assign _0625_ = _0208_ | _0209_;
  assign _0626_ = _0625_ | _0210_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= _0015_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= _0010_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_mul_in_1_sva_3 <= 16'b0000000000000000;
    else
      cfg_mul_in_1_sva_3 <= _0054_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntSubExt_25U_25U_26U_o_acc_itm_2 <= 26'b00000000000000000000000000;
    else
      IntSubExt_25U_25U_26U_o_acc_itm_2 <= _0049_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntSubExt_25U_25U_26U_1_o_acc_itm_2 <= 26'b00000000000000000000000000;
    else
      IntSubExt_25U_25U_26U_1_o_acc_itm_2 <= _0048_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_nor_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_nor_itm_2 <= _0053_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= _0050_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 <= _0011_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 <= _0016_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 <= _0020_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_truncate_1_sva_4 <= 6'b000000;
    else
      cfg_truncate_1_sva_4 <= _0056_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntMulExt_26U_16U_42U_return_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntMulExt_26U_16U_42U_return_sva_2 <= _0028_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 <= 10'b0000000000;
    else
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 <= _0026_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 <= 11'b00000000000;
    else
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 <= _0025_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 <= 1'b0;
    else
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 <= _0024_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 <= 1'b0;
    else
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 <= _0027_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_truncate_1_sva_3 <= 6'b000000;
    else
      cfg_truncate_1_sva_3 <= _0055_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntMulExt_34U_16U_50U_return_sva_2 <= 50'b00000000000000000000000000000000000000000000000000;
    else
      IntMulExt_34U_16U_50U_return_sva_2 <= _0029_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_land_lpi_1_dfm_4 <= 1'b0;
    else
      IsNaN_6U_10U_land_lpi_1_dfm_4 <= _0051_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 <= _0021_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 <= _0017_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 <= _0012_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_2_16_1 <= 1'b0;
    else
      i_data_sva_2_16_1 <= _0073_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_2_14_0_1 <= 15'b000000000000000;
    else
      i_data_sva_2_14_0_1 <= _0072_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 <= _0009_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_15_sva_4 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_15_sva_4 <= _0036_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm <= 10'b0000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm <= _0087_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 <= 3'b000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 <= _0085_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 <= 1'b0;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 <= _0084_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_0_sva_4 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_0_sva_4 <= _0034_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      equal_tmp_2 <= 1'b0;
    else
      equal_tmp_2 <= _0070_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nor_tmp_43 <= 1'b0;
    else
      nor_tmp_43 <= _0081_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_6 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_6 <= _0076_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 <= 6'b000000;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 <= _0046_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm <= 4'b0000;
    else
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm <= _0089_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm <= 2'b00;
    else
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm <= _0090_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 <= _0047_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_i_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntShiftRightSat_42U_6U_8U_i_sva_2 <= _0032_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 <= _0041_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_1_i_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntShiftRightSat_42U_6U_8U_1_i_sva_2 <= _0030_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 <= _0045_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 <= _0040_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 <= _0043_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 <= _0044_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 <= _0042_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 <= _0038_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 <= _0039_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 <= _0037_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm <= 1'b0;
    else
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm <= _0031_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_land_lpi_1_dfm_5 <= 1'b0;
    else
      IsNaN_6U_10U_land_lpi_1_dfm_5 <= _0052_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 <= _0022_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_3 <= 1'b0;
    else
      main_stage_v_3 <= _0079_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nor_tmp_42 <= 1'b0;
    else
      nor_tmp_42 <= _0080_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_5 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_5 <= _0075_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm <= 11'b00000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm <= _0086_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm <= 3'b000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm <= _0088_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_15_sva_3 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_15_sva_3 <= _0035_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_0_sva_3 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_0_sva_3 <= _0033_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm <= 42'b000000000000000000000000000000000000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm <= _0082_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_i_itm <= 8'b00000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_i_itm <= _0083_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 <= _0023_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 <= _0019_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 <= _0014_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_2 <= 1'b0;
    else
      main_stage_v_2 <= _0078_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_4 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_4 <= _0074_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 <= _0018_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 <= _0013_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_1_16_0_1 <= 17'b00000000000000000;
    else
      i_data_sva_1_16_0_1 <= _0071_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_1 <= 1'b0;
    else
      main_stage_v_1 <= _0077_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_chn_data_out_rsci_ld_core_psct_cse <= 1'b0;
    else
      reg_chn_data_out_rsci_ld_core_psct_cse <= _0091_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_17 <= 1'b0;
    else
      chn_data_out_rsci_d_17 <= _0064_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_16 <= 1'b0;
    else
      chn_data_out_rsci_d_16 <= _0063_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_13_10 <= 4'b0000;
    else
      chn_data_out_rsci_d_13_10 <= _0060_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_9 <= 1'b0;
    else
      chn_data_out_rsci_d_9 <= _0068_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_8 <= 1'b0;
    else
      chn_data_out_rsci_d_8 <= _0067_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_0 <= 1'b0;
    else
      chn_data_out_rsci_d_0 <= _0059_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_15 <= 1'b0;
    else
      chn_data_out_rsci_d_15 <= _0062_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_14 <= 1'b0;
    else
      chn_data_out_rsci_d_14 <= _0061_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_7 <= 1'b0;
    else
      chn_data_out_rsci_d_7 <= _0066_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_6_1 <= 6'b000000;
    else
      chn_data_out_rsci_d_6_1 <= _0065_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_in_rsci_ld_core_psct <= 1'b0;
    else
      chn_data_in_rsci_ld_core_psct <= _0058_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_iswt0 <= 1'b0;
    else
      chn_data_out_rsci_iswt0 <= _0069_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_in_rsci_iswt0 <= 1'b0;
    else
      chn_data_in_rsci_iswt0 <= _0057_;
  assign mux_69_nl = main_stage_v_1 ? mux_68_nl : and_tmp_6;
  assign mux_68_nl = _0227_ ? nand_7_nl : and_tmp_6;
  assign mux_67_nl = and_130_nl ? nand_9_nl : and_dcpl_16;
  assign mux_64_nl = or_91_nl ? or_94_nl : mux_63_nl;
  assign mux_63_nl = chn_data_out_rsci_bawt ? or_tmp_94 : nor_52_nl;
  assign mux_62_nl = and_131_nl ? or_89_nl : mux_61_nl;
  assign mux_61_nl = chn_data_out_rsci_bawt ? nor_tmp_29 : nor_53_nl;
  assign _0003_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ? FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl : 10'b0000000000;
  assign _0002_ = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? 10'b0000000000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1[9:0] : FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[9:0];
  assign mux_60_nl = main_stage_v_3 ? mux_59_nl : mux_tmp_50;
  assign mux_59_nl = or_85_nl ? or_87_nl : mux_tmp_50;
  assign mux_56_nl = or_80_nl ? nor_55_nl : nand_12_nl;
  assign mux_88_nl = or_202_nl ? or_tmp_164 : mux_87_nl;
  assign mux_87_nl = or_28_cse ? nor_93_nl : or_tmp_164;
  assign mux_48_nl = main_stage_v_2 ? mux_43_nl : mux_47_nl;
  assign mux_47_nl = main_stage_v_1 ? mux_44_nl : mux_46_nl;
  assign mux_46_nl = or_64_cse ? or_tmp_59 : mux_45_nl;
  assign mux_45_nl = chn_data_in_rsci_bawt ? nor_63_nl : or_tmp_59;
  assign mux_44_nl = or_27_cse ? or_tmp_59 : not_tmp_42;
  assign mux_43_nl = or_28_cse ? or_tmp_59 : not_tmp_42;
  assign mux_42_nl = or_2_cse ? nor_67_nl : nor_69_nl;
  assign mux_41_nl = or_2_cse ? mux_40_nl : and_139_nl;
  assign mux_40_nl = nor_tmp_42 ? main_stage_v_2 : nor_70_nl;
  assign mux_85_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : _0001_;
  assign mux_24_nl = main_stage_v_1 ? mux_23_nl : not_tmp_25;
  assign mux_23_nl = or_27_cse ? mux_22_nl : not_tmp_25;
  assign mux_22_nl = or_28_cse ? or_tmp_28 : or_2_cse;
  assign mux_21_nl = or_24_nl ? or_tmp_25 : mux_20_nl;
  assign mux_20_nl = and_146_nl ? _0000_ : or_tmp_25;
  assign mux_19_nl = _0228_ ? or_2_cse : nand_1_nl;
  assign mux_18_nl = or_2_cse ? mux_16_nl : mux_17_nl;
  assign mux_17_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? main_stage_v_2 : and_148_nl;
  assign mux_16_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? main_stage_v_1 : and_147_nl;
  assign mux_15_nl = main_stage_v_1 ? or_tmp_11 : main_stage_en_1;
  assign mux_12_nl = and_150_nl ? mux_11_nl : and_149_nl;
  assign mux_11_nl = or_13_nl ? nor_10_cse : or_tmp_11;
  assign mux_10_nl = or_8_nl ? nor_87_nl : mux_9_nl;
  assign mux_9_nl = or_11_nl ? nor_10_cse : or_tmp_11;
  assign mux_8_nl = or_2_cse ? nor_nl : and_151_nl;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl = or_dcpl_10 ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0;
  assign mux_nl = nor_tmp_43 ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 : IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl = IsNaN_6U_10U_land_lpi_1_dfm_5 ? 4'b1111 : FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ? reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm : 4'b1110;
  assign mux_75_itm = main_stage_v_1 ? mux_tmp_66 : or_tmp_17;
  assign mux_tmp_66 = or_16_cse ? or_tmp_117 : mux_73_nl;
  assign mux_73_nl = chn_data_in_rsci_bawt ? nor_45_nl : or_tmp_117;
  assign mux_tmp_50 = chn_data_out_rsci_bawt ? nor_tmp_26 : nor_54_nl;
  assign mux_tmp_41 = chn_data_out_rsci_bawt ? main_stage_v_2 : nor_62_nl;
  assign mux_tmp_22 = io_read_cfg_precision_rsc_svs_st_4[0] ? mux_28_nl : nor_78_nl;
  assign mux_28_nl = main_stage_v_2 ? or_37_nl : and_70_cse;
  wire [5:0] fangyuan32;
  assign fangyuan32 = { reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm, reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm };

  assign _0008_ = and_137_cse ? 6'b111111 : fangyuan32;
  assign _0007_ = and_135_cse ? 6'b111111 : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  assign _0005_ = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva ? 14'b11111111111111 : IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl;
  assign _0004_ = _0545_ ? IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[14:1] : 14'b11111111111111;
  assign mux_78_nl = or_112_cse ? nor_44_nl : mux_77_nl;
  assign mux_77_nl = or_64_cse ? nor_10_cse : or_tmp_11;
  assign mux_76_nl = _0326_ ? or_tmp_17 : mux_tmp_66;
  assign mux_72_nl = or_112_cse ? nor_46_nl : mux_71_nl;
  assign mux_71_nl = or_28_cse ? or_2_cse : or_tmp_28;
  assign mux_70_nl = or_2_cse ? and_129_nl : nor_49_nl;
  assign mux_66_nl = main_stage_v_1 ? mux_65_nl : or_100_nl;
  assign mux_65_nl = or_2_cse ? or_7_cse : or_tmp_94;
  assign mux_84_tmp = nor_tmp_43 ? or_153_nl : and_dcpl_41;
  assign mux_57_nl = main_stage_v_3 ? or_tmp_71 : mux_tmp_41;
  wire [5:0] fangyuan33;
  assign fangyuan33 = { 2'b00, FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl };

  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm = mux_83_nl ? fangyuan33 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl;
  assign mux_83_nl = io_read_cfg_precision_rsc_svs_st_6[1] ? or_152_nl : and_83_nl;
  assign _0006_ = _0348_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[6:1] : 6'b111111;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? 4'b0000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  wire [3:0] fangyuan34;
  assign fangyuan34 = { 3'b000, FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10] };

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1[13:10] : fangyuan34;
  assign mux_52_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? nor_60_nl : mux_51_nl;
  assign mux_51_nl = or_69_nl ? nor_61_nl : mux_50_nl;
  assign mux_50_nl = io_read_cfg_precision_rsc_svs_st_5[1] ? nor_10_cse : or_tmp_71;
  assign mux_39_nl = main_stage_v_1 ? or_tmp_28 : nor_73_nl;
  wire [13:0] fangyuan35;
  assign fangyuan35 = { 3'b000, FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0 };

  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm = mux_82_nl ? fangyuan35 : IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0;
  assign mux_82_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? nor_95_nl : mux_81_nl;
  assign mux_81_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? or_2_cse : or_148_nl;
  assign mux_33_nl = nor_tmp_42 ? mux_tmp_22 : mux_32_nl;
  assign mux_32_nl = and_142_nl ? mux_tmp_22 : and_197_nl;
  wire [49:0] fangyuan36;
  assign fangyuan36 = { 8'b00000000, IntMulExt_26U_16U_42U_1_o_mul_nl };

  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm = mux_80_nl ? IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 : fangyuan36;
  assign mux_80_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? or_144_nl : nor_43_nl;
  assign _0015_ = _0172_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  assign _0010_ = _0171_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  assign _0048_ = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2 : IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  assign _0049_ = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_o_acc_itm_2 : IntSubExt_25U_25U_26U_o_acc_itm_2;
  assign _0054_ = IntSubExt_25U_25U_26U_1_o_and_cse ? cfg_mul_in_rsci_d : cfg_mul_in_1_sva_3;
  assign _0050_ = IsNaN_6U_10U_and_cse ? _0301_ : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  assign _0053_ = IsNaN_6U_10U_and_cse ? _0300_ : IsNaN_6U_10U_nor_itm_2;
  assign _0097_ = and_92_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  assign _0011_ = _0170_ ? _0097_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  assign _0096_ = and_89_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0016_ = _0167_ ? _0096_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  assign _0020_ = _0164_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign _0028_ = cfg_truncate_and_1_cse ? _0226_ : IntMulExt_26U_16U_42U_return_sva_2;
  assign _0056_ = cfg_truncate_and_1_cse ? cfg_truncate_1_sva_3 : cfg_truncate_1_sva_4;
  assign _0027_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_least_mask_sva[10] : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  assign _0024_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0578_ : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2;
  assign _0025_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2;
  assign _0026_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0163_ : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  assign _0055_ = _0162_ ? cfg_truncate_rsci_d : cfg_truncate_1_sva_3;
  assign _0029_ = _0161_ ? _0225_ : IntMulExt_34U_16U_50U_return_sva_2;
  assign _0072_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1[14:0] : i_data_sva_2_14_0_1;
  assign _0073_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1[16] : i_data_sva_2_16_1;
  assign _0012_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  assign _0017_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  assign _0021_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  assign _0051_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? _0286_ : IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0009_ = _0158_ ? _0577_ : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2;
  assign _0036_ = _0157_ ? IntShiftRightSat_50U_6U_16U_o_15_sva_3 : IntShiftRightSat_50U_6U_16U_o_15_sva_4;
  assign _0087_ = _0156_ ? _0622_ : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm;
  assign _0084_ = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[10] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0;
  assign _0085_ = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1;
  assign _0095_ = and_dcpl_40 ? i_data_sva_2_16_1 : IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  assign _0034_ = _0153_ ? _0095_ : IntShiftRightSat_50U_6U_16U_o_0_sva_4;
  assign _0076_ = and_183_cse ? io_read_cfg_precision_rsc_svs_st_5 : io_read_cfg_precision_rsc_svs_st_6;
  assign _0081_ = and_183_cse ? nor_tmp_42 : nor_tmp_43;
  assign _0070_ = and_183_cse ? nor_77_cse : equal_tmp_2;
  assign _0098_ = _0349_ ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[6:1] : 6'b111111;
  assign _0046_ = _0152_ ? _0294_ : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  assign _0089_ = _0151_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[3:0] : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm;
  assign _0090_ = _0147_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[5:4] : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm;
  assign _0037_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[0] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1;
  assign _0039_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[7] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1;
  assign _0038_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1;
  assign _0042_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[0] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1;
  assign _0044_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[7] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1;
  assign _0043_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1;
  assign _0040_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  assign _0045_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  assign _0030_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_1_i_rshift_itm : IntShiftRightSat_42U_6U_8U_1_i_sva_2;
  assign _0041_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  assign _0032_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_i_rshift_itm : IntShiftRightSat_42U_6U_8U_i_sva_2;
  assign _0047_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  assign _0031_ = _0142_ ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm;
  assign _0052_ = _0139_ ? IsNaN_6U_10U_land_lpi_1_dfm_4 : IsNaN_6U_10U_land_lpi_1_dfm_5;
  assign _0094_ = and_dcpl_41 ? IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  assign _0022_ = _0138_ ? _0094_ : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6;
  assign _0079_ = _0136_ ? _0288_ : main_stage_v_3;
  assign _0075_ = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4 : io_read_cfg_precision_rsc_svs_st_5;
  assign _0080_ = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4[0] : nor_tmp_42;
  assign _0086_ = _0135_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[10:0] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm;
  assign _0088_ = _0133_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[13:11] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm;
  assign _0033_ = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 : IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  assign _0035_ = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0 : IntShiftRightSat_50U_6U_16U_o_15_sva_3;
  assign _0082_ = _0131_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[41:0] : reg_IntShiftRightSat_50U_6U_16U_i_1_itm;
  assign _0083_ = _0128_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[49:42] : reg_IntShiftRightSat_50U_6U_16U_i_itm;
  assign _0093_ = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign _0023_ = _0125_ ? _0093_ : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0019_ = _0124_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  assign _0092_ = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0014_ = _0123_ ? _0092_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  assign _0078_ = _0121_ ? _0284_ : main_stage_v_2;
  assign _0074_ = _0120_ ? cfg_precision_rsci_d : io_read_cfg_precision_rsc_svs_st_4;
  assign _0018_ = _0119_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign _0013_ = _0118_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0071_ = _0117_ ? chn_data_in_rsci_d_mxwt[16:0] : i_data_sva_1_16_0_1;
  assign _0077_ = _0116_ ? _0283_ : main_stage_v_1;
  assign _0091_ = _0115_ ? _0282_ : reg_chn_data_out_rsci_ld_core_psct_cse;
  assign _0065_ = chn_data_out_and_cse ? _0626_ : chn_data_out_rsci_d_6_1;
  assign _0066_ = chn_data_out_and_cse ? _0616_ : chn_data_out_rsci_d_7;
  assign _0061_ = chn_data_out_and_cse ? _0619_ : chn_data_out_rsci_d_14;
  assign _0062_ = chn_data_out_and_cse ? _0620_ : chn_data_out_rsci_d_15;
  assign _0059_ = chn_data_out_and_cse ? _0615_ : chn_data_out_rsci_d_0;
  assign _0067_ = chn_data_out_and_cse ? _0617_ : chn_data_out_rsci_d_8;
  assign _0068_ = chn_data_out_and_cse ? _0618_ : chn_data_out_rsci_d_9;
  assign _0060_ = chn_data_out_and_cse ? _0624_ : chn_data_out_rsci_d_13_10;
  assign _0063_ = chn_data_out_and_cse ? _0280_ : chn_data_out_rsci_d_16;
  assign _0064_ = chn_data_out_and_cse ? _0281_ : chn_data_out_rsci_d_17;
  assign _0058_ = _0114_ ? chn_data_in_rsci_ld_core_psct_mx0c0 : chn_data_in_rsci_ld_core_psct;
  assign _0057_ = core_wen ? _0279_ : chn_data_in_rsci_iswt0;
  assign _0069_ = core_wen ? and_dcpl_24 : chn_data_out_rsci_iswt0;
  wire [33:0] fangyuan37;
  assign fangyuan37 = { chn_data_in_rsci_d_mxwt[32], chn_data_in_rsci_d_mxwt[32:0] };
  wire [33:0] fangyuan38;
  assign fangyuan38 = { cfg_alu_in_rsci_d[31], cfg_alu_in_rsci_d[31], cfg_alu_in_rsci_d };

  assign IntSubExt_33U_32U_34U_o_acc_nl = fangyuan37 - fangyuan38;
  wire [25:0] fangyuan39;
  assign fangyuan39 = { chn_data_in_rsci_d_mxwt[49], chn_data_in_rsci_d_mxwt[49:25] };
  wire [25:0] fangyuan40;
  assign fangyuan40 = { cfg_alu_in_rsci_d[24], cfg_alu_in_rsci_d[24:0] };

  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2 = fangyuan39 - fangyuan40;
  wire [25:0] fangyuan41;
  assign fangyuan41 = { chn_data_in_rsci_d_mxwt[24], chn_data_in_rsci_d_mxwt[24:0] };
  wire [25:0] fangyuan42;
  assign fangyuan42 = { cfg_alu_in_rsci_d[24], cfg_alu_in_rsci_d[24:0] };

  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2 = fangyuan41 - fangyuan42;
  \$paramod\CDP_OCVT_mgc_shift_bl_v4\width_a=1\signd_a=0\width_s=7\width_z=11 FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg (
    .a(1'b1),
    .s(nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s),
    .z(FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=11\signd_a=0\width_s=6\width_z=11 FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg (
    .a({ 1'b1, i_data_sva_1_16_0_1[9:0] }),
    .s({ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] }),
    .z(FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm)
  );
  \$paramod\CDP_OCVT_mgc_shift_l_v4\width_a=1\signd_a=0\width_s=6\width_z=11 FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg (
    .a(1'b1),
    .s({ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] }),
    .z(FpMantDecShiftRight_10U_6U_10U_least_mask_sva)
  );
  HLS_cdp_ocvt_core_chn_data_in_rsci HLS_cdp_ocvt_core_chn_data_in_rsci_inst (
    .chn_data_in_rsc_lz(chn_data_in_rsc_lz),
    .chn_data_in_rsc_vz(chn_data_in_rsc_vz),
    .chn_data_in_rsc_z(chn_data_in_rsc_z),
    .chn_data_in_rsci_bawt(chn_data_in_rsci_bawt),
    .chn_data_in_rsci_d_mxwt(chn_data_in_rsci_d_mxwt),
    .chn_data_in_rsci_iswt0(chn_data_in_rsci_iswt0),
    .chn_data_in_rsci_ld_core_psct(chn_data_in_rsci_ld_core_psct),
    .chn_data_in_rsci_oswt(chn_data_in_rsci_oswt),
    .chn_data_in_rsci_wen_comp(chn_data_in_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_cdp_ocvt_core_chn_data_out_rsci HLS_cdp_ocvt_core_chn_data_out_rsci_inst (
    .chn_data_out_rsc_lz(chn_data_out_rsc_lz),
    .chn_data_out_rsc_vz(chn_data_out_rsc_vz),
    .chn_data_out_rsc_z(chn_data_out_rsc_z),
    .chn_data_out_rsci_bawt(chn_data_out_rsci_bawt),
    .chn_data_out_rsci_d({ chn_data_out_rsci_d_17, chn_data_out_rsci_d_16, chn_data_out_rsci_d_15, chn_data_out_rsci_d_14, chn_data_out_rsci_d_13_10, chn_data_out_rsci_d_9, chn_data_out_rsci_d_8, chn_data_out_rsci_d_7, chn_data_out_rsci_d_6_1, chn_data_out_rsci_d_0 }),
    .chn_data_out_rsci_iswt0(chn_data_out_rsci_iswt0),
    .chn_data_out_rsci_ld_core_psct(reg_chn_data_out_rsci_ld_core_psct_cse),
    .chn_data_out_rsci_oswt(chn_data_out_rsci_oswt),
    .chn_data_out_rsci_wen_comp(chn_data_out_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_cdp_ocvt_core_core_fsm HLS_cdp_ocvt_core_core_fsm_inst (
    .core_wen(core_wen),
    .fsm_output(fsm_output),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  HLS_cdp_ocvt_core_staller HLS_cdp_ocvt_core_staller_inst (
    .chn_data_in_rsci_wen_comp(chn_data_in_rsci_wen_comp),
    .chn_data_out_rsci_wen_comp(chn_data_out_rsci_wen_comp),
    .core_wen(core_wen),
    .core_wten(core_wten),
    .nvdla_core_clk(nvdla_core_clk),
    .nvdla_core_rstn(nvdla_core_rstn)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42 IntShiftRightSat_42U_6U_8U_1_i_rshift_rg (
    .a(reg_IntShiftRightSat_50U_6U_16U_i_1_itm),
    .s(cfg_truncate_1_sva_4),
    .z(IntShiftRightSat_42U_6U_8U_1_i_rshift_itm)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42 IntShiftRightSat_42U_6U_8U_i_rshift_rg (
    .a(IntMulExt_26U_16U_42U_return_sva_2),
    .s(cfg_truncate_1_sva_4),
    .z(IntShiftRightSat_42U_6U_8U_i_rshift_itm)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=50\signd_a=1\width_s=6\width_z=50 IntShiftRightSat_50U_6U_16U_i_rshift_rg (
    .a(IntMulExt_34U_16U_50U_return_sva_2),
    .s(cfg_truncate_1_sva_3),
    .z(IntShiftRightSat_50U_6U_16U_i_sva_mx0w0)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105 IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg (
    .a({ reg_IntShiftRightSat_50U_6U_16U_i_1_itm, 63'b000000000000000000000000000000000000000000000000000000000000000 }),
    .s(cfg_truncate_1_sva_4),
    .z(IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105 IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg (
    .a({ IntMulExt_26U_16U_42U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 }),
    .s(cfg_truncate_1_sva_4),
    .z(IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva)
  );
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=113\signd_a=1\width_s=6\width_z=113 IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg (
    .a({ IntMulExt_34U_16U_50U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 }),
    .s(cfg_truncate_1_sva_3),
    .z(IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva)
  );
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=2\width=32 cfg_alu_in_rsci (
    .d(cfg_alu_in_rsci_d),
    .z(cfg_alu_in_rsc_z)
  );
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=3\width=16 cfg_mul_in_rsci (
    .d(cfg_mul_in_rsci_d),
    .z(cfg_mul_in_rsc_z)
  );
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=5\width=2 cfg_precision_rsci (
    .d(cfg_precision_rsci_d),
    .z(cfg_precision_rsc_z)
  );
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=4\width=6 cfg_truncate_rsci (
    .d(cfg_truncate_rsci_d),
    .z(cfg_truncate_rsc_z)
  );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign chn_data_in_rsci_oswt_unreg = or_tmp_146;
  assign chn_data_out_rsci_oswt_unreg = and_dcpl_9;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva[4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a = i_data_sva_1_16_0_1[9:0];
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[5:1] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  assign nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };
  assign nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  assign nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  assign nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d = { chn_data_out_rsci_d_17, chn_data_out_rsci_d_16, chn_data_out_rsci_d_15, chn_data_out_rsci_d_14, chn_data_out_rsci_d_13_10, chn_data_out_rsci_d_9, chn_data_out_rsci_d_8, chn_data_out_rsci_d_7, chn_data_out_rsci_d_6_1, chn_data_out_rsci_d_0 };
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16:0] = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl[16:0] = IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  assign nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a = { reg_IntShiftRightSat_50U_6U_16U_i_1_itm, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42:0] = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  assign nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a = { IntMulExt_26U_16U_42U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42:0] = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  assign nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a = { IntMulExt_34U_16U_50U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50:0] = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  assign nl_IntSubExt_33U_32U_34U_o_acc_nl[33:0] = IntSubExt_33U_32U_34U_o_acc_nl;
endmodule
