Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 23 12:22:43 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pulse_Width_Gen_TOP_TEST_timing_summary_routed.rpt -pb Pulse_Width_Gen_TOP_TEST_timing_summary_routed.pb -rpx Pulse_Width_Gen_TOP_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : Pulse_Width_Gen_TOP_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TRIGGER_IN (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.087        0.000                      0                    5        0.248        0.000                      0                    5        2.000        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
EXT_MASTER_CLK_IN     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXT_MASTER_CLK_IN                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.087        0.000                      0                    5        0.248        0.000                      0                    5        2.000        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXT_MASTER_CLK_IN
  To Clock:  EXT_MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXT_MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { EXT_MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 pulsegen/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.642ns (36.344%)  route 1.124ns (63.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  pulsegen/active_reg/Q
                         net (fo=3, routed)           1.124     0.767    pulsegen/EXT_ACTIVE_PULSE_WIDTH_OUT_OBUF
    SLICE_X64Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.891 r  pulsegen/active_i_1/O
                         net (fo=1, routed)           0.000     0.891    pulsegen/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502     3.526    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C
                         clock pessimism              0.599     4.125    
                         clock uncertainty           -0.224     3.901    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.077     3.978    pulsegen/active_reg
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 pulsegen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.773ns (46.610%)  route 0.885ns (53.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.397 r  pulsegen/count_reg[2]/Q
                         net (fo=5, routed)           0.885     0.488    pulsegen/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.295     0.783 r  pulsegen/done_i_1/O
                         net (fo=1, routed)           0.000     0.783    pulsegen/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502     3.526    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C
                         clock pessimism              0.599     4.125    
                         clock uncertainty           -0.224     3.901    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.079     3.980    pulsegen/done_reg
  -------------------------------------------------------------------
                         required time                          3.980    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 pulsegen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.779ns (52.554%)  route 0.703ns (47.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.397 r  pulsegen/count_reg[1]/Q
                         net (fo=5, routed)           0.703     0.306    pulsegen/count[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.301     0.607 r  pulsegen/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.607    pulsegen/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502     3.526    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/C
                         clock pessimism              0.599     4.125    
                         clock uncertainty           -0.224     3.901    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.081     3.982    pulsegen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 pulsegen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.805ns (53.020%)  route 0.713ns (46.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.397 r  pulsegen/count_reg[1]/Q
                         net (fo=5, routed)           0.713     0.316    pulsegen/count[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.327     0.643 r  pulsegen/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.643    pulsegen/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502     3.526    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
                         clock pessimism              0.599     4.125    
                         clock uncertainty           -0.224     3.901    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.118     4.019    pulsegen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 pulsegen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.397 r  pulsegen/count_reg[1]/Q
                         net (fo=5, routed)           0.703     0.306    pulsegen/count[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.329     0.635 r  pulsegen/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.635    pulsegen/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502     3.526    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
                         clock pessimism              0.599     4.125    
                         clock uncertainty           -0.224     3.901    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.118     4.019    pulsegen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pulsegen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  pulsegen/count_reg[1]/Q
                         net (fo=5, routed)           0.122    -0.305    pulsegen/count[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.099    -0.206 r  pulsegen/done_i_1/O
                         net (fo=1, routed)           0.000    -0.206    pulsegen/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121    -0.455    pulsegen/done_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pulsegen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.944%)  route 0.173ns (41.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  pulsegen/count_reg[2]/Q
                         net (fo=5, routed)           0.173    -0.254    pulsegen/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.101    -0.153 r  pulsegen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    pulsegen/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131    -0.445    pulsegen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pulsegen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.391%)  route 0.177ns (41.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  pulsegen/count_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.250    pulsegen/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.101    -0.149 r  pulsegen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    pulsegen/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131    -0.445    pulsegen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pulsegen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.650%)  route 0.173ns (41.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 f  pulsegen/count_reg[2]/Q
                         net (fo=5, routed)           0.173    -0.254    pulsegen/count[2]
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.098    -0.156 r  pulsegen/active_i_1/O
                         net (fo=1, routed)           0.000    -0.156    pulsegen/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.120    -0.456    pulsegen/active_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pulsegen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.096%)  route 0.177ns (41.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  pulsegen/count_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.250    pulsegen/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.098    -0.152 r  pulsegen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    pulsegen/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121    -0.455    pulsegen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y83     pulsegen/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y83     pulsegen/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y83     pulsegen/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y83     pulsegen/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y83     pulsegen/done_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y83     pulsegen/done_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  main_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 3.723ns (39.857%)  route 5.618ns (60.143%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           2.280     2.287    pulsegen/clk_out1
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124     2.411 f  pulsegen/EXT_PULSE_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     4.083    EXT_PULSE_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     7.586 f  EXT_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.586    EXT_PULSE_OUT
    L3                                                                f  EXT_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulsegen/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_ACTIVE_PULSE_WIDTH_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 4.030ns (70.495%)  route 1.687ns (29.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  pulsegen/active_reg/Q
                         net (fo=3, routed)           1.687     1.330    EXT_ACTIVE_PULSE_WIDTH_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     4.842 r  EXT_ACTIVE_PULSE_WIDTH_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.842    EXT_ACTIVE_PULSE_WIDTH_OUT
    M3                                                                r  EXT_ACTIVE_PULSE_WIDTH_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulsegen/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.518ns (50.950%)  route 0.499ns (49.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.618    -0.875    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  pulsegen/done_reg/Q
                         net (fo=1, routed)           0.499     0.141    pulsegen/done
    SLICE_X63Y83         FDCE                                         f  pulsegen/run_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulsegen/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulsegen/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.836ns  (logic 0.418ns (50.019%)  route 0.418ns (49.981%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.418    -1.056 f  pulsegen/done_reg/Q
                         net (fo=1, routed)           0.418    -0.639    pulsegen/done
    SLICE_X63Y83         FDCE                                         f  pulsegen/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulsegen/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_ACTIVE_PULSE_WIDTH_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.377ns (79.560%)  route 0.354ns (20.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.588    -0.576    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  pulsegen/active_reg/Q
                         net (fo=3, routed)           0.354    -0.058    EXT_ACTIVE_PULSE_WIDTH_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.155 r  EXT_ACTIVE_PULSE_WIDTH_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.155    EXT_ACTIVE_PULSE_WIDTH_OUT
    M3                                                                r  EXT_ACTIVE_PULSE_WIDTH_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.275ns (43.936%)  route 1.628ns (56.064%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.811    -0.352    pulsegen/clk_out1
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.307 r  pulsegen/EXT_PULSE_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.327     0.020    EXT_PULSE_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     1.225 r  EXT_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.225    EXT_PULSE_OUT
    L3                                                                r  EXT_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    main_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    main_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    main_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.210ns  (logic 0.606ns (50.072%)  route 0.604ns (49.928%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.604     1.060    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.150     1.210 r  pulsegen/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.210    pulsegen/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.207ns  (logic 0.606ns (50.197%)  route 0.601ns (49.803%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.601     1.057    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.150     1.207 r  pulsegen/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.207    pulsegen/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.184ns  (logic 0.580ns (48.976%)  route 0.604ns (51.024%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.604     1.060    pulsegen/run
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.124     1.184 r  pulsegen/active_i_1/O
                         net (fo=1, routed)           0.000     1.184    pulsegen/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.181ns  (logic 0.580ns (49.101%)  route 0.601ns (50.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.601     1.057    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.124     1.181 r  pulsegen/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.181    pulsegen/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.893ns  (logic 0.580ns (64.932%)  route 0.313ns (35.068%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.313     0.769    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.124     0.893 r  pulsegen/done_i_1/O
                         net (fo=1, routed)           0.000     0.893    pulsegen/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.502    -1.474    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.118     0.259    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.304 r  pulsegen/done_i_1/O
                         net (fo=1, routed)           0.000     0.304    pulsegen/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/done_reg/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.785%)  route 0.203ns (52.215%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.203     0.344    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.389 r  pulsegen/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.389    pulsegen/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[0]/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.662%)  route 0.204ns (52.338%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.204     0.345    pulsegen/run
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  pulsegen/active_i_1/O
                         net (fo=1, routed)           0.000     0.390    pulsegen/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/active_reg/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.187ns (47.796%)  route 0.204ns (52.204%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.204     0.345    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.046     0.391 r  pulsegen/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    pulsegen/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[2]/C

Slack:                    inf
  Source:                 pulsegen/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulsegen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.051%)  route 0.203ns (51.949%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE                         0.000     0.000 r  pulsegen/run_reg/C
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulsegen/run_reg/Q
                         net (fo=5, routed)           0.203     0.344    pulsegen/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.047     0.391 r  pulsegen/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    pulsegen/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  EXT_MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  main_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.856    -0.814    pulsegen/clk_out1
    SLICE_X64Y83         FDRE                                         r  pulsegen/count_reg[1]/C





