|NiosII_stratix_1s10_standard
clk => NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch.clk
clk => pll:the_pll.clk
clk => pll_s1_arbitrator:the_pll_s1.clk
clk => NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0.master_clk
clk => NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out.clk
pll_c0_out <= pll:the_pll.c0
pll_e0_out <= pll:the_pll.e0
reset_n => reset_n_sources~0.IN1
in_port_to_the_button_pio[0] => button_pio:the_button_pio.in_port[0]
in_port_to_the_button_pio[1] => button_pio:the_button_pio.in_port[1]
in_port_to_the_button_pio[2] => button_pio:the_button_pio.in_port[2]
in_port_to_the_button_pio[3] => button_pio:the_button_pio.in_port[3]
be_n_to_the_ext_ram[0] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.be_n_to_the_ext_ram[0]
be_n_to_the_ext_ram[1] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.be_n_to_the_ext_ram[1]
be_n_to_the_ext_ram[2] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.be_n_to_the_ext_ram[2]
be_n_to_the_ext_ram[3] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.be_n_to_the_ext_ram[3]
byteenablen_to_the_lan91c111[0] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.byteenablen_to_the_lan91c111[0]
byteenablen_to_the_lan91c111[1] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.byteenablen_to_the_lan91c111[1]
byteenablen_to_the_lan91c111[2] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.byteenablen_to_the_lan91c111[2]
byteenablen_to_the_lan91c111[3] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.byteenablen_to_the_lan91c111[3]
ext_ram_bus_address[0] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[0]
ext_ram_bus_address[1] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[1]
ext_ram_bus_address[2] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[2]
ext_ram_bus_address[3] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[3]
ext_ram_bus_address[4] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[4]
ext_ram_bus_address[5] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[5]
ext_ram_bus_address[6] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[6]
ext_ram_bus_address[7] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[7]
ext_ram_bus_address[8] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[8]
ext_ram_bus_address[9] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[9]
ext_ram_bus_address[10] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[10]
ext_ram_bus_address[11] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[11]
ext_ram_bus_address[12] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[12]
ext_ram_bus_address[13] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[13]
ext_ram_bus_address[14] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[14]
ext_ram_bus_address[15] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[15]
ext_ram_bus_address[16] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[16]
ext_ram_bus_address[17] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[17]
ext_ram_bus_address[18] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[18]
ext_ram_bus_address[19] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[19]
ext_ram_bus_address[20] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[20]
ext_ram_bus_address[21] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[21]
ext_ram_bus_address[22] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_address[22]
ext_ram_bus_data[0] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[0]
ext_ram_bus_data[1] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[1]
ext_ram_bus_data[2] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[2]
ext_ram_bus_data[3] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[3]
ext_ram_bus_data[4] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[4]
ext_ram_bus_data[5] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[5]
ext_ram_bus_data[6] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[6]
ext_ram_bus_data[7] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[7]
ext_ram_bus_data[8] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[8]
ext_ram_bus_data[9] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[9]
ext_ram_bus_data[10] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[10]
ext_ram_bus_data[11] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[11]
ext_ram_bus_data[12] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[12]
ext_ram_bus_data[13] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[13]
ext_ram_bus_data[14] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[14]
ext_ram_bus_data[15] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[15]
ext_ram_bus_data[16] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[16]
ext_ram_bus_data[17] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[17]
ext_ram_bus_data[18] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[18]
ext_ram_bus_data[19] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[19]
ext_ram_bus_data[20] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[20]
ext_ram_bus_data[21] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[21]
ext_ram_bus_data[22] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[22]
ext_ram_bus_data[23] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[23]
ext_ram_bus_data[24] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[24]
ext_ram_bus_data[25] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[25]
ext_ram_bus_data[26] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[26]
ext_ram_bus_data[27] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[27]
ext_ram_bus_data[28] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[28]
ext_ram_bus_data[29] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[29]
ext_ram_bus_data[30] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[30]
ext_ram_bus_data[31] <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ext_ram_bus_data[31]
ior_n_to_the_lan91c111 <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.ior_n_to_the_lan91c111
iow_n_to_the_lan91c111 <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.iow_n_to_the_lan91c111
irq_from_the_lan91c111 => ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.irq_from_the_lan91c111
read_n_to_the_ext_flash <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.read_n_to_the_ext_flash
read_n_to_the_ext_ram <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.read_n_to_the_ext_ram
reset_to_the_lan91c111 <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.reset_to_the_lan91c111
select_n_to_the_ext_flash <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.select_n_to_the_ext_flash
select_n_to_the_ext_ram <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.select_n_to_the_ext_ram
write_n_to_the_ext_flash <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.write_n_to_the_ext_flash
write_n_to_the_ext_ram <= ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave.write_n_to_the_ext_ram
LCD_E_from_the_lcd_display <= lcd_display:the_lcd_display.LCD_E
LCD_RS_from_the_lcd_display <= lcd_display:the_lcd_display.LCD_RS
LCD_RW_from_the_lcd_display <= lcd_display:the_lcd_display.LCD_RW
LCD_data_to_and_from_the_lcd_display[0] <= lcd_display:the_lcd_display.LCD_data[0]
LCD_data_to_and_from_the_lcd_display[1] <= lcd_display:the_lcd_display.LCD_data[1]
LCD_data_to_and_from_the_lcd_display[2] <= lcd_display:the_lcd_display.LCD_data[2]
LCD_data_to_and_from_the_lcd_display[3] <= lcd_display:the_lcd_display.LCD_data[3]
LCD_data_to_and_from_the_lcd_display[4] <= lcd_display:the_lcd_display.LCD_data[4]
LCD_data_to_and_from_the_lcd_display[5] <= lcd_display:the_lcd_display.LCD_data[5]
LCD_data_to_and_from_the_lcd_display[6] <= lcd_display:the_lcd_display.LCD_data[6]
LCD_data_to_and_from_the_lcd_display[7] <= lcd_display:the_lcd_display.LCD_data[7]
out_port_from_the_led_pio[0] <= led_pio:the_led_pio.out_port[0]
out_port_from_the_led_pio[1] <= led_pio:the_led_pio.out_port[1]
out_port_from_the_led_pio[2] <= led_pio:the_led_pio.out_port[2]
out_port_from_the_led_pio[3] <= led_pio:the_led_pio.out_port[3]
out_port_from_the_led_pio[4] <= led_pio:the_led_pio.out_port[4]
out_port_from_the_led_pio[5] <= led_pio:the_led_pio.out_port[5]
out_port_from_the_led_pio[6] <= led_pio:the_led_pio.out_port[6]
out_port_from_the_led_pio[7] <= led_pio:the_led_pio.out_port[7]
bidir_port_to_and_from_the_reconfig_request_pio <= reconfig_request_pio:the_reconfig_request_pio.bidir_port
zs_addr_from_the_sdram[0] <= sdram:the_sdram.zs_addr[0]
zs_addr_from_the_sdram[1] <= sdram:the_sdram.zs_addr[1]
zs_addr_from_the_sdram[2] <= sdram:the_sdram.zs_addr[2]
zs_addr_from_the_sdram[3] <= sdram:the_sdram.zs_addr[3]
zs_addr_from_the_sdram[4] <= sdram:the_sdram.zs_addr[4]
zs_addr_from_the_sdram[5] <= sdram:the_sdram.zs_addr[5]
zs_addr_from_the_sdram[6] <= sdram:the_sdram.zs_addr[6]
zs_addr_from_the_sdram[7] <= sdram:the_sdram.zs_addr[7]
zs_addr_from_the_sdram[8] <= sdram:the_sdram.zs_addr[8]
zs_addr_from_the_sdram[9] <= sdram:the_sdram.zs_addr[9]
zs_addr_from_the_sdram[10] <= sdram:the_sdram.zs_addr[10]
zs_addr_from_the_sdram[11] <= sdram:the_sdram.zs_addr[11]
zs_ba_from_the_sdram[0] <= sdram:the_sdram.zs_ba[0]
zs_ba_from_the_sdram[1] <= sdram:the_sdram.zs_ba[1]
zs_cas_n_from_the_sdram <= sdram:the_sdram.zs_cas_n
zs_cke_from_the_sdram <= sdram:the_sdram.zs_cke
zs_cs_n_from_the_sdram <= sdram:the_sdram.zs_cs_n
zs_dq_to_and_from_the_sdram[0] <= sdram:the_sdram.zs_dq[0]
zs_dq_to_and_from_the_sdram[1] <= sdram:the_sdram.zs_dq[1]
zs_dq_to_and_from_the_sdram[2] <= sdram:the_sdram.zs_dq[2]
zs_dq_to_and_from_the_sdram[3] <= sdram:the_sdram.zs_dq[3]
zs_dq_to_and_from_the_sdram[4] <= sdram:the_sdram.zs_dq[4]
zs_dq_to_and_from_the_sdram[5] <= sdram:the_sdram.zs_dq[5]
zs_dq_to_and_from_the_sdram[6] <= sdram:the_sdram.zs_dq[6]
zs_dq_to_and_from_the_sdram[7] <= sdram:the_sdram.zs_dq[7]
zs_dq_to_and_from_the_sdram[8] <= sdram:the_sdram.zs_dq[8]
zs_dq_to_and_from_the_sdram[9] <= sdram:the_sdram.zs_dq[9]
zs_dq_to_and_from_the_sdram[10] <= sdram:the_sdram.zs_dq[10]
zs_dq_to_and_from_the_sdram[11] <= sdram:the_sdram.zs_dq[11]
zs_dq_to_and_from_the_sdram[12] <= sdram:the_sdram.zs_dq[12]
zs_dq_to_and_from_the_sdram[13] <= sdram:the_sdram.zs_dq[13]
zs_dq_to_and_from_the_sdram[14] <= sdram:the_sdram.zs_dq[14]
zs_dq_to_and_from_the_sdram[15] <= sdram:the_sdram.zs_dq[15]
zs_dq_to_and_from_the_sdram[16] <= sdram:the_sdram.zs_dq[16]
zs_dq_to_and_from_the_sdram[17] <= sdram:the_sdram.zs_dq[17]
zs_dq_to_and_from_the_sdram[18] <= sdram:the_sdram.zs_dq[18]
zs_dq_to_and_from_the_sdram[19] <= sdram:the_sdram.zs_dq[19]
zs_dq_to_and_from_the_sdram[20] <= sdram:the_sdram.zs_dq[20]
zs_dq_to_and_from_the_sdram[21] <= sdram:the_sdram.zs_dq[21]
zs_dq_to_and_from_the_sdram[22] <= sdram:the_sdram.zs_dq[22]
zs_dq_to_and_from_the_sdram[23] <= sdram:the_sdram.zs_dq[23]
zs_dq_to_and_from_the_sdram[24] <= sdram:the_sdram.zs_dq[24]
zs_dq_to_and_from_the_sdram[25] <= sdram:the_sdram.zs_dq[25]
zs_dq_to_and_from_the_sdram[26] <= sdram:the_sdram.zs_dq[26]
zs_dq_to_and_from_the_sdram[27] <= sdram:the_sdram.zs_dq[27]
zs_dq_to_and_from_the_sdram[28] <= sdram:the_sdram.zs_dq[28]
zs_dq_to_and_from_the_sdram[29] <= sdram:the_sdram.zs_dq[29]
zs_dq_to_and_from_the_sdram[30] <= sdram:the_sdram.zs_dq[30]
zs_dq_to_and_from_the_sdram[31] <= sdram:the_sdram.zs_dq[31]
zs_dqm_from_the_sdram[0] <= sdram:the_sdram.zs_dqm[0]
zs_dqm_from_the_sdram[1] <= sdram:the_sdram.zs_dqm[1]
zs_dqm_from_the_sdram[2] <= sdram:the_sdram.zs_dqm[2]
zs_dqm_from_the_sdram[3] <= sdram:the_sdram.zs_dqm[3]
zs_ras_n_from_the_sdram <= sdram:the_sdram.zs_ras_n
zs_we_n_from_the_sdram <= sdram:the_sdram.zs_we_n
out_port_from_the_seven_seg_pio[0] <= seven_seg_pio:the_seven_seg_pio.out_port[0]
out_port_from_the_seven_seg_pio[1] <= seven_seg_pio:the_seven_seg_pio.out_port[1]
out_port_from_the_seven_seg_pio[2] <= seven_seg_pio:the_seven_seg_pio.out_port[2]
out_port_from_the_seven_seg_pio[3] <= seven_seg_pio:the_seven_seg_pio.out_port[3]
out_port_from_the_seven_seg_pio[4] <= seven_seg_pio:the_seven_seg_pio.out_port[4]
out_port_from_the_seven_seg_pio[5] <= seven_seg_pio:the_seven_seg_pio.out_port[5]
out_port_from_the_seven_seg_pio[6] <= seven_seg_pio:the_seven_seg_pio.out_port[6]
out_port_from_the_seven_seg_pio[7] <= seven_seg_pio:the_seven_seg_pio.out_port[7]
out_port_from_the_seven_seg_pio[8] <= seven_seg_pio:the_seven_seg_pio.out_port[8]
out_port_from_the_seven_seg_pio[9] <= seven_seg_pio:the_seven_seg_pio.out_port[9]
out_port_from_the_seven_seg_pio[10] <= seven_seg_pio:the_seven_seg_pio.out_port[10]
out_port_from_the_seven_seg_pio[11] <= seven_seg_pio:the_seven_seg_pio.out_port[11]
out_port_from_the_seven_seg_pio[12] <= seven_seg_pio:the_seven_seg_pio.out_port[12]
out_port_from_the_seven_seg_pio[13] <= seven_seg_pio:the_seven_seg_pio.out_port[13]
out_port_from_the_seven_seg_pio[14] <= seven_seg_pio:the_seven_seg_pio.out_port[14]
out_port_from_the_seven_seg_pio[15] <= seven_seg_pio:the_seven_seg_pio.out_port[15]
rxd_to_the_uart1 => uart1:the_uart1.rxd
txd_from_the_uart1 <= uart1:the_uart1.txd


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in
NiosII_stratix_1s10_standard_clock_0_in_endofpacket => NiosII_stratix_1s10_standard_clock_0_in_endofpacket_from_sa.DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[0] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[0].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[1] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[1].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[2] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[2].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[3] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[3].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[4] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[4].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[5] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[5].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[6] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[6].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[7] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[7].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[8] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[8].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[9] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[9].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[10] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[10].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[11] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[11].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[12] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[12].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[13] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[13].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[14] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[14].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_readdata[15] => NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[15].DATAIN
NiosII_stratix_1s10_standard_clock_0_in_waitrequest => NiosII_stratix_1s10_standard_clock_0_in_waits_for_write.IN0
NiosII_stratix_1s10_standard_clock_0_in_waitrequest => NiosII_stratix_1s10_standard_clock_0_in_waits_for_read.IN1
NiosII_stratix_1s10_standard_clock_0_in_waitrequest => NiosII_stratix_1s10_standard_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_NiosII_stratix_1s10_standard_clock_0_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => NiosII_stratix_1s10_standard_clock_0_in_address[0].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_stratix_1s10_standard_clock_0_in_address[1].DATAIN
cpu_data_master_address_to_slave[4] => NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => NiosII_stratix_1s10_standard_clock_0_in_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[5] => NiosII_stratix_1s10_standard_clock_0_in_address[3].DATAIN
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~1.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~0.DATAB
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => NiosII_stratix_1s10_standard_clock_0_in_in_a_read_cycle.IN0
cpu_data_master_read => NiosII_stratix_1s10_standard_clock_0_in_read~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~0.IN1
cpu_data_master_write => NiosII_stratix_1s10_standard_clock_0_in_in_a_write_cycle.IN0
cpu_data_master_write => NiosII_stratix_1s10_standard_clock_0_in_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0.IN1
cpu_data_master_writedata[0] => NiosII_stratix_1s10_standard_clock_0_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => NiosII_stratix_1s10_standard_clock_0_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => NiosII_stratix_1s10_standard_clock_0_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => NiosII_stratix_1s10_standard_clock_0_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => NiosII_stratix_1s10_standard_clock_0_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => NiosII_stratix_1s10_standard_clock_0_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => NiosII_stratix_1s10_standard_clock_0_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => NiosII_stratix_1s10_standard_clock_0_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => NiosII_stratix_1s10_standard_clock_0_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => NiosII_stratix_1s10_standard_clock_0_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => NiosII_stratix_1s10_standard_clock_0_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => NiosII_stratix_1s10_standard_clock_0_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => NiosII_stratix_1s10_standard_clock_0_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => NiosII_stratix_1s10_standard_clock_0_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => NiosII_stratix_1s10_standard_clock_0_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => NiosII_stratix_1s10_standard_clock_0_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => NiosII_stratix_1s10_standard_clock_0_in_reset_n.DATAIN
reset_n => d1_NiosII_stratix_1s10_standard_clock_0_in_end_xfer~reg0.PRESET
NiosII_stratix_1s10_standard_clock_0_in_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_byteenable[0] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_byteenable[1] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_endofpacket_from_sa <= NiosII_stratix_1s10_standard_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_nativeaddress[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_read <= NiosII_stratix_1s10_standard_clock_0_in_read~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[0] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[1] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[2] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[3] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[4] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[5] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[6] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[7] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[8] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[9] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[10] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[11] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[12] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[13] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[14] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[15] <= NiosII_stratix_1s10_standard_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_waitrequest_from_sa <= NiosII_stratix_1s10_standard_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_write <= NiosII_stratix_1s10_standard_clock_0_in_write~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_in_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_NiosII_stratix_1s10_standard_clock_0_in <= internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in <= internal_cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in <= internal_cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
d1_NiosII_stratix_1s10_standard_clock_0_in_end_xfer <= d1_NiosII_stratix_1s10_standard_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out
NiosII_stratix_1s10_standard_clock_0_out_address[0] => NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[0].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_address[1] => NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[1].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_address[2] => NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[2].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_address[3] => NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[3].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_byteenable[0] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_byteenable[1] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_granted_pll_s1 => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_qualified_request_pll_s1 => r_2~3.IN0
NiosII_stratix_1s10_standard_clock_0_out_qualified_request_pll_s1 => r_2~0.IN0
NiosII_stratix_1s10_standard_clock_0_out_read => r_2~1.IN0
NiosII_stratix_1s10_standard_clock_0_out_read => r_2~0.IN1
NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1 => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1 => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_write => r_2~4.IN0
NiosII_stratix_1s10_standard_clock_0_out_write => r_2~3.IN1
NiosII_stratix_1s10_standard_clock_0_out_writedata[0] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[1] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[2] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[3] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[4] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[5] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[6] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[7] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[8] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[9] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[10] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[11] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[12] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[13] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[14] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_pll_s1_end_xfer => r_2~1.IN1
pll_s1_readdata_from_sa[0] => NiosII_stratix_1s10_standard_clock_0_out_readdata[0].DATAIN
pll_s1_readdata_from_sa[1] => NiosII_stratix_1s10_standard_clock_0_out_readdata[1].DATAIN
pll_s1_readdata_from_sa[2] => NiosII_stratix_1s10_standard_clock_0_out_readdata[2].DATAIN
pll_s1_readdata_from_sa[3] => NiosII_stratix_1s10_standard_clock_0_out_readdata[3].DATAIN
pll_s1_readdata_from_sa[4] => NiosII_stratix_1s10_standard_clock_0_out_readdata[4].DATAIN
pll_s1_readdata_from_sa[5] => NiosII_stratix_1s10_standard_clock_0_out_readdata[5].DATAIN
pll_s1_readdata_from_sa[6] => NiosII_stratix_1s10_standard_clock_0_out_readdata[6].DATAIN
pll_s1_readdata_from_sa[7] => NiosII_stratix_1s10_standard_clock_0_out_readdata[7].DATAIN
pll_s1_readdata_from_sa[8] => NiosII_stratix_1s10_standard_clock_0_out_readdata[8].DATAIN
pll_s1_readdata_from_sa[9] => NiosII_stratix_1s10_standard_clock_0_out_readdata[9].DATAIN
pll_s1_readdata_from_sa[10] => NiosII_stratix_1s10_standard_clock_0_out_readdata[10].DATAIN
pll_s1_readdata_from_sa[11] => NiosII_stratix_1s10_standard_clock_0_out_readdata[11].DATAIN
pll_s1_readdata_from_sa[12] => NiosII_stratix_1s10_standard_clock_0_out_readdata[12].DATAIN
pll_s1_readdata_from_sa[13] => NiosII_stratix_1s10_standard_clock_0_out_readdata[13].DATAIN
pll_s1_readdata_from_sa[14] => NiosII_stratix_1s10_standard_clock_0_out_readdata[14].DATAIN
pll_s1_readdata_from_sa[15] => NiosII_stratix_1s10_standard_clock_0_out_readdata[15].DATAIN
reset_n => NiosII_stratix_1s10_standard_clock_0_out_reset_n.DATAIN
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[0] <= NiosII_stratix_1s10_standard_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[1] <= NiosII_stratix_1s10_standard_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[2] <= NiosII_stratix_1s10_standard_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[3] <= NiosII_stratix_1s10_standard_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[0] <= pll_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[1] <= pll_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[2] <= pll_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[3] <= pll_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[4] <= pll_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[5] <= pll_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[6] <= pll_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[7] <= pll_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[8] <= pll_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[9] <= pll_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[10] <= pll_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[11] <= pll_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[12] <= pll_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[13] <= pll_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[14] <= pll_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_readdata[15] <= pll_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_waitrequest <= r_2.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0
master_clk => NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.clk2
master_clk => NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM.master_clk
master_clk => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse.clock
master_clk => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse.clock
master_clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
master_clk => slave_readdata_p1[15].CLK
master_clk => slave_readdata_p1[14].CLK
master_clk => slave_readdata_p1[13].CLK
master_clk => slave_readdata_p1[12].CLK
master_clk => slave_readdata_p1[11].CLK
master_clk => slave_readdata_p1[10].CLK
master_clk => slave_readdata_p1[9].CLK
master_clk => slave_readdata_p1[8].CLK
master_clk => slave_readdata_p1[7].CLK
master_clk => slave_readdata_p1[6].CLK
master_clk => slave_readdata_p1[5].CLK
master_clk => slave_readdata_p1[4].CLK
master_clk => slave_readdata_p1[3].CLK
master_clk => slave_readdata_p1[2].CLK
master_clk => slave_readdata_p1[1].CLK
master_clk => slave_readdata_p1[0].CLK
master_clk => master_writedata[15]~reg0.CLK
master_clk => master_writedata[14]~reg0.CLK
master_clk => master_writedata[13]~reg0.CLK
master_clk => master_writedata[12]~reg0.CLK
master_clk => master_writedata[11]~reg0.CLK
master_clk => master_writedata[10]~reg0.CLK
master_clk => master_writedata[9]~reg0.CLK
master_clk => master_writedata[8]~reg0.CLK
master_clk => master_writedata[7]~reg0.CLK
master_clk => master_writedata[6]~reg0.CLK
master_clk => master_writedata[5]~reg0.CLK
master_clk => master_writedata[4]~reg0.CLK
master_clk => master_writedata[3]~reg0.CLK
master_clk => master_writedata[2]~reg0.CLK
master_clk => master_writedata[1]~reg0.CLK
master_clk => master_writedata[0]~reg0.CLK
master_clk => master_address[3]~reg0.CLK
master_clk => master_address[2]~reg0.CLK
master_clk => master_address[1]~reg0.CLK
master_clk => master_address[0]~reg0.CLK
master_clk => master_nativeaddress[2]~reg0.CLK
master_clk => master_nativeaddress[1]~reg0.CLK
master_clk => master_nativeaddress[0]~reg0.CLK
master_clk => master_byteenable[1]~reg0.CLK
master_clk => master_byteenable[0]~reg0.CLK
master_clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
master_endofpacket => NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.data_in
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.reset_clk2_n
master_reset_n => NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM.master_reset_n
master_reset_n => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse.reset_n
master_reset_n => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse.reset_n
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer3.reset_n
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer2.reset_n
master_reset_n => slave_readdata_p1[0].ACLR
master_reset_n => slave_readdata_p1[1].ACLR
master_reset_n => slave_readdata_p1[2].ACLR
master_reset_n => slave_readdata_p1[3].ACLR
master_reset_n => slave_readdata_p1[4].ACLR
master_reset_n => slave_readdata_p1[5].ACLR
master_reset_n => slave_readdata_p1[6].ACLR
master_reset_n => slave_readdata_p1[7].ACLR
master_reset_n => slave_readdata_p1[8].ACLR
master_reset_n => slave_readdata_p1[9].ACLR
master_reset_n => slave_readdata_p1[10].ACLR
master_reset_n => slave_readdata_p1[11].ACLR
master_reset_n => slave_readdata_p1[12].ACLR
master_reset_n => slave_readdata_p1[13].ACLR
master_reset_n => slave_readdata_p1[14].ACLR
master_reset_n => slave_readdata_p1[15].ACLR
master_reset_n => master_address[0]~reg0.ACLR
master_reset_n => master_address[1]~reg0.ACLR
master_reset_n => master_address[2]~reg0.ACLR
master_reset_n => master_address[3]~reg0.ACLR
master_reset_n => master_byteenable[1]~reg0.ACLR
master_reset_n => master_byteenable[0]~reg0.ACLR
master_reset_n => master_nativeaddress[2]~reg0.ACLR
master_reset_n => master_nativeaddress[1]~reg0.ACLR
master_reset_n => master_nativeaddress[0]~reg0.ACLR
master_reset_n => master_writedata[15]~reg0.ACLR
master_reset_n => master_writedata[14]~reg0.ACLR
master_reset_n => master_writedata[13]~reg0.ACLR
master_reset_n => master_writedata[12]~reg0.ACLR
master_reset_n => master_writedata[11]~reg0.ACLR
master_reset_n => master_writedata[10]~reg0.ACLR
master_reset_n => master_writedata[9]~reg0.ACLR
master_reset_n => master_writedata[8]~reg0.ACLR
master_reset_n => master_writedata[7]~reg0.ACLR
master_reset_n => master_writedata[6]~reg0.ACLR
master_reset_n => master_writedata[5]~reg0.ACLR
master_reset_n => master_writedata[4]~reg0.ACLR
master_reset_n => master_writedata[3]~reg0.ACLR
master_reset_n => master_writedata[2]~reg0.ACLR
master_reset_n => master_writedata[1]~reg0.ACLR
master_reset_n => master_writedata[0]~reg0.ACLR
master_waitrequest => NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM.master_waitrequest
master_waitrequest => process_0~0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.clk1
slave_clk => NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM.slave_clk
slave_clk => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse.clock
slave_clk => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse.clock
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer1.clk
slave_clk => slave_readdata[15]~reg0.CLK
slave_clk => slave_readdata[14]~reg0.CLK
slave_clk => slave_readdata[13]~reg0.CLK
slave_clk => slave_readdata[12]~reg0.CLK
slave_clk => slave_readdata[11]~reg0.CLK
slave_clk => slave_readdata[10]~reg0.CLK
slave_clk => slave_readdata[9]~reg0.CLK
slave_clk => slave_readdata[8]~reg0.CLK
slave_clk => slave_readdata[7]~reg0.CLK
slave_clk => slave_readdata[6]~reg0.CLK
slave_clk => slave_readdata[5]~reg0.CLK
slave_clk => slave_readdata[4]~reg0.CLK
slave_clk => slave_readdata[3]~reg0.CLK
slave_clk => slave_readdata[2]~reg0.CLK
slave_clk => slave_readdata[1]~reg0.CLK
slave_clk => slave_readdata[0]~reg0.CLK
slave_clk => slave_writedata_d1[15].CLK
slave_clk => slave_writedata_d1[14].CLK
slave_clk => slave_writedata_d1[13].CLK
slave_clk => slave_writedata_d1[12].CLK
slave_clk => slave_writedata_d1[11].CLK
slave_clk => slave_writedata_d1[10].CLK
slave_clk => slave_writedata_d1[9].CLK
slave_clk => slave_writedata_d1[8].CLK
slave_clk => slave_writedata_d1[7].CLK
slave_clk => slave_writedata_d1[6].CLK
slave_clk => slave_writedata_d1[5].CLK
slave_clk => slave_writedata_d1[4].CLK
slave_clk => slave_writedata_d1[3].CLK
slave_clk => slave_writedata_d1[2].CLK
slave_clk => slave_writedata_d1[1].CLK
slave_clk => slave_writedata_d1[0].CLK
slave_clk => slave_address_d1[3].CLK
slave_clk => slave_address_d1[2].CLK
slave_clk => slave_address_d1[1].CLK
slave_clk => slave_address_d1[0].CLK
slave_clk => slave_nativeaddress_d1[2].CLK
slave_clk => slave_nativeaddress_d1[1].CLK
slave_clk => slave_nativeaddress_d1[0].CLK
slave_clk => slave_byteenable_d1[1].CLK
slave_clk => slave_byteenable_d1[0].CLK
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM.slave_read
slave_reset_n => NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.reset_clk1_n
slave_reset_n => NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM.slave_reset_n
slave_reset_n => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse.reset_n
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer1.reset_n
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
slave_reset_n => slave_byteenable_d1[0].ACLR
slave_reset_n => slave_byteenable_d1[1].ACLR
slave_reset_n => slave_nativeaddress_d1[0].ACLR
slave_reset_n => slave_nativeaddress_d1[1].ACLR
slave_reset_n => slave_nativeaddress_d1[2].ACLR
slave_reset_n => slave_address_d1[0].ACLR
slave_reset_n => slave_address_d1[1].ACLR
slave_reset_n => slave_address_d1[2].ACLR
slave_reset_n => slave_address_d1[3].ACLR
slave_reset_n => slave_writedata_d1[0].ACLR
slave_reset_n => slave_writedata_d1[1].ACLR
slave_reset_n => slave_writedata_d1[2].ACLR
slave_reset_n => slave_writedata_d1[3].ACLR
slave_reset_n => slave_writedata_d1[4].ACLR
slave_reset_n => slave_writedata_d1[5].ACLR
slave_reset_n => slave_writedata_d1[6].ACLR
slave_reset_n => slave_writedata_d1[7].ACLR
slave_reset_n => slave_writedata_d1[8].ACLR
slave_reset_n => slave_writedata_d1[9].ACLR
slave_reset_n => slave_writedata_d1[10].ACLR
slave_reset_n => slave_writedata_d1[11].ACLR
slave_reset_n => slave_writedata_d1[12].ACLR
slave_reset_n => slave_writedata_d1[13].ACLR
slave_reset_n => slave_writedata_d1[14].ACLR
slave_reset_n => slave_writedata_d1[15].ACLR
slave_reset_n => slave_readdata[15]~reg0.ACLR
slave_reset_n => slave_readdata[14]~reg0.ACLR
slave_reset_n => slave_readdata[13]~reg0.ACLR
slave_reset_n => slave_readdata[12]~reg0.ACLR
slave_reset_n => slave_readdata[11]~reg0.ACLR
slave_reset_n => slave_readdata[10]~reg0.ACLR
slave_reset_n => slave_readdata[9]~reg0.ACLR
slave_reset_n => slave_readdata[8]~reg0.ACLR
slave_reset_n => slave_readdata[7]~reg0.ACLR
slave_reset_n => slave_readdata[6]~reg0.ACLR
slave_reset_n => slave_readdata[5]~reg0.ACLR
slave_reset_n => slave_readdata[4]~reg0.ACLR
slave_reset_n => slave_readdata[3]~reg0.ACLR
slave_reset_n => slave_readdata[2]~reg0.ACLR
slave_reset_n => slave_readdata[1]~reg0.ACLR
slave_reset_n => slave_readdata[0]~reg0.ACLR
slave_write => NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM.slave_write
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM.master_read
master_write <= NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM
master_read_done_token => Mux2.IN6
master_read_done_token => Mux1.IN6
master_read_done_token => Mux3.IN6
master_write_done_token => Mux2.IN7
master_write_done_token => Mux0.IN7
master_write_done_token => Mux3.IN7
slave_clk => internal_slave_read_request.CLK
slave_clk => internal_slave_write_request.CLK
slave_clk => slave_state[2].CLK
slave_clk => slave_state[1].CLK
slave_clk => slave_state[0].CLK
slave_read => Mux1.IN7
slave_read => next_slave_write_request~1.OUTPUTSELECT
slave_read => next_slave_read_request~0.OUTPUTSELECT
slave_read => slave_waitrequest~0.OUTPUTSELECT
slave_read => next_slave_state~1.OUTPUTSELECT
slave_read => next_slave_state~0.OUTPUTSELECT
slave_reset_n => slave_state[0].PRESET
slave_reset_n => slave_state[1].ACLR
slave_reset_n => slave_state[2].ACLR
slave_reset_n => internal_slave_write_request.ACLR
slave_reset_n => internal_slave_read_request.ACLR
slave_write => next_slave_write_request~0.OUTPUTSELECT
slave_write => slave_waitrequest~0.DATAA
slave_write => next_slave_state~0.DATAA
slave_write => next_slave_state~1.DATAA
slave_read_request <= internal_slave_read_request.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= internal_slave_write_request.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM
master_clk => internal_master_read_done.CLK
master_clk => internal_master_write_done.CLK
master_clk => internal_master_read1.CLK
master_clk => internal_master_write1.CLK
master_clk => master_state[2].CLK
master_clk => master_state[1].CLK
master_clk => master_state[0].CLK
master_reset_n => master_state[0].PRESET
master_reset_n => master_state[1].ACLR
master_reset_n => master_state[2].ACLR
master_reset_n => internal_master_write_done.ACLR
master_reset_n => internal_master_write1.ACLR
master_reset_n => internal_master_read_done.ACLR
master_reset_n => internal_master_read1.ACLR
master_waitrequest => Mux1.IN6
master_waitrequest => Mux0.IN7
master_waitrequest => next_master_write~1.OUTPUTSELECT
master_waitrequest => next_master_write_done~0.OUTPUTSELECT
master_waitrequest => Mux2.IN6
master_waitrequest => Mux2.IN7
master_waitrequest => next_master_read~0.OUTPUTSELECT
master_waitrequest => next_master_read_done~0.OUTPUTSELECT
slave_read_request_token => Mux3.IN7
slave_read_request_token => Mux1.IN7
slave_read_request_token => next_master_write~0.OUTPUTSELECT
slave_read_request_token => next_master_state~0.OUTPUTSELECT
slave_write_request_token => next_master_write~0.DATAA
slave_write_request_token => next_master_state~0.DATAA
master_read <= internal_master_read1.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= internal_master_read_done.DB_MAX_OUTPUT_PORT_TYPE
master_write <= internal_master_write1.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= internal_master_write_done.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|button_pio_s1_arbitrator:the_button_pio_s1
button_pio_s1_irq => button_pio_s1_irq_from_sa.DATAIN
button_pio_s1_readdata[0] => button_pio_s1_readdata_from_sa[0].DATAIN
button_pio_s1_readdata[1] => button_pio_s1_readdata_from_sa[1].DATAIN
button_pio_s1_readdata[2] => button_pio_s1_readdata_from_sa[2].DATAIN
button_pio_s1_readdata[3] => button_pio_s1_readdata_from_sa[3].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_button_pio_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => button_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => button_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN51
cpu_data_master_address_to_slave[5] => Equal0.IN50
cpu_data_master_address_to_slave[6] => Equal0.IN49
cpu_data_master_address_to_slave[7] => Equal0.IN48
cpu_data_master_address_to_slave[8] => Equal0.IN47
cpu_data_master_address_to_slave[9] => Equal0.IN46
cpu_data_master_address_to_slave[10] => Equal0.IN45
cpu_data_master_address_to_slave[11] => Equal0.IN44
cpu_data_master_address_to_slave[12] => Equal0.IN43
cpu_data_master_address_to_slave[13] => Equal0.IN42
cpu_data_master_address_to_slave[14] => Equal0.IN41
cpu_data_master_address_to_slave[15] => Equal0.IN40
cpu_data_master_address_to_slave[16] => Equal0.IN39
cpu_data_master_address_to_slave[17] => Equal0.IN38
cpu_data_master_address_to_slave[18] => Equal0.IN37
cpu_data_master_address_to_slave[19] => Equal0.IN36
cpu_data_master_address_to_slave[20] => Equal0.IN35
cpu_data_master_address_to_slave[21] => Equal0.IN34
cpu_data_master_address_to_slave[22] => Equal0.IN33
cpu_data_master_address_to_slave[23] => Equal0.IN32
cpu_data_master_address_to_slave[24] => Equal0.IN31
cpu_data_master_address_to_slave[25] => Equal0.IN30
cpu_data_master_read => button_pio_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_button_pio_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_button_pio_s1~0.IN0
cpu_data_master_write => button_pio_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_button_pio_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_button_pio_s1~0.IN0
cpu_data_master_writedata[0] => button_pio_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => button_pio_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => button_pio_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => button_pio_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => button_pio_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_button_pio_s1_end_xfer~reg0.PRESET
button_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_button_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_irq_from_sa <= button_pio_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[0] <= button_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[1] <= button_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[2] <= button_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[3] <= button_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_write_n <= button_pio_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_button_pio_s1 <= internal_cpu_data_master_qualified_request_button_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_button_pio_s1 <= internal_cpu_data_master_qualified_request_button_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_button_pio_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_button_pio_s1 <= internal_cpu_data_master_requests_button_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_button_pio_s1_end_xfer <= d1_button_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|button_pio:the_button_pio
address[0] => Equal2.IN63
address[0] => Equal1.IN63
address[0] => Equal0.IN63
address[1] => Equal2.IN62
address[1] => Equal1.IN62
address[1] => Equal0.IN62
chipselect => process_1~0.IN1
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => irq_mask[3].CLK
clk => irq_mask[2].CLK
clk => irq_mask[1].CLK
clk => irq_mask[0].CLK
clk => edge_capture[0].CLK
clk => edge_capture[1].CLK
clk => edge_capture[2].CLK
clk => edge_capture[3].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[0].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[0].CLK
in_port[0] => d1_data_in[0].DATAIN
in_port[0] => read_mux_out~0.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[1] => read_mux_out~1.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[2] => read_mux_out~2.IN1
in_port[3] => d1_data_in[3].DATAIN
in_port[3] => read_mux_out~3.IN1
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[0].ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[0].ACLR
write_n => process_1~0.IN0
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter[2].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN51
cpu_data_master_address_to_slave[12] => Equal0.IN50
cpu_data_master_address_to_slave[13] => Equal0.IN49
cpu_data_master_address_to_slave[14] => Equal0.IN48
cpu_data_master_address_to_slave[15] => Equal0.IN47
cpu_data_master_address_to_slave[16] => Equal0.IN46
cpu_data_master_address_to_slave[17] => Equal0.IN45
cpu_data_master_address_to_slave[18] => Equal0.IN44
cpu_data_master_address_to_slave[19] => Equal0.IN43
cpu_data_master_address_to_slave[20] => Equal0.IN42
cpu_data_master_address_to_slave[21] => Equal0.IN41
cpu_data_master_address_to_slave[22] => Equal0.IN40
cpu_data_master_address_to_slave[23] => Equal0.IN39
cpu_data_master_address_to_slave[24] => Equal0.IN38
cpu_data_master_address_to_slave[25] => Equal0.IN37
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_debugaccess => A_WE_StdLogicVector~24.DATAB
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN51
cpu_instruction_master_address_to_slave[12] => Equal1.IN50
cpu_instruction_master_address_to_slave[13] => Equal1.IN49
cpu_instruction_master_address_to_slave[14] => Equal1.IN48
cpu_instruction_master_address_to_slave[15] => Equal1.IN47
cpu_instruction_master_address_to_slave[16] => Equal1.IN46
cpu_instruction_master_address_to_slave[17] => Equal1.IN45
cpu_instruction_master_address_to_slave[18] => Equal1.IN44
cpu_instruction_master_address_to_slave[19] => Equal1.IN43
cpu_instruction_master_address_to_slave[20] => Equal1.IN42
cpu_instruction_master_address_to_slave[21] => Equal1.IN41
cpu_instruction_master_address_to_slave[22] => Equal1.IN40
cpu_instruction_master_address_to_slave[23] => Equal1.IN39
cpu_instruction_master_address_to_slave[24] => Equal1.IN38
cpu_instruction_master_address_to_slave[25] => Equal1.IN37
cpu_instruction_master_latency_counter[0] => Equal2.IN63
cpu_instruction_master_latency_counter[1] => Equal2.IN62
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_cpu_jtag_debug_module~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu_data_master_arbitrator:the_cpu_data_master
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata~0.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata~1.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata~2.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata~3.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata~4.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata~5.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata~6.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata~7.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata~8.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata~9.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata~10.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata~11.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata~12.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata~13.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata~14.IN1
NiosII_stratix_1s10_standard_clock_0_in_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata~15.IN1
NiosII_stratix_1s10_standard_clock_0_in_waitrequest_from_sa => r_0~3.IN1
button_pio_s1_irq_from_sa => cpu_data_master_irq[2].DATAIN
button_pio_s1_readdata_from_sa[0] => cpu_data_master_readdata~32.IN1
button_pio_s1_readdata_from_sa[1] => cpu_data_master_readdata~33.IN1
button_pio_s1_readdata_from_sa[2] => cpu_data_master_readdata~34.IN1
button_pio_s1_readdata_from_sa[3] => cpu_data_master_readdata~35.IN1
clk => registered_cpu_data_master_readdata[31].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[0].CLK
clk => internal_cpu_data_master_waitrequest.CLK
clk => internal_cpu_data_master_no_byte_enables_and_last_term.CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[0].CLK
clk => internal_cpu_data_master_dbs_address[1].CLK
clk => internal_cpu_data_master_dbs_address[0].CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_byteenable_ext_flash_s1 => r_0~31.IN1
cpu_data_master_byteenable_ext_flash_s1 => last_dbs_term_and_run.IN0
cpu_data_master_byteenable_ext_flash_s1 => pre_dbs_count_enable~2.IN0
cpu_data_master_granted_NiosII_stratix_1s10_standard_clock_0_in => ~NO_FANOUT~
cpu_data_master_granted_button_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_0~17.IN1
cpu_data_master_granted_ext_flash_s1 => pre_dbs_count_enable~4.IN1
cpu_data_master_granted_ext_flash_s1 => r_0~42.IN1
cpu_data_master_granted_ext_ram_s1 => r_0~44.IN1
cpu_data_master_granted_high_res_timer_s1 => ~NO_FANOUT~
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_lan91c111_s1 => r_0~40.IN1
cpu_data_master_granted_lcd_display_control_slave => ~NO_FANOUT~
cpu_data_master_granted_led_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_onchip_ram_s1 => r_2~5.IN1
cpu_data_master_granted_reconfig_request_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_sdram_s1 => r_2~25.IN1
cpu_data_master_granted_seven_seg_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_granted_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_granted_uart1_s1 => ~NO_FANOUT~
cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in => r_0~0.IN1
cpu_data_master_qualified_request_NiosII_stratix_1s10_standard_clock_0_in => r_0~2.IN0
cpu_data_master_qualified_request_button_pio_s1 => r_0~7.IN1
cpu_data_master_qualified_request_button_pio_s1 => r_0~12.IN1
cpu_data_master_qualified_request_button_pio_s1 => r_0~9.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~15.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~22.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~19.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~17.IN0
cpu_data_master_qualified_request_ext_flash_s1 => r_0~30.IN1
cpu_data_master_qualified_request_ext_flash_s1 => r_1~13.IN1
cpu_data_master_qualified_request_ext_flash_s1 => r_1~7.IN1
cpu_data_master_qualified_request_ext_flash_s1 => r_0~42.IN0
cpu_data_master_qualified_request_ext_ram_s1 => r_0~37.IN0
cpu_data_master_qualified_request_ext_ram_s1 => r_1~22.IN1
cpu_data_master_qualified_request_ext_ram_s1 => r_1~18.IN1
cpu_data_master_qualified_request_ext_ram_s1 => r_0~44.IN0
cpu_data_master_qualified_request_high_res_timer_s1 => r_1~25.IN1
cpu_data_master_qualified_request_high_res_timer_s1 => r_1~30.IN1
cpu_data_master_qualified_request_high_res_timer_s1 => r_1~27.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1~33.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1~35.IN1
cpu_data_master_qualified_request_lan91c111_s1 => r_0~25.IN0
cpu_data_master_qualified_request_lan91c111_s1 => r_1~3.IN1
cpu_data_master_qualified_request_lan91c111_s1 => r_1~0.IN1
cpu_data_master_qualified_request_lan91c111_s1 => r_0~40.IN0
cpu_data_master_qualified_request_lcd_display_control_slave => r_1~44.IN1
cpu_data_master_qualified_request_lcd_display_control_slave => r_1~40.IN1
cpu_data_master_qualified_request_led_pio_s1 => r_1~48.IN1
cpu_data_master_qualified_request_led_pio_s1 => r_2~0.IN1
cpu_data_master_qualified_request_led_pio_s1 => r_1~50.IN1
cpu_data_master_qualified_request_onchip_ram_s1 => r_2~2.IN0
cpu_data_master_qualified_request_onchip_ram_s1 => r_2~11.IN1
cpu_data_master_qualified_request_onchip_ram_s1 => r_2~7.IN1
cpu_data_master_qualified_request_onchip_ram_s1 => r_2~5.IN0
cpu_data_master_qualified_request_reconfig_request_pio_s1 => r_2~14.IN1
cpu_data_master_qualified_request_reconfig_request_pio_s1 => r_2~19.IN1
cpu_data_master_qualified_request_reconfig_request_pio_s1 => r_2~16.IN1
cpu_data_master_qualified_request_sdram_s1 => r_2~22.IN0
cpu_data_master_qualified_request_sdram_s1 => r_2~31.IN1
cpu_data_master_qualified_request_sdram_s1 => r_2~27.IN1
cpu_data_master_qualified_request_sdram_s1 => r_2~25.IN0
cpu_data_master_qualified_request_seven_seg_pio_s1 => r_2~35.IN1
cpu_data_master_qualified_request_seven_seg_pio_s1 => r_2~40.IN1
cpu_data_master_qualified_request_seven_seg_pio_s1 => r_2~37.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_3~0.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_3~4.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_3~1.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_3~10.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_3~7.IN1
cpu_data_master_qualified_request_uart1_s1 => r_3~13.IN1
cpu_data_master_read => r_3~8.IN0
cpu_data_master_read => r_3~2.IN0
cpu_data_master_read => r_2~38.IN0
cpu_data_master_read => r_2~28.IN0
cpu_data_master_read => r_2~17.IN0
cpu_data_master_read => r_2~8.IN0
cpu_data_master_read => r_1~51.IN0
cpu_data_master_read => r_1~41.IN0
cpu_data_master_read => r_1~28.IN0
cpu_data_master_read => r_1~19.IN0
cpu_data_master_read => r_1~10.IN0
cpu_data_master_read => r_1~1.IN0
cpu_data_master_read => r_0~20.IN0
cpu_data_master_read => r_0~10.IN0
cpu_data_master_read => r_0~1.IN0
cpu_data_master_read => r_3~7.IN0
cpu_data_master_read => r_3~1.IN0
cpu_data_master_read => r_2~37.IN0
cpu_data_master_read => r_2~27.IN0
cpu_data_master_read => r_2~16.IN0
cpu_data_master_read => r_2~7.IN0
cpu_data_master_read => r_1~50.IN0
cpu_data_master_read => r_1~40.IN0
cpu_data_master_read => r_1~27.IN0
cpu_data_master_read => r_1~18.IN0
cpu_data_master_read => r_1~7.IN0
cpu_data_master_read => r_1~0.IN0
cpu_data_master_read => r_0~19.IN0
cpu_data_master_read => r_0~9.IN0
cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in => ~NO_FANOUT~
cpu_data_master_read_data_valid_button_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_ext_flash_s1 => pre_dbs_count_enable~3.IN1
cpu_data_master_read_data_valid_ext_ram_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_high_res_timer_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_lan91c111_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_lcd_display_control_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_led_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_onchip_ram_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_reconfig_request_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_sdram_s1 => r_2~28.IN1
cpu_data_master_read_data_valid_sdram_s1 => r_2~22.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_seven_seg_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_uart1_s1 => ~NO_FANOUT~
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~0.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~1.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~2.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~3.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~4.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~5.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~6.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~7.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~8.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~9.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~10.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~11.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~12.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~13.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~14.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~15.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~64.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~65.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~66.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~67.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~68.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~69.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~70.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~71.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~72.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~73.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~74.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~75.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~76.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~77.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~78.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => p1_registered_cpu_data_master_readdata~79.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => r_0~0.IN0
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~31.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~30.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~29.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~28.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~27.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~26.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~25.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~24.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~23.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~22.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~21.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~20.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~19.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~18.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~17.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~16.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~15.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~14.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~13.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~12.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~11.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~10.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~9.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~8.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~7.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~6.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~5.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~4.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~3.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~2.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~1.IN1
cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in => cpu_data_master_readdata~0.IN1
cpu_data_master_requests_button_pio_s1 => r_0~7.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~67.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~66.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~65.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~64.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~63.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~62.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~61.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~60.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~59.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~58.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~57.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~56.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~55.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~54.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~53.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~52.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~51.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~50.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~49.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~48.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~47.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~46.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~45.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~44.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~43.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~42.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~41.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~40.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~35.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~34.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~33.IN0
cpu_data_master_requests_button_pio_s1 => cpu_data_master_readdata~32.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_0~15.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~99.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~98.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~97.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~96.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~95.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~94.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~93.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~92.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~91.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~90.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~89.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~88.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~87.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~86.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~85.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~84.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~83.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~82.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~81.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~80.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~79.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~78.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~77.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~76.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~75.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~74.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~73.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~72.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~71.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~70.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~69.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~68.IN0
cpu_data_master_requests_ext_flash_s1 => Add0.IN2
cpu_data_master_requests_ext_flash_s1 => pre_dbs_count_enable~0.IN1
cpu_data_master_requests_ext_flash_s1 => r_0~35.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~227.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~226.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~225.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~224.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~223.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~222.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~221.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~220.IN0
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~219.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~218.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~217.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~216.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~215.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~214.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~213.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~212.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~211.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~210.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~209.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~208.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~207.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~206.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~205.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~204.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~203.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~202.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~201.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~200.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~199.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~198.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~197.IN1
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_readdata~196.IN1
cpu_data_master_requests_ext_ram_s1 => r_0~38.IN1
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~291.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~290.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~289.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~288.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~287.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~286.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~285.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~284.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~283.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~282.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~281.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~280.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~279.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~278.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~277.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~276.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~275.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~274.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~273.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~272.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~271.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~270.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~269.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~268.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~267.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~266.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~265.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~264.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~263.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~262.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~261.IN0
cpu_data_master_requests_ext_ram_s1 => cpu_data_master_readdata~260.IN0
cpu_data_master_requests_high_res_timer_s1 => r_1~25.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~371.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~370.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~369.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~368.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~367.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~366.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~365.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~364.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~363.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~362.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~361.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~360.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~359.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~358.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~357.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~356.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~339.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~338.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~337.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~336.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~335.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~334.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~333.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~332.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~331.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~330.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~329.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~328.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~327.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~326.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~325.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~324.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~16.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~17.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~18.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~19.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~20.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~21.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~22.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~23.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~24.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~25.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~26.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~27.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~28.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~29.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~30.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~31.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~32.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~33.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~34.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~35.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~36.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~37.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~38.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~39.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~40.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~41.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~42.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~43.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~44.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~45.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~46.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata~47.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_1~33.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~403.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~402.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~401.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~400.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~399.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~398.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~397.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~396.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~395.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~394.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~393.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~392.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~391.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~390.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~389.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~388.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~387.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~386.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~385.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~384.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~383.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~382.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~381.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~380.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~379.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~378.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~377.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~376.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~375.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~374.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~373.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~372.IN1
cpu_data_master_requests_lan91c111_s1 => r_0~26.IN1
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~163.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~162.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~161.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~160.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~159.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~158.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~157.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~156.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~155.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~154.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~153.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~152.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~151.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~150.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~149.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~148.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~147.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~146.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~145.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~144.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~143.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~142.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~141.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~140.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~139.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~138.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~137.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~136.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~135.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~134.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~133.IN0
cpu_data_master_requests_lan91c111_s1 => cpu_data_master_readdata~132.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~475.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~474.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~473.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~472.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~471.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~470.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~469.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~468.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~467.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~466.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~465.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~464.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~463.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~462.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~461.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~460.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~459.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~458.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~457.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~456.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~455.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~454.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~453.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~452.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~443.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~442.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~441.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~440.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~439.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~438.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~437.IN0
cpu_data_master_requests_lcd_display_control_slave => cpu_data_master_readdata~436.IN0
cpu_data_master_requests_led_pio_s1 => r_1~48.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~515.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~514.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~513.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~512.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~511.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~510.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~509.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~508.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~507.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~506.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~505.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~504.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~503.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~502.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~501.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~500.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~499.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~498.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~497.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~496.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~495.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~494.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~493.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~492.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~483.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~482.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~481.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~480.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~479.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~478.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~477.IN0
cpu_data_master_requests_led_pio_s1 => cpu_data_master_readdata~476.IN0
cpu_data_master_requests_onchip_ram_s1 => r_2~3.IN1
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~547.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~546.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~545.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~544.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~543.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~542.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~541.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~540.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~539.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~538.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~537.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~536.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~535.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~534.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~533.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~532.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~531.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~530.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~529.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~528.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~527.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~526.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~525.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~524.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~523.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~522.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~521.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~520.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~519.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~518.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~517.IN0
cpu_data_master_requests_onchip_ram_s1 => cpu_data_master_readdata~516.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => r_2~14.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~612.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~611.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~610.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~609.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~608.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~607.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~606.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~605.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~604.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~603.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~602.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~601.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~600.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~599.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~598.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~597.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~596.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~595.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~594.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~593.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~592.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~591.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~590.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~589.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~588.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~587.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~586.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~585.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~584.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~583.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~582.IN0
cpu_data_master_requests_reconfig_request_pio_s1 => cpu_data_master_readdata~580.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~80.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~81.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~82.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~83.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~84.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~85.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~86.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~87.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~88.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~89.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~90.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~91.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~92.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~93.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~94.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~95.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~96.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~97.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~98.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~99.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~100.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~101.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~102.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~103.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~104.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~105.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~106.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~107.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~108.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~109.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~110.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata~111.IN0
cpu_data_master_requests_sdram_s1 => r_2~23.IN0
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~644.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~643.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~642.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~641.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~640.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~639.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~638.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~637.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~636.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~635.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~634.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~633.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~632.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~631.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~630.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~629.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~628.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~627.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~626.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~625.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~624.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~623.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~622.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~621.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~620.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~619.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~618.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~617.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~616.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~615.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~614.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata~613.IN1
cpu_data_master_requests_seven_seg_pio_s1 => r_2~35.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~724.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~723.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~722.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~721.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~720.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~719.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~718.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~717.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~716.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~715.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~714.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~713.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~712.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~711.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~710.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~709.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~692.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~691.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~690.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~689.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~688.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~687.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~686.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~685.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~684.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~683.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~682.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~681.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~680.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~679.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~678.IN0
cpu_data_master_requests_seven_seg_pio_s1 => cpu_data_master_readdata~677.IN0
cpu_data_master_requests_sys_clk_timer_s1 => r_3~0.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~772.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~771.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~770.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~769.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~768.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~767.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~766.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~765.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~764.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~763.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~762.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~761.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~760.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~759.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~758.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~757.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~740.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~739.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~738.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~737.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~736.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~735.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~734.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~733.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~732.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~731.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~730.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~729.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~728.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~727.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~726.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~725.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~804.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~803.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~802.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~801.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~800.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~799.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~798.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~797.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~796.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~795.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~794.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~793.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~792.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~791.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~790.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~789.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~788.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~787.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~786.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~785.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~784.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~783.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~782.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~781.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~780.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~779.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~778.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~777.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~776.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~775.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~774.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata~773.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~884.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~883.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~882.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~881.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~880.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~879.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~878.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~877.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~876.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~875.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~874.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~873.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~872.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~871.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~870.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~869.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~852.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~851.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~850.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~849.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~848.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~847.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~846.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~845.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~844.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~843.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~842.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~841.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~840.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~839.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~838.IN0
cpu_data_master_requests_uart1_s1 => cpu_data_master_readdata~837.IN0
cpu_data_master_write => pre_dbs_count_enable~4.IN0
cpu_data_master_write => pre_dbs_count_enable~1.IN0
cpu_data_master_write => last_dbs_term_and_run~0.IN0
cpu_data_master_write => r_3~11.IN0
cpu_data_master_write => r_3~5.IN0
cpu_data_master_write => r_2~41.IN0
cpu_data_master_write => r_2~20.IN0
cpu_data_master_write => r_2~1.IN0
cpu_data_master_write => r_1~45.IN0
cpu_data_master_write => r_1~31.IN0
cpu_data_master_write => r_1~23.IN0
cpu_data_master_write => r_1~15.IN0
cpu_data_master_write => r_1~4.IN0
cpu_data_master_write => r_0~31.IN0
cpu_data_master_write => r_0~23.IN0
cpu_data_master_write => r_0~13.IN0
cpu_data_master_write => r_0~1.IN1
cpu_data_master_write => r_3~10.IN0
cpu_data_master_write => r_3~4.IN0
cpu_data_master_write => r_2~40.IN0
cpu_data_master_write => r_2~19.IN0
cpu_data_master_write => r_2~0.IN0
cpu_data_master_write => r_1~44.IN0
cpu_data_master_write => r_1~30.IN0
cpu_data_master_write => r_1~22.IN0
cpu_data_master_write => r_1~13.IN0
cpu_data_master_write => r_1~3.IN0
cpu_data_master_write => r_0~22.IN0
cpu_data_master_write => r_0~12.IN0
cpu_data_master_writedata[0] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_writedata[1] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_writedata[2] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_writedata[3] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_writedata[4] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_writedata[5] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_writedata[6] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_writedata[7] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_writedata[8] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_writedata[9] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_writedata[10] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_writedata[11] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_writedata[12] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_writedata[13] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_writedata[14] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_writedata[15] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_writedata[16] => A_WE_StdLogicVector~8.DATAB
cpu_data_master_writedata[17] => A_WE_StdLogicVector~7.DATAB
cpu_data_master_writedata[18] => A_WE_StdLogicVector~6.DATAB
cpu_data_master_writedata[19] => A_WE_StdLogicVector~5.DATAB
cpu_data_master_writedata[20] => A_WE_StdLogicVector~4.DATAB
cpu_data_master_writedata[21] => A_WE_StdLogicVector~3.DATAB
cpu_data_master_writedata[22] => A_WE_StdLogicVector~2.DATAB
cpu_data_master_writedata[23] => A_WE_StdLogicVector~1.DATAB
cpu_data_master_writedata[24] => A_WE_StdLogicVector~8.DATAA
cpu_data_master_writedata[25] => A_WE_StdLogicVector~7.DATAA
cpu_data_master_writedata[26] => A_WE_StdLogicVector~6.DATAA
cpu_data_master_writedata[27] => A_WE_StdLogicVector~5.DATAA
cpu_data_master_writedata[28] => A_WE_StdLogicVector~4.DATAA
cpu_data_master_writedata[29] => A_WE_StdLogicVector~3.DATAA
cpu_data_master_writedata[30] => A_WE_StdLogicVector~2.DATAA
cpu_data_master_writedata[31] => A_WE_StdLogicVector~1.DATAA
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~68.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~69.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~70.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~71.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~72.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~73.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~74.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~75.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~76.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~77.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~78.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~79.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~80.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~81.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~82.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~83.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~84.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~85.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~86.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~87.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~88.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~89.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~90.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~91.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~92.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~93.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~94.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~95.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~96.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~97.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~98.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~99.IN1
d1_NiosII_stratix_1s10_standard_clock_0_in_end_xfer => ~NO_FANOUT~
d1_button_pio_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_ext_ram_bus_avalon_slave_end_xfer => pre_dbs_count_enable~5.IN0
d1_high_res_timer_s1_end_xfer => ~NO_FANOUT~
d1_irq_from_the_lan91c111 => cpu_data_master_irq[6].DATAIN
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_display_control_slave_end_xfer => ~NO_FANOUT~
d1_led_pio_s1_end_xfer => ~NO_FANOUT~
d1_onchip_ram_s1_end_xfer => ~NO_FANOUT~
d1_reconfig_request_pio_s1_end_xfer => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
d1_seven_seg_pio_s1_end_xfer => ~NO_FANOUT~
d1_sys_clk_timer_s1_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => ~NO_FANOUT~
d1_uart1_s1_end_xfer => ~NO_FANOUT~
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable~5.IN1
ext_flash_s1_wait_counter_eq_1 => r_1~14.IN1
high_res_timer_s1_irq_from_sa => cpu_data_master_irq[3].DATAIN
high_res_timer_s1_readdata_from_sa[0] => cpu_data_master_readdata~324.IN1
high_res_timer_s1_readdata_from_sa[1] => cpu_data_master_readdata~325.IN1
high_res_timer_s1_readdata_from_sa[2] => cpu_data_master_readdata~326.IN1
high_res_timer_s1_readdata_from_sa[3] => cpu_data_master_readdata~327.IN1
high_res_timer_s1_readdata_from_sa[4] => cpu_data_master_readdata~328.IN1
high_res_timer_s1_readdata_from_sa[5] => cpu_data_master_readdata~329.IN1
high_res_timer_s1_readdata_from_sa[6] => cpu_data_master_readdata~330.IN1
high_res_timer_s1_readdata_from_sa[7] => cpu_data_master_readdata~331.IN1
high_res_timer_s1_readdata_from_sa[8] => cpu_data_master_readdata~332.IN1
high_res_timer_s1_readdata_from_sa[9] => cpu_data_master_readdata~333.IN1
high_res_timer_s1_readdata_from_sa[10] => cpu_data_master_readdata~334.IN1
high_res_timer_s1_readdata_from_sa[11] => cpu_data_master_readdata~335.IN1
high_res_timer_s1_readdata_from_sa[12] => cpu_data_master_readdata~336.IN1
high_res_timer_s1_readdata_from_sa[13] => cpu_data_master_readdata~337.IN1
high_res_timer_s1_readdata_from_sa[14] => cpu_data_master_readdata~338.IN1
high_res_timer_s1_readdata_from_sa[15] => cpu_data_master_readdata~339.IN1
incoming_ext_ram_bus_data[0] => cpu_data_master_readdata~260.IN1
incoming_ext_ram_bus_data[0] => cpu_data_master_readdata~132.IN1
incoming_ext_ram_bus_data[1] => cpu_data_master_readdata~261.IN1
incoming_ext_ram_bus_data[1] => cpu_data_master_readdata~133.IN1
incoming_ext_ram_bus_data[2] => cpu_data_master_readdata~262.IN1
incoming_ext_ram_bus_data[2] => cpu_data_master_readdata~134.IN1
incoming_ext_ram_bus_data[3] => cpu_data_master_readdata~263.IN1
incoming_ext_ram_bus_data[3] => cpu_data_master_readdata~135.IN1
incoming_ext_ram_bus_data[4] => cpu_data_master_readdata~264.IN1
incoming_ext_ram_bus_data[4] => cpu_data_master_readdata~136.IN1
incoming_ext_ram_bus_data[5] => cpu_data_master_readdata~265.IN1
incoming_ext_ram_bus_data[5] => cpu_data_master_readdata~137.IN1
incoming_ext_ram_bus_data[6] => cpu_data_master_readdata~266.IN1
incoming_ext_ram_bus_data[6] => cpu_data_master_readdata~138.IN1
incoming_ext_ram_bus_data[7] => cpu_data_master_readdata~267.IN1
incoming_ext_ram_bus_data[7] => cpu_data_master_readdata~139.IN1
incoming_ext_ram_bus_data[8] => cpu_data_master_readdata~268.IN1
incoming_ext_ram_bus_data[8] => cpu_data_master_readdata~140.IN1
incoming_ext_ram_bus_data[9] => cpu_data_master_readdata~269.IN1
incoming_ext_ram_bus_data[9] => cpu_data_master_readdata~141.IN1
incoming_ext_ram_bus_data[10] => cpu_data_master_readdata~270.IN1
incoming_ext_ram_bus_data[10] => cpu_data_master_readdata~142.IN1
incoming_ext_ram_bus_data[11] => cpu_data_master_readdata~271.IN1
incoming_ext_ram_bus_data[11] => cpu_data_master_readdata~143.IN1
incoming_ext_ram_bus_data[12] => cpu_data_master_readdata~272.IN1
incoming_ext_ram_bus_data[12] => cpu_data_master_readdata~144.IN1
incoming_ext_ram_bus_data[13] => cpu_data_master_readdata~273.IN1
incoming_ext_ram_bus_data[13] => cpu_data_master_readdata~145.IN1
incoming_ext_ram_bus_data[14] => cpu_data_master_readdata~274.IN1
incoming_ext_ram_bus_data[14] => cpu_data_master_readdata~146.IN1
incoming_ext_ram_bus_data[15] => cpu_data_master_readdata~275.IN1
incoming_ext_ram_bus_data[15] => cpu_data_master_readdata~147.IN1
incoming_ext_ram_bus_data[16] => cpu_data_master_readdata~276.IN1
incoming_ext_ram_bus_data[16] => cpu_data_master_readdata~148.IN1
incoming_ext_ram_bus_data[17] => cpu_data_master_readdata~277.IN1
incoming_ext_ram_bus_data[17] => cpu_data_master_readdata~149.IN1
incoming_ext_ram_bus_data[18] => cpu_data_master_readdata~278.IN1
incoming_ext_ram_bus_data[18] => cpu_data_master_readdata~150.IN1
incoming_ext_ram_bus_data[19] => cpu_data_master_readdata~279.IN1
incoming_ext_ram_bus_data[19] => cpu_data_master_readdata~151.IN1
incoming_ext_ram_bus_data[20] => cpu_data_master_readdata~280.IN1
incoming_ext_ram_bus_data[20] => cpu_data_master_readdata~152.IN1
incoming_ext_ram_bus_data[21] => cpu_data_master_readdata~281.IN1
incoming_ext_ram_bus_data[21] => cpu_data_master_readdata~153.IN1
incoming_ext_ram_bus_data[22] => cpu_data_master_readdata~282.IN1
incoming_ext_ram_bus_data[22] => cpu_data_master_readdata~154.IN1
incoming_ext_ram_bus_data[23] => cpu_data_master_readdata~283.IN1
incoming_ext_ram_bus_data[23] => cpu_data_master_readdata~155.IN1
incoming_ext_ram_bus_data[24] => cpu_data_master_readdata~284.IN1
incoming_ext_ram_bus_data[24] => cpu_data_master_readdata~156.IN1
incoming_ext_ram_bus_data[25] => cpu_data_master_readdata~285.IN1
incoming_ext_ram_bus_data[25] => cpu_data_master_readdata~157.IN1
incoming_ext_ram_bus_data[26] => cpu_data_master_readdata~286.IN1
incoming_ext_ram_bus_data[26] => cpu_data_master_readdata~158.IN1
incoming_ext_ram_bus_data[27] => cpu_data_master_readdata~287.IN1
incoming_ext_ram_bus_data[27] => cpu_data_master_readdata~159.IN1
incoming_ext_ram_bus_data[28] => cpu_data_master_readdata~288.IN1
incoming_ext_ram_bus_data[28] => cpu_data_master_readdata~160.IN1
incoming_ext_ram_bus_data[29] => cpu_data_master_readdata~289.IN1
incoming_ext_ram_bus_data[29] => cpu_data_master_readdata~161.IN1
incoming_ext_ram_bus_data[30] => cpu_data_master_readdata~290.IN1
incoming_ext_ram_bus_data[30] => cpu_data_master_readdata~162.IN1
incoming_ext_ram_bus_data[31] => cpu_data_master_readdata~291.IN1
incoming_ext_ram_bus_data[31] => cpu_data_master_readdata~163.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[0] => cpu_data_master_readdata~220.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_0[0].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_1[0].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_2[0].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[1] => cpu_data_master_readdata~221.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_0[1].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_1[1].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_2[1].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[2] => cpu_data_master_readdata~222.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_0[2].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_1[2].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_2[2].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[3] => cpu_data_master_readdata~223.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_0[3].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_1[3].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_2[3].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[4] => cpu_data_master_readdata~224.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_0[4].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_1[4].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_2[4].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[5] => cpu_data_master_readdata~225.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_0[5].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_1[5].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_2[5].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[6] => cpu_data_master_readdata~226.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_0[6].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_1[6].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_2[6].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[7] => cpu_data_master_readdata~227.IN1
incoming_ext_ram_bus_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_0[7].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_1[7].DATAIN
incoming_ext_ram_bus_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_2[7].DATAIN
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata~16.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata~17.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata~18.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata~19.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata~20.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata~21.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata~22.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata~23.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata~24.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata~25.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata~26.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata~27.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata~28.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata~29.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata~30.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata~31.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata~32.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata~33.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata~34.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata~35.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata~36.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata~37.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata~38.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata~39.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata~40.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata~41.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata~42.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata~43.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata~44.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata~45.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata~46.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata~47.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1~36.IN1
lan91c111_s1_wait_counter_eq_0 => ~NO_FANOUT~
lan91c111_s1_wait_counter_eq_1 => r_1~4.IN1
lcd_display_control_slave_readdata_from_sa[0] => cpu_data_master_readdata~436.IN1
lcd_display_control_slave_readdata_from_sa[1] => cpu_data_master_readdata~437.IN1
lcd_display_control_slave_readdata_from_sa[2] => cpu_data_master_readdata~438.IN1
lcd_display_control_slave_readdata_from_sa[3] => cpu_data_master_readdata~439.IN1
lcd_display_control_slave_readdata_from_sa[4] => cpu_data_master_readdata~440.IN1
lcd_display_control_slave_readdata_from_sa[5] => cpu_data_master_readdata~441.IN1
lcd_display_control_slave_readdata_from_sa[6] => cpu_data_master_readdata~442.IN1
lcd_display_control_slave_readdata_from_sa[7] => cpu_data_master_readdata~443.IN1
lcd_display_control_slave_wait_counter_eq_0 => ~NO_FANOUT~
lcd_display_control_slave_wait_counter_eq_1 => r_1~45.IN1
lcd_display_control_slave_wait_counter_eq_1 => r_1~41.IN1
led_pio_s1_readdata_from_sa[0] => cpu_data_master_readdata~476.IN1
led_pio_s1_readdata_from_sa[1] => cpu_data_master_readdata~477.IN1
led_pio_s1_readdata_from_sa[2] => cpu_data_master_readdata~478.IN1
led_pio_s1_readdata_from_sa[3] => cpu_data_master_readdata~479.IN1
led_pio_s1_readdata_from_sa[4] => cpu_data_master_readdata~480.IN1
led_pio_s1_readdata_from_sa[5] => cpu_data_master_readdata~481.IN1
led_pio_s1_readdata_from_sa[6] => cpu_data_master_readdata~482.IN1
led_pio_s1_readdata_from_sa[7] => cpu_data_master_readdata~483.IN1
onchip_ram_s1_readdata_from_sa[0] => cpu_data_master_readdata~516.IN1
onchip_ram_s1_readdata_from_sa[1] => cpu_data_master_readdata~517.IN1
onchip_ram_s1_readdata_from_sa[2] => cpu_data_master_readdata~518.IN1
onchip_ram_s1_readdata_from_sa[3] => cpu_data_master_readdata~519.IN1
onchip_ram_s1_readdata_from_sa[4] => cpu_data_master_readdata~520.IN1
onchip_ram_s1_readdata_from_sa[5] => cpu_data_master_readdata~521.IN1
onchip_ram_s1_readdata_from_sa[6] => cpu_data_master_readdata~522.IN1
onchip_ram_s1_readdata_from_sa[7] => cpu_data_master_readdata~523.IN1
onchip_ram_s1_readdata_from_sa[8] => cpu_data_master_readdata~524.IN1
onchip_ram_s1_readdata_from_sa[9] => cpu_data_master_readdata~525.IN1
onchip_ram_s1_readdata_from_sa[10] => cpu_data_master_readdata~526.IN1
onchip_ram_s1_readdata_from_sa[11] => cpu_data_master_readdata~527.IN1
onchip_ram_s1_readdata_from_sa[12] => cpu_data_master_readdata~528.IN1
onchip_ram_s1_readdata_from_sa[13] => cpu_data_master_readdata~529.IN1
onchip_ram_s1_readdata_from_sa[14] => cpu_data_master_readdata~530.IN1
onchip_ram_s1_readdata_from_sa[15] => cpu_data_master_readdata~531.IN1
onchip_ram_s1_readdata_from_sa[16] => cpu_data_master_readdata~532.IN1
onchip_ram_s1_readdata_from_sa[17] => cpu_data_master_readdata~533.IN1
onchip_ram_s1_readdata_from_sa[18] => cpu_data_master_readdata~534.IN1
onchip_ram_s1_readdata_from_sa[19] => cpu_data_master_readdata~535.IN1
onchip_ram_s1_readdata_from_sa[20] => cpu_data_master_readdata~536.IN1
onchip_ram_s1_readdata_from_sa[21] => cpu_data_master_readdata~537.IN1
onchip_ram_s1_readdata_from_sa[22] => cpu_data_master_readdata~538.IN1
onchip_ram_s1_readdata_from_sa[23] => cpu_data_master_readdata~539.IN1
onchip_ram_s1_readdata_from_sa[24] => cpu_data_master_readdata~540.IN1
onchip_ram_s1_readdata_from_sa[25] => cpu_data_master_readdata~541.IN1
onchip_ram_s1_readdata_from_sa[26] => cpu_data_master_readdata~542.IN1
onchip_ram_s1_readdata_from_sa[27] => cpu_data_master_readdata~543.IN1
onchip_ram_s1_readdata_from_sa[28] => cpu_data_master_readdata~544.IN1
onchip_ram_s1_readdata_from_sa[29] => cpu_data_master_readdata~545.IN1
onchip_ram_s1_readdata_from_sa[30] => cpu_data_master_readdata~546.IN1
onchip_ram_s1_readdata_from_sa[31] => cpu_data_master_readdata~547.IN1
reconfig_request_pio_s1_readdata_from_sa => cpu_data_master_readdata~580.IN1
registered_cpu_data_master_read_data_valid_ext_flash_s1 => r_1~9.IN0
registered_cpu_data_master_read_data_valid_ext_flash_s1 => r_0~28.IN1
registered_cpu_data_master_read_data_valid_ext_ram_s1 => r_1~19.IN1
registered_cpu_data_master_read_data_valid_ext_ram_s1 => r_0~37.IN1
registered_cpu_data_master_read_data_valid_lan91c111_s1 => r_1~1.IN1
registered_cpu_data_master_read_data_valid_lan91c111_s1 => r_0~25.IN1
registered_cpu_data_master_read_data_valid_onchip_ram_s1 => r_2~8.IN1
registered_cpu_data_master_read_data_valid_onchip_ram_s1 => r_2~2.IN1
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => internal_cpu_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_data_master_no_byte_enables_and_last_term.ACLR
reset_n => internal_cpu_data_master_waitrequest.PRESET
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[0].ACLR
sdram_s1_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata~80.IN1
sdram_s1_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata~81.IN1
sdram_s1_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata~82.IN1
sdram_s1_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata~83.IN1
sdram_s1_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata~84.IN1
sdram_s1_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata~85.IN1
sdram_s1_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata~86.IN1
sdram_s1_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata~87.IN1
sdram_s1_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata~88.IN1
sdram_s1_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata~89.IN1
sdram_s1_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata~90.IN1
sdram_s1_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata~91.IN1
sdram_s1_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata~92.IN1
sdram_s1_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata~93.IN1
sdram_s1_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata~94.IN1
sdram_s1_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata~95.IN1
sdram_s1_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata~96.IN1
sdram_s1_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata~97.IN1
sdram_s1_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata~98.IN1
sdram_s1_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata~99.IN1
sdram_s1_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata~100.IN1
sdram_s1_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata~101.IN1
sdram_s1_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata~102.IN1
sdram_s1_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata~103.IN1
sdram_s1_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata~104.IN1
sdram_s1_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata~105.IN1
sdram_s1_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata~106.IN1
sdram_s1_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata~107.IN1
sdram_s1_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata~108.IN1
sdram_s1_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata~109.IN1
sdram_s1_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata~110.IN1
sdram_s1_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata~111.IN1
sdram_s1_waitrequest_from_sa => r_2~32.IN1
seven_seg_pio_s1_readdata_from_sa[0] => cpu_data_master_readdata~677.IN1
seven_seg_pio_s1_readdata_from_sa[1] => cpu_data_master_readdata~678.IN1
seven_seg_pio_s1_readdata_from_sa[2] => cpu_data_master_readdata~679.IN1
seven_seg_pio_s1_readdata_from_sa[3] => cpu_data_master_readdata~680.IN1
seven_seg_pio_s1_readdata_from_sa[4] => cpu_data_master_readdata~681.IN1
seven_seg_pio_s1_readdata_from_sa[5] => cpu_data_master_readdata~682.IN1
seven_seg_pio_s1_readdata_from_sa[6] => cpu_data_master_readdata~683.IN1
seven_seg_pio_s1_readdata_from_sa[7] => cpu_data_master_readdata~684.IN1
seven_seg_pio_s1_readdata_from_sa[8] => cpu_data_master_readdata~685.IN1
seven_seg_pio_s1_readdata_from_sa[9] => cpu_data_master_readdata~686.IN1
seven_seg_pio_s1_readdata_from_sa[10] => cpu_data_master_readdata~687.IN1
seven_seg_pio_s1_readdata_from_sa[11] => cpu_data_master_readdata~688.IN1
seven_seg_pio_s1_readdata_from_sa[12] => cpu_data_master_readdata~689.IN1
seven_seg_pio_s1_readdata_from_sa[13] => cpu_data_master_readdata~690.IN1
seven_seg_pio_s1_readdata_from_sa[14] => cpu_data_master_readdata~691.IN1
seven_seg_pio_s1_readdata_from_sa[15] => cpu_data_master_readdata~692.IN1
sys_clk_timer_s1_irq_from_sa => cpu_data_master_irq[0].DATAIN
sys_clk_timer_s1_readdata_from_sa[0] => cpu_data_master_readdata~725.IN1
sys_clk_timer_s1_readdata_from_sa[1] => cpu_data_master_readdata~726.IN1
sys_clk_timer_s1_readdata_from_sa[2] => cpu_data_master_readdata~727.IN1
sys_clk_timer_s1_readdata_from_sa[3] => cpu_data_master_readdata~728.IN1
sys_clk_timer_s1_readdata_from_sa[4] => cpu_data_master_readdata~729.IN1
sys_clk_timer_s1_readdata_from_sa[5] => cpu_data_master_readdata~730.IN1
sys_clk_timer_s1_readdata_from_sa[6] => cpu_data_master_readdata~731.IN1
sys_clk_timer_s1_readdata_from_sa[7] => cpu_data_master_readdata~732.IN1
sys_clk_timer_s1_readdata_from_sa[8] => cpu_data_master_readdata~733.IN1
sys_clk_timer_s1_readdata_from_sa[9] => cpu_data_master_readdata~734.IN1
sys_clk_timer_s1_readdata_from_sa[10] => cpu_data_master_readdata~735.IN1
sys_clk_timer_s1_readdata_from_sa[11] => cpu_data_master_readdata~736.IN1
sys_clk_timer_s1_readdata_from_sa[12] => cpu_data_master_readdata~737.IN1
sys_clk_timer_s1_readdata_from_sa[13] => cpu_data_master_readdata~738.IN1
sys_clk_timer_s1_readdata_from_sa[14] => cpu_data_master_readdata~739.IN1
sys_clk_timer_s1_readdata_from_sa[15] => cpu_data_master_readdata~740.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_data_master_readdata~773.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_data_master_readdata~774.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_data_master_readdata~775.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_data_master_readdata~776.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_data_master_readdata~777.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_data_master_readdata~778.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_data_master_readdata~779.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_data_master_readdata~780.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_data_master_readdata~781.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_data_master_readdata~782.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_data_master_readdata~783.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_data_master_readdata~784.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_data_master_readdata~785.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_data_master_readdata~786.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_data_master_readdata~787.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_data_master_readdata~788.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_data_master_readdata~789.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_data_master_readdata~790.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_data_master_readdata~791.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_data_master_readdata~792.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_data_master_readdata~793.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_data_master_readdata~794.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_data_master_readdata~795.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_data_master_readdata~796.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_data_master_readdata~797.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_data_master_readdata~798.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_data_master_readdata~799.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_data_master_readdata~800.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_data_master_readdata~801.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_data_master_readdata~802.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_data_master_readdata~803.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_data_master_readdata~804.IN1
uart1_s1_irq_from_sa => cpu_data_master_irq[4].DATAIN
uart1_s1_readdata_from_sa[0] => cpu_data_master_readdata~837.IN1
uart1_s1_readdata_from_sa[1] => cpu_data_master_readdata~838.IN1
uart1_s1_readdata_from_sa[2] => cpu_data_master_readdata~839.IN1
uart1_s1_readdata_from_sa[3] => cpu_data_master_readdata~840.IN1
uart1_s1_readdata_from_sa[4] => cpu_data_master_readdata~841.IN1
uart1_s1_readdata_from_sa[5] => cpu_data_master_readdata~842.IN1
uart1_s1_readdata_from_sa[6] => cpu_data_master_readdata~843.IN1
uart1_s1_readdata_from_sa[7] => cpu_data_master_readdata~844.IN1
uart1_s1_readdata_from_sa[8] => cpu_data_master_readdata~845.IN1
uart1_s1_readdata_from_sa[9] => cpu_data_master_readdata~846.IN1
uart1_s1_readdata_from_sa[10] => cpu_data_master_readdata~847.IN1
uart1_s1_readdata_from_sa[11] => cpu_data_master_readdata~848.IN1
uart1_s1_readdata_from_sa[12] => cpu_data_master_readdata~849.IN1
uart1_s1_readdata_from_sa[13] => cpu_data_master_readdata~850.IN1
uart1_s1_readdata_from_sa[14] => cpu_data_master_readdata~851.IN1
uart1_s1_readdata_from_sa[15] => cpu_data_master_readdata~852.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[25] <= cpu_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= internal_cpu_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= internal_cpu_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[0] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[1] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[2] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[3] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[4] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[5] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[6] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[7] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= sys_clk_timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[2] <= button_pio_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= high_res_timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[4] <= uart1_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= d1_irq_from_the_lan91c111.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_no_byte_enables_and_last_term <= internal_cpu_data_master_no_byte_enables_and_last_term.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata~853.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~854.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~855.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~856.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~857.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~858.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~859.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~860.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~861.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~862.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~863.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~864.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~865.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~866.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~867.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~868.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~869.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~870.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~871.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~872.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~873.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~874.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~875.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~876.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~877.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~878.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~879.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~880.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~881.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~882.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~883.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~884.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
clk => internal_cpu_instruction_master_latency_counter[1].CLK
clk => internal_cpu_instruction_master_latency_counter[0].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => internal_cpu_instruction_master_dbs_address[1].CLK
clk => internal_cpu_instruction_master_dbs_address[0].CLK
clk => cpu_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_instruction_master_dbs_rdv_counter[0].CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave~0.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0~1.IN0
cpu_instruction_master_granted_ext_flash_s1 => pre_dbs_count_enable~0.IN0
cpu_instruction_master_granted_ext_flash_s1 => cpu_instruction_master_is_granted_some_slave~1.IN1
cpu_instruction_master_granted_ext_flash_s1 => r_1~1.IN0
cpu_instruction_master_granted_ext_ram_s1 => cpu_instruction_master_is_granted_some_slave~2.IN1
cpu_instruction_master_granted_ext_ram_s1 => r_1~3.IN0
cpu_instruction_master_granted_lan91c111_s1 => cpu_instruction_master_is_granted_some_slave~0.IN1
cpu_instruction_master_granted_lan91c111_s1 => r_1~0.IN0
cpu_instruction_master_granted_onchip_ram_s1 => cpu_instruction_master_is_granted_some_slave~3.IN1
cpu_instruction_master_granted_onchip_ram_s1 => r_2~1.IN0
cpu_instruction_master_granted_sdram_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_sdram_s1 => r_2~8.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN1
cpu_instruction_master_qualified_request_ext_flash_s1 => r_0~9.IN1
cpu_instruction_master_qualified_request_ext_flash_s1 => r_1~10.IN1
cpu_instruction_master_qualified_request_ext_flash_s1 => r_1~1.IN1
cpu_instruction_master_qualified_request_ext_ram_s1 => r_0~11.IN1
cpu_instruction_master_qualified_request_ext_ram_s1 => r_1~16.IN1
cpu_instruction_master_qualified_request_ext_ram_s1 => r_1~3.IN1
cpu_instruction_master_qualified_request_lan91c111_s1 => r_0~7.IN1
cpu_instruction_master_qualified_request_lan91c111_s1 => r_1~5.IN1
cpu_instruction_master_qualified_request_lan91c111_s1 => r_1~0.IN1
cpu_instruction_master_qualified_request_onchip_ram_s1 => r_2~0.IN1
cpu_instruction_master_qualified_request_onchip_ram_s1 => r_2~3.IN1
cpu_instruction_master_qualified_request_onchip_ram_s1 => r_2~1.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_2~6.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_2~10.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_2~8.IN1
cpu_instruction_master_read => pre_dbs_count_enable~0.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter~0.IN0
cpu_instruction_master_read => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_read => r_2~11.IN0
cpu_instruction_master_read => r_2~4.IN0
cpu_instruction_master_read => r_1~17.IN0
cpu_instruction_master_read => r_1~13.IN0
cpu_instruction_master_read => r_1~7.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => r_2~10.IN0
cpu_instruction_master_read => r_2~3.IN0
cpu_instruction_master_read => r_1~16.IN0
cpu_instruction_master_read => r_1~10.IN0
cpu_instruction_master_read => r_1~5.IN0
cpu_instruction_master_read => r_0~3.IN0
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid~1.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => pre_flush_cpu_instruction_master_readdatavalid~0.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => process_4~0.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => process_3~0.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => process_2~0.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~128.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~127.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~126.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~125.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~124.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~123.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~122.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~121.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~120.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~119.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~118.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~117.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~116.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~115.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~114.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~113.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~112.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~111.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~110.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~109.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~108.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~107.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~106.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~105.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~104.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~103.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~102.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~101.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~100.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~99.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~98.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata~97.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_dbs_rdv_counter[0].ENA
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_dbs_rdv_counter[1].ENA
cpu_instruction_master_read_data_valid_ext_ram_s1 => pre_flush_cpu_instruction_master_readdatavalid~2.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~192.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~191.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~190.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~189.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~188.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~187.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~186.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~185.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~184.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~183.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~182.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~181.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~180.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~179.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~178.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~177.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~176.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~175.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~174.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~173.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~172.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~171.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~170.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~169.IN0
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~168.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~167.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~166.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~165.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~164.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~163.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~162.IN1
cpu_instruction_master_read_data_valid_ext_ram_s1 => cpu_instruction_master_readdata~161.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => pre_flush_cpu_instruction_master_readdatavalid~1.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~64.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~63.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~62.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~61.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~60.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~59.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~58.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~57.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~56.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~55.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~54.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~53.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~52.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~51.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~50.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~49.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~48.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~47.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~46.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~45.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~44.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~43.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~42.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~41.IN0
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~40.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~39.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~38.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~37.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~36.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~35.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~34.IN1
cpu_instruction_master_read_data_valid_lan91c111_s1 => cpu_instruction_master_readdata~33.IN1
cpu_instruction_master_read_data_valid_onchip_ram_s1 => pre_flush_cpu_instruction_master_readdatavalid~3.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~256.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~255.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~254.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~253.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~252.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~251.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~250.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~249.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~248.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~247.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~246.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~245.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~244.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~243.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~242.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~241.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~240.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~239.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~238.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~237.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~236.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~235.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~234.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~233.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~232.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~231.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~230.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~229.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~228.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~227.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~226.IN0
cpu_instruction_master_read_data_valid_onchip_ram_s1 => cpu_instruction_master_readdata~225.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~320.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~319.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~318.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~317.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~316.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~315.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~314.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~313.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~312.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~311.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~310.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~309.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~308.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~307.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~306.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~305.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~304.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~303.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~302.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~301.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~300.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~299.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~298.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~297.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~296.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~295.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~294.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~293.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~292.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~291.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~290.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata~289.IN0
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_instruction_master_requests_ext_flash_s1 => Add1.IN2
cpu_instruction_master_requests_ext_flash_s1 => latency_load_value~0.IN1
cpu_instruction_master_requests_ext_flash_s1 => r_0~9.IN0
cpu_instruction_master_requests_ext_ram_s1 => latency_load_value[1].IN0
cpu_instruction_master_requests_ext_ram_s1 => r_0~11.IN0
cpu_instruction_master_requests_lan91c111_s1 => latency_load_value~0.IN0
cpu_instruction_master_requests_lan91c111_s1 => r_0~7.IN0
cpu_instruction_master_requests_onchip_ram_s1 => p1_cpu_instruction_master_latency_counter[0].DATAB
cpu_instruction_master_requests_onchip_ram_s1 => r_2~0.IN0
cpu_instruction_master_requests_sdram_s1 => r_2~6.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~31.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~32.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0~4.IN1
d1_ext_ram_bus_avalon_slave_end_xfer => r_1~6.IN0
d1_ext_ram_bus_avalon_slave_end_xfer => pre_dbs_count_enable~1.IN0
d1_onchip_ram_s1_end_xfer => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable~1.IN1
ext_flash_s1_wait_counter_eq_1 => ~NO_FANOUT~
incoming_ext_ram_bus_data[0] => cpu_instruction_master_readdata~161.IN0
incoming_ext_ram_bus_data[0] => cpu_instruction_master_readdata~121.IN1
incoming_ext_ram_bus_data[0] => cpu_instruction_master_readdata~33.IN0
incoming_ext_ram_bus_data[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_ext_ram_bus_data[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_ext_ram_bus_data[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_ext_ram_bus_data[1] => cpu_instruction_master_readdata~162.IN0
incoming_ext_ram_bus_data[1] => cpu_instruction_master_readdata~122.IN1
incoming_ext_ram_bus_data[1] => cpu_instruction_master_readdata~34.IN0
incoming_ext_ram_bus_data[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_ext_ram_bus_data[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_ext_ram_bus_data[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_ext_ram_bus_data[2] => cpu_instruction_master_readdata~163.IN0
incoming_ext_ram_bus_data[2] => cpu_instruction_master_readdata~123.IN1
incoming_ext_ram_bus_data[2] => cpu_instruction_master_readdata~35.IN0
incoming_ext_ram_bus_data[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_ext_ram_bus_data[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_ext_ram_bus_data[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_ext_ram_bus_data[3] => cpu_instruction_master_readdata~164.IN0
incoming_ext_ram_bus_data[3] => cpu_instruction_master_readdata~124.IN1
incoming_ext_ram_bus_data[3] => cpu_instruction_master_readdata~36.IN0
incoming_ext_ram_bus_data[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_ext_ram_bus_data[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_ext_ram_bus_data[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_ext_ram_bus_data[4] => cpu_instruction_master_readdata~165.IN0
incoming_ext_ram_bus_data[4] => cpu_instruction_master_readdata~125.IN1
incoming_ext_ram_bus_data[4] => cpu_instruction_master_readdata~37.IN0
incoming_ext_ram_bus_data[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_ext_ram_bus_data[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_ext_ram_bus_data[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_ext_ram_bus_data[5] => cpu_instruction_master_readdata~166.IN0
incoming_ext_ram_bus_data[5] => cpu_instruction_master_readdata~126.IN1
incoming_ext_ram_bus_data[5] => cpu_instruction_master_readdata~38.IN0
incoming_ext_ram_bus_data[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_ext_ram_bus_data[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_ext_ram_bus_data[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_ext_ram_bus_data[6] => cpu_instruction_master_readdata~167.IN0
incoming_ext_ram_bus_data[6] => cpu_instruction_master_readdata~127.IN1
incoming_ext_ram_bus_data[6] => cpu_instruction_master_readdata~39.IN0
incoming_ext_ram_bus_data[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_ext_ram_bus_data[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_ext_ram_bus_data[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_ext_ram_bus_data[7] => cpu_instruction_master_readdata~168.IN0
incoming_ext_ram_bus_data[7] => cpu_instruction_master_readdata~128.IN0
incoming_ext_ram_bus_data[7] => cpu_instruction_master_readdata~40.IN0
incoming_ext_ram_bus_data[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_ext_ram_bus_data[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_ext_ram_bus_data[7] => dbs_latent_8_reg_segment_2[7].DATAIN
incoming_ext_ram_bus_data[8] => cpu_instruction_master_readdata~169.IN1
incoming_ext_ram_bus_data[8] => cpu_instruction_master_readdata~41.IN1
incoming_ext_ram_bus_data[9] => cpu_instruction_master_readdata~170.IN1
incoming_ext_ram_bus_data[9] => cpu_instruction_master_readdata~42.IN1
incoming_ext_ram_bus_data[10] => cpu_instruction_master_readdata~171.IN1
incoming_ext_ram_bus_data[10] => cpu_instruction_master_readdata~43.IN1
incoming_ext_ram_bus_data[11] => cpu_instruction_master_readdata~172.IN1
incoming_ext_ram_bus_data[11] => cpu_instruction_master_readdata~44.IN1
incoming_ext_ram_bus_data[12] => cpu_instruction_master_readdata~173.IN1
incoming_ext_ram_bus_data[12] => cpu_instruction_master_readdata~45.IN1
incoming_ext_ram_bus_data[13] => cpu_instruction_master_readdata~174.IN1
incoming_ext_ram_bus_data[13] => cpu_instruction_master_readdata~46.IN1
incoming_ext_ram_bus_data[14] => cpu_instruction_master_readdata~175.IN1
incoming_ext_ram_bus_data[14] => cpu_instruction_master_readdata~47.IN1
incoming_ext_ram_bus_data[15] => cpu_instruction_master_readdata~176.IN1
incoming_ext_ram_bus_data[15] => cpu_instruction_master_readdata~48.IN1
incoming_ext_ram_bus_data[16] => cpu_instruction_master_readdata~177.IN1
incoming_ext_ram_bus_data[16] => cpu_instruction_master_readdata~49.IN1
incoming_ext_ram_bus_data[17] => cpu_instruction_master_readdata~178.IN1
incoming_ext_ram_bus_data[17] => cpu_instruction_master_readdata~50.IN1
incoming_ext_ram_bus_data[18] => cpu_instruction_master_readdata~179.IN1
incoming_ext_ram_bus_data[18] => cpu_instruction_master_readdata~51.IN1
incoming_ext_ram_bus_data[19] => cpu_instruction_master_readdata~180.IN1
incoming_ext_ram_bus_data[19] => cpu_instruction_master_readdata~52.IN1
incoming_ext_ram_bus_data[20] => cpu_instruction_master_readdata~181.IN1
incoming_ext_ram_bus_data[20] => cpu_instruction_master_readdata~53.IN1
incoming_ext_ram_bus_data[21] => cpu_instruction_master_readdata~182.IN1
incoming_ext_ram_bus_data[21] => cpu_instruction_master_readdata~54.IN1
incoming_ext_ram_bus_data[22] => cpu_instruction_master_readdata~183.IN1
incoming_ext_ram_bus_data[22] => cpu_instruction_master_readdata~55.IN1
incoming_ext_ram_bus_data[23] => cpu_instruction_master_readdata~184.IN1
incoming_ext_ram_bus_data[23] => cpu_instruction_master_readdata~56.IN1
incoming_ext_ram_bus_data[24] => cpu_instruction_master_readdata~185.IN1
incoming_ext_ram_bus_data[24] => cpu_instruction_master_readdata~57.IN1
incoming_ext_ram_bus_data[25] => cpu_instruction_master_readdata~186.IN1
incoming_ext_ram_bus_data[25] => cpu_instruction_master_readdata~58.IN1
incoming_ext_ram_bus_data[26] => cpu_instruction_master_readdata~187.IN1
incoming_ext_ram_bus_data[26] => cpu_instruction_master_readdata~59.IN1
incoming_ext_ram_bus_data[27] => cpu_instruction_master_readdata~188.IN1
incoming_ext_ram_bus_data[27] => cpu_instruction_master_readdata~60.IN1
incoming_ext_ram_bus_data[28] => cpu_instruction_master_readdata~189.IN1
incoming_ext_ram_bus_data[28] => cpu_instruction_master_readdata~61.IN1
incoming_ext_ram_bus_data[29] => cpu_instruction_master_readdata~190.IN1
incoming_ext_ram_bus_data[29] => cpu_instruction_master_readdata~62.IN1
incoming_ext_ram_bus_data[30] => cpu_instruction_master_readdata~191.IN1
incoming_ext_ram_bus_data[30] => cpu_instruction_master_readdata~63.IN1
incoming_ext_ram_bus_data[31] => cpu_instruction_master_readdata~192.IN1
incoming_ext_ram_bus_data[31] => cpu_instruction_master_readdata~64.IN1
lan91c111_s1_wait_counter_eq_0 => r_1~6.IN1
lan91c111_s1_wait_counter_eq_1 => ~NO_FANOUT~
onchip_ram_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~225.IN1
onchip_ram_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~226.IN1
onchip_ram_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~227.IN1
onchip_ram_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~228.IN1
onchip_ram_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~229.IN1
onchip_ram_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~230.IN1
onchip_ram_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~231.IN1
onchip_ram_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~232.IN1
onchip_ram_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~233.IN1
onchip_ram_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~234.IN1
onchip_ram_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~235.IN1
onchip_ram_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~236.IN1
onchip_ram_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~237.IN1
onchip_ram_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~238.IN1
onchip_ram_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~239.IN1
onchip_ram_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~240.IN1
onchip_ram_s1_readdata_from_sa[16] => cpu_instruction_master_readdata~241.IN1
onchip_ram_s1_readdata_from_sa[17] => cpu_instruction_master_readdata~242.IN1
onchip_ram_s1_readdata_from_sa[18] => cpu_instruction_master_readdata~243.IN1
onchip_ram_s1_readdata_from_sa[19] => cpu_instruction_master_readdata~244.IN1
onchip_ram_s1_readdata_from_sa[20] => cpu_instruction_master_readdata~245.IN1
onchip_ram_s1_readdata_from_sa[21] => cpu_instruction_master_readdata~246.IN1
onchip_ram_s1_readdata_from_sa[22] => cpu_instruction_master_readdata~247.IN1
onchip_ram_s1_readdata_from_sa[23] => cpu_instruction_master_readdata~248.IN1
onchip_ram_s1_readdata_from_sa[24] => cpu_instruction_master_readdata~249.IN1
onchip_ram_s1_readdata_from_sa[25] => cpu_instruction_master_readdata~250.IN1
onchip_ram_s1_readdata_from_sa[26] => cpu_instruction_master_readdata~251.IN1
onchip_ram_s1_readdata_from_sa[27] => cpu_instruction_master_readdata~252.IN1
onchip_ram_s1_readdata_from_sa[28] => cpu_instruction_master_readdata~253.IN1
onchip_ram_s1_readdata_from_sa[29] => cpu_instruction_master_readdata~254.IN1
onchip_ram_s1_readdata_from_sa[30] => cpu_instruction_master_readdata~255.IN1
onchip_ram_s1_readdata_from_sa[31] => cpu_instruction_master_readdata~256.IN1
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[1].ACLR
reset_n => internal_cpu_instruction_master_latency_counter[1].ACLR
reset_n => internal_cpu_instruction_master_latency_counter[0].ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
sdram_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~289.IN1
sdram_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~290.IN1
sdram_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~291.IN1
sdram_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~292.IN1
sdram_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~293.IN1
sdram_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~294.IN1
sdram_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~295.IN1
sdram_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~296.IN1
sdram_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~297.IN1
sdram_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~298.IN1
sdram_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~299.IN1
sdram_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~300.IN1
sdram_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~301.IN1
sdram_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~302.IN1
sdram_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~303.IN1
sdram_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~304.IN1
sdram_s1_readdata_from_sa[16] => cpu_instruction_master_readdata~305.IN1
sdram_s1_readdata_from_sa[17] => cpu_instruction_master_readdata~306.IN1
sdram_s1_readdata_from_sa[18] => cpu_instruction_master_readdata~307.IN1
sdram_s1_readdata_from_sa[19] => cpu_instruction_master_readdata~308.IN1
sdram_s1_readdata_from_sa[20] => cpu_instruction_master_readdata~309.IN1
sdram_s1_readdata_from_sa[21] => cpu_instruction_master_readdata~310.IN1
sdram_s1_readdata_from_sa[22] => cpu_instruction_master_readdata~311.IN1
sdram_s1_readdata_from_sa[23] => cpu_instruction_master_readdata~312.IN1
sdram_s1_readdata_from_sa[24] => cpu_instruction_master_readdata~313.IN1
sdram_s1_readdata_from_sa[25] => cpu_instruction_master_readdata~314.IN1
sdram_s1_readdata_from_sa[26] => cpu_instruction_master_readdata~315.IN1
sdram_s1_readdata_from_sa[27] => cpu_instruction_master_readdata~316.IN1
sdram_s1_readdata_from_sa[28] => cpu_instruction_master_readdata~317.IN1
sdram_s1_readdata_from_sa[29] => cpu_instruction_master_readdata~318.IN1
sdram_s1_readdata_from_sa[30] => cpu_instruction_master_readdata~319.IN1
sdram_s1_readdata_from_sa[31] => cpu_instruction_master_readdata~320.IN1
sdram_s1_waitrequest_from_sa => r_2~11.IN1
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[25] <= cpu_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[0] <= internal_cpu_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= internal_cpu_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[0] <= internal_cpu_instruction_master_latency_counter[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[1] <= internal_cpu_instruction_master_latency_counter[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~321.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~322.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~323.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~324.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~325.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~326.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~327.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~328.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~329.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~330.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~331.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~332.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~333.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~334.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~335.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~336.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~337.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~338.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~339.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~340.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~341.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~342.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~343.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~344.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~345.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~346.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~347.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~348.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~349.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~350.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~351.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~352.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu
clk => cpu_mult_cell:the_cpu_mult_cell.clk
clk => cpu_register_bank_b_module:cpu_register_bank_b.clock
clk => cpu_register_bank_a_module:cpu_register_bank_a.clock
clk => cpu_ic_tag_module:cpu_ic_tag.clock
clk => cpu_ic_data_module:cpu_ic_data.wrclock
clk => cpu_ic_data_module:cpu_ic_data.rdclock
clk => D_inst_ram_hit.CLK
clk => D_issue.CLK
clk => D_kill.CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => F_pc[23].CLK
clk => F_pc[22].CLK
clk => F_pc[21].CLK
clk => F_pc[20].CLK
clk => F_pc[19].CLK
clk => F_pc[18].CLK
clk => F_pc[17].CLK
clk => F_pc[16].CLK
clk => F_pc[15].CLK
clk => F_pc[14].CLK
clk => F_pc[13].CLK
clk => F_pc[12].CLK
clk => F_pc[11].CLK
clk => F_pc[10].CLK
clk => F_pc[9].CLK
clk => F_pc[8].CLK
clk => F_pc[7].CLK
clk => F_pc[6].CLK
clk => F_pc[5].CLK
clk => F_pc[4].CLK
clk => F_pc[3].CLK
clk => F_pc[2].CLK
clk => F_pc[1].CLK
clk => F_pc[0].CLK
clk => reset_d1.CLK
clk => ic_tag_clr_valid_bits.CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[0].CLK
clk => D_ic_fill_starting_d1.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => ic_fill_active.CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_tag[13].CLK
clk => ic_fill_tag[12].CLK
clk => ic_fill_tag[11].CLK
clk => ic_fill_tag[10].CLK
clk => ic_fill_tag[9].CLK
clk => ic_fill_tag[8].CLK
clk => ic_fill_tag[7].CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[0].CLK
clk => i_readdata_d1[31].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdatavalid_d1.CLK
clk => internal_i_read.CLK
clk => E_pcb[25].CLK
clk => E_pcb[24].CLK
clk => E_pcb[23].CLK
clk => E_pcb[22].CLK
clk => E_pcb[21].CLK
clk => E_pcb[20].CLK
clk => E_pcb[19].CLK
clk => E_pcb[18].CLK
clk => E_pcb[17].CLK
clk => E_pcb[16].CLK
clk => E_pcb[15].CLK
clk => E_pcb[14].CLK
clk => E_pcb[13].CLK
clk => E_pcb[12].CLK
clk => E_pcb[11].CLK
clk => E_pcb[10].CLK
clk => E_pcb[9].CLK
clk => E_pcb[8].CLK
clk => E_pcb[7].CLK
clk => E_pcb[6].CLK
clk => E_pcb[5].CLK
clk => E_pcb[4].CLK
clk => E_pcb[3].CLK
clk => E_pcb[2].CLK
clk => E_pcb[1].CLK
clk => E_pcb[0].CLK
clk => M_pcb[25].CLK
clk => M_pcb[24].CLK
clk => M_pcb[23].CLK
clk => M_pcb[22].CLK
clk => M_pcb[21].CLK
clk => M_pcb[20].CLK
clk => M_pcb[19].CLK
clk => M_pcb[18].CLK
clk => M_pcb[17].CLK
clk => M_pcb[16].CLK
clk => M_pcb[15].CLK
clk => M_pcb[14].CLK
clk => M_pcb[13].CLK
clk => M_pcb[12].CLK
clk => M_pcb[11].CLK
clk => M_pcb[10].CLK
clk => M_pcb[9].CLK
clk => M_pcb[8].CLK
clk => M_pcb[7].CLK
clk => M_pcb[6].CLK
clk => M_pcb[5].CLK
clk => M_pcb[4].CLK
clk => M_pcb[3].CLK
clk => M_pcb[2].CLK
clk => M_pcb[1].CLK
clk => M_pcb[0].CLK
clk => W_pcb[25].CLK
clk => W_pcb[24].CLK
clk => W_pcb[23].CLK
clk => W_pcb[22].CLK
clk => W_pcb[21].CLK
clk => W_pcb[20].CLK
clk => W_pcb[19].CLK
clk => W_pcb[18].CLK
clk => W_pcb[17].CLK
clk => W_pcb[16].CLK
clk => W_pcb[15].CLK
clk => W_pcb[14].CLK
clk => W_pcb[13].CLK
clk => W_pcb[12].CLK
clk => W_pcb[11].CLK
clk => W_pcb[10].CLK
clk => W_pcb[9].CLK
clk => W_pcb[8].CLK
clk => W_pcb[7].CLK
clk => W_pcb[6].CLK
clk => W_pcb[5].CLK
clk => W_pcb[4].CLK
clk => W_pcb[3].CLK
clk => W_pcb[2].CLK
clk => W_pcb[1].CLK
clk => W_pcb[0].CLK
clk => D_iw[31].CLK
clk => D_iw[30].CLK
clk => D_iw[29].CLK
clk => D_iw[28].CLK
clk => D_iw[27].CLK
clk => D_iw[26].CLK
clk => D_iw[25].CLK
clk => D_iw[24].CLK
clk => D_iw[23].CLK
clk => D_iw[22].CLK
clk => D_iw[21].CLK
clk => D_iw[20].CLK
clk => D_iw[19].CLK
clk => D_iw[18].CLK
clk => D_iw[17].CLK
clk => D_iw[16].CLK
clk => D_iw[15].CLK
clk => D_iw[14].CLK
clk => D_iw[13].CLK
clk => D_iw[12].CLK
clk => D_iw[11].CLK
clk => D_iw[10].CLK
clk => D_iw[9].CLK
clk => D_iw[8].CLK
clk => D_iw[7].CLK
clk => D_iw[6].CLK
clk => D_iw[5].CLK
clk => D_iw[4].CLK
clk => D_iw[3].CLK
clk => D_iw[2].CLK
clk => D_iw[1].CLK
clk => D_iw[0].CLK
clk => D_pc[23].CLK
clk => D_pc[22].CLK
clk => D_pc[21].CLK
clk => D_pc[20].CLK
clk => D_pc[19].CLK
clk => D_pc[18].CLK
clk => D_pc[17].CLK
clk => D_pc[16].CLK
clk => D_pc[15].CLK
clk => D_pc[14].CLK
clk => D_pc[13].CLK
clk => D_pc[12].CLK
clk => D_pc[11].CLK
clk => D_pc[10].CLK
clk => D_pc[9].CLK
clk => D_pc[8].CLK
clk => D_pc[7].CLK
clk => D_pc[6].CLK
clk => D_pc[5].CLK
clk => D_pc[4].CLK
clk => D_pc[3].CLK
clk => D_pc[2].CLK
clk => D_pc[1].CLK
clk => D_pc[0].CLK
clk => D_pc_plus_one[23].CLK
clk => D_pc_plus_one[22].CLK
clk => D_pc_plus_one[21].CLK
clk => D_pc_plus_one[20].CLK
clk => D_pc_plus_one[19].CLK
clk => D_pc_plus_one[18].CLK
clk => D_pc_plus_one[17].CLK
clk => D_pc_plus_one[16].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[0].CLK
clk => E_valid_from_D.CLK
clk => E_iw[31].CLK
clk => E_iw[30].CLK
clk => E_iw[29].CLK
clk => E_iw[28].CLK
clk => E_iw[27].CLK
clk => E_iw[26].CLK
clk => E_iw[25].CLK
clk => E_iw[24].CLK
clk => E_iw[23].CLK
clk => E_iw[22].CLK
clk => E_iw[21].CLK
clk => E_iw[20].CLK
clk => E_iw[19].CLK
clk => E_iw[18].CLK
clk => E_iw[17].CLK
clk => E_iw[16].CLK
clk => E_iw[15].CLK
clk => E_iw[14].CLK
clk => E_iw[13].CLK
clk => E_iw[12].CLK
clk => E_iw[11].CLK
clk => E_iw[10].CLK
clk => E_iw[9].CLK
clk => E_iw[8].CLK
clk => E_iw[7].CLK
clk => E_iw[6].CLK
clk => E_iw[5].CLK
clk => E_iw[4].CLK
clk => E_iw[3].CLK
clk => E_iw[2].CLK
clk => E_iw[1].CLK
clk => E_iw[0].CLK
clk => E_dst_regnum[4].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[0].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_extra_pc[23].CLK
clk => E_extra_pc[22].CLK
clk => E_extra_pc[21].CLK
clk => E_extra_pc[20].CLK
clk => E_extra_pc[19].CLK
clk => E_extra_pc[18].CLK
clk => E_extra_pc[17].CLK
clk => E_extra_pc[16].CLK
clk => E_extra_pc[15].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[0].CLK
clk => E_pc[23].CLK
clk => E_pc[22].CLK
clk => E_pc[21].CLK
clk => E_pc[20].CLK
clk => E_pc[19].CLK
clk => E_pc[18].CLK
clk => E_pc[17].CLK
clk => E_pc[16].CLK
clk => E_pc[15].CLK
clk => E_pc[14].CLK
clk => E_pc[13].CLK
clk => E_pc[12].CLK
clk => E_pc[11].CLK
clk => E_pc[10].CLK
clk => E_pc[9].CLK
clk => E_pc[8].CLK
clk => E_pc[7].CLK
clk => E_pc[6].CLK
clk => E_pc[5].CLK
clk => E_pc[4].CLK
clk => E_pc[3].CLK
clk => E_pc[2].CLK
clk => E_pc[1].CLK
clk => E_pc[0].CLK
clk => M_valid_from_E.CLK
clk => M_iw[31].CLK
clk => M_iw[30].CLK
clk => M_iw[29].CLK
clk => M_iw[28].CLK
clk => M_iw[27].CLK
clk => M_iw[26].CLK
clk => M_iw[25].CLK
clk => M_iw[24].CLK
clk => M_iw[23].CLK
clk => M_iw[22].CLK
clk => M_iw[21].CLK
clk => M_iw[20].CLK
clk => M_iw[19].CLK
clk => M_iw[18].CLK
clk => M_iw[17].CLK
clk => M_iw[16].CLK
clk => M_iw[15].CLK
clk => M_iw[14].CLK
clk => M_iw[13].CLK
clk => M_iw[12].CLK
clk => M_iw[11].CLK
clk => M_iw[10].CLK
clk => M_iw[9].CLK
clk => M_iw[8].CLK
clk => M_iw[7].CLK
clk => M_iw[6].CLK
clk => M_iw[5].CLK
clk => M_iw[4].CLK
clk => M_iw[3].CLK
clk => M_iw[2].CLK
clk => M_iw[1].CLK
clk => M_iw[0].CLK
clk => M_mem_byte_en[3].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[0].CLK
clk => M_alu_result[31].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[0].CLK
clk => M_st_data[31].CLK
clk => M_st_data[30].CLK
clk => M_st_data[29].CLK
clk => M_st_data[28].CLK
clk => M_st_data[27].CLK
clk => M_st_data[26].CLK
clk => M_st_data[25].CLK
clk => M_st_data[24].CLK
clk => M_st_data[23].CLK
clk => M_st_data[22].CLK
clk => M_st_data[21].CLK
clk => M_st_data[20].CLK
clk => M_st_data[19].CLK
clk => M_st_data[18].CLK
clk => M_st_data[17].CLK
clk => M_st_data[16].CLK
clk => M_st_data[15].CLK
clk => M_st_data[14].CLK
clk => M_st_data[13].CLK
clk => M_st_data[12].CLK
clk => M_st_data[11].CLK
clk => M_st_data[10].CLK
clk => M_st_data[9].CLK
clk => M_st_data[8].CLK
clk => M_st_data[7].CLK
clk => M_st_data[6].CLK
clk => M_st_data[5].CLK
clk => M_st_data[4].CLK
clk => M_st_data[3].CLK
clk => M_st_data[2].CLK
clk => M_st_data[1].CLK
clk => M_st_data[0].CLK
clk => M_dst_regnum[4].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[0].CLK
clk => M_cmp_result.CLK
clk => M_wr_dst_reg.CLK
clk => M_pipe_flush.CLK
clk => M_pipe_flush_waddr[23].CLK
clk => M_pipe_flush_waddr[22].CLK
clk => M_pipe_flush_waddr[21].CLK
clk => M_pipe_flush_waddr[20].CLK
clk => M_pipe_flush_waddr[19].CLK
clk => M_pipe_flush_waddr[18].CLK
clk => M_pipe_flush_waddr[17].CLK
clk => M_pipe_flush_waddr[16].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[0].CLK
clk => av_ld_data_aligned_or_div[31].CLK
clk => av_ld_data_aligned_or_div[30].CLK
clk => av_ld_data_aligned_or_div[29].CLK
clk => av_ld_data_aligned_or_div[28].CLK
clk => av_ld_data_aligned_or_div[27].CLK
clk => av_ld_data_aligned_or_div[26].CLK
clk => av_ld_data_aligned_or_div[25].CLK
clk => av_ld_data_aligned_or_div[24].CLK
clk => av_ld_data_aligned_or_div[23].CLK
clk => av_ld_data_aligned_or_div[22].CLK
clk => av_ld_data_aligned_or_div[21].CLK
clk => av_ld_data_aligned_or_div[20].CLK
clk => av_ld_data_aligned_or_div[19].CLK
clk => av_ld_data_aligned_or_div[18].CLK
clk => av_ld_data_aligned_or_div[17].CLK
clk => av_ld_data_aligned_or_div[16].CLK
clk => av_ld_data_aligned_or_div[15].CLK
clk => av_ld_data_aligned_or_div[14].CLK
clk => av_ld_data_aligned_or_div[13].CLK
clk => av_ld_data_aligned_or_div[12].CLK
clk => av_ld_data_aligned_or_div[11].CLK
clk => av_ld_data_aligned_or_div[10].CLK
clk => av_ld_data_aligned_or_div[9].CLK
clk => av_ld_data_aligned_or_div[8].CLK
clk => av_ld_data_aligned_or_div[7].CLK
clk => av_ld_data_aligned_or_div[6].CLK
clk => av_ld_data_aligned_or_div[5].CLK
clk => av_ld_data_aligned_or_div[4].CLK
clk => av_ld_data_aligned_or_div[3].CLK
clk => av_ld_data_aligned_or_div[2].CLK
clk => av_ld_data_aligned_or_div[1].CLK
clk => av_ld_data_aligned_or_div[0].CLK
clk => av_ld_or_div_done.CLK
clk => W_wr_data[31].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[0].CLK
clk => W_wr_dst_reg.CLK
clk => W_dst_regnum[4].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[0].CLK
clk => W_iw[31].CLK
clk => W_iw[30].CLK
clk => W_iw[29].CLK
clk => W_iw[28].CLK
clk => W_iw[27].CLK
clk => W_iw[26].CLK
clk => W_iw[25].CLK
clk => W_iw[24].CLK
clk => W_iw[23].CLK
clk => W_iw[22].CLK
clk => W_iw[21].CLK
clk => W_iw[20].CLK
clk => W_iw[19].CLK
clk => W_iw[18].CLK
clk => W_iw[17].CLK
clk => W_iw[16].CLK
clk => W_iw[15].CLK
clk => W_iw[14].CLK
clk => W_iw[13].CLK
clk => W_iw[12].CLK
clk => W_iw[11].CLK
clk => W_iw[10].CLK
clk => W_iw[9].CLK
clk => W_iw[8].CLK
clk => W_iw[7].CLK
clk => W_iw[6].CLK
clk => W_iw[5].CLK
clk => W_iw[4].CLK
clk => W_iw[3].CLK
clk => W_iw[2].CLK
clk => W_iw[1].CLK
clk => W_iw[0].CLK
clk => W_valid.CLK
clk => E_src1_hazard_M.CLK
clk => E_src2_hazard_M.CLK
clk => E_src1_prelim[31].CLK
clk => E_src1_prelim[30].CLK
clk => E_src1_prelim[29].CLK
clk => E_src1_prelim[28].CLK
clk => E_src1_prelim[27].CLK
clk => E_src1_prelim[26].CLK
clk => E_src1_prelim[25].CLK
clk => E_src1_prelim[24].CLK
clk => E_src1_prelim[23].CLK
clk => E_src1_prelim[22].CLK
clk => E_src1_prelim[21].CLK
clk => E_src1_prelim[20].CLK
clk => E_src1_prelim[19].CLK
clk => E_src1_prelim[18].CLK
clk => E_src1_prelim[17].CLK
clk => E_src1_prelim[16].CLK
clk => E_src1_prelim[15].CLK
clk => E_src1_prelim[14].CLK
clk => E_src1_prelim[13].CLK
clk => E_src1_prelim[12].CLK
clk => E_src1_prelim[11].CLK
clk => E_src1_prelim[10].CLK
clk => E_src1_prelim[9].CLK
clk => E_src1_prelim[8].CLK
clk => E_src1_prelim[7].CLK
clk => E_src1_prelim[6].CLK
clk => E_src1_prelim[5].CLK
clk => E_src1_prelim[4].CLK
clk => E_src1_prelim[3].CLK
clk => E_src1_prelim[2].CLK
clk => E_src1_prelim[1].CLK
clk => E_src1_prelim[0].CLK
clk => E_src2_prelim[31].CLK
clk => E_src2_prelim[30].CLK
clk => E_src2_prelim[29].CLK
clk => E_src2_prelim[28].CLK
clk => E_src2_prelim[27].CLK
clk => E_src2_prelim[26].CLK
clk => E_src2_prelim[25].CLK
clk => E_src2_prelim[24].CLK
clk => E_src2_prelim[23].CLK
clk => E_src2_prelim[22].CLK
clk => E_src2_prelim[21].CLK
clk => E_src2_prelim[20].CLK
clk => E_src2_prelim[19].CLK
clk => E_src2_prelim[18].CLK
clk => E_src2_prelim[17].CLK
clk => E_src2_prelim[16].CLK
clk => E_src2_prelim[15].CLK
clk => E_src2_prelim[14].CLK
clk => E_src2_prelim[13].CLK
clk => E_src2_prelim[12].CLK
clk => E_src2_prelim[11].CLK
clk => E_src2_prelim[10].CLK
clk => E_src2_prelim[9].CLK
clk => E_src2_prelim[8].CLK
clk => E_src2_prelim[7].CLK
clk => E_src2_prelim[6].CLK
clk => E_src2_prelim[5].CLK
clk => E_src2_prelim[4].CLK
clk => E_src2_prelim[3].CLK
clk => E_src2_prelim[2].CLK
clk => E_src2_prelim[1].CLK
clk => E_src2_prelim[0].CLK
clk => E_src2_imm[31].CLK
clk => E_src2_imm[30].CLK
clk => E_src2_imm[29].CLK
clk => E_src2_imm[28].CLK
clk => E_src2_imm[27].CLK
clk => E_src2_imm[26].CLK
clk => E_src2_imm[25].CLK
clk => E_src2_imm[24].CLK
clk => E_src2_imm[23].CLK
clk => E_src2_imm[22].CLK
clk => E_src2_imm[21].CLK
clk => E_src2_imm[20].CLK
clk => E_src2_imm[19].CLK
clk => E_src2_imm[18].CLK
clk => E_src2_imm[17].CLK
clk => E_src2_imm[16].CLK
clk => E_src2_imm[15].CLK
clk => E_src2_imm[14].CLK
clk => E_src2_imm[13].CLK
clk => E_src2_imm[12].CLK
clk => E_src2_imm[11].CLK
clk => E_src2_imm[10].CLK
clk => E_src2_imm[9].CLK
clk => E_src2_imm[8].CLK
clk => E_src2_imm[7].CLK
clk => E_src2_imm[6].CLK
clk => E_src2_imm[5].CLK
clk => E_src2_imm[4].CLK
clk => E_src2_imm[3].CLK
clk => E_src2_imm[2].CLK
clk => E_src2_imm[1].CLK
clk => E_src2_imm[0].CLK
clk => E_logic_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_compare_op[0].CLK
clk => M_status_reg_pie.CLK
clk => M_estatus_reg_pie.CLK
clk => M_bstatus_reg_pie.CLK
clk => M_ienable_reg_irq0.CLK
clk => M_ienable_reg_irq1.CLK
clk => M_ienable_reg_irq2.CLK
clk => M_ienable_reg_irq3.CLK
clk => M_ienable_reg_irq4.CLK
clk => M_ienable_reg_irq6.CLK
clk => M_ipending_reg_irq0.CLK
clk => M_ipending_reg_irq1.CLK
clk => M_ipending_reg_irq2.CLK
clk => M_ipending_reg_irq3.CLK
clk => M_ipending_reg_irq4.CLK
clk => M_ipending_reg_irq6.CLK
clk => E_control_reg_rddata[31].CLK
clk => E_control_reg_rddata[30].CLK
clk => E_control_reg_rddata[29].CLK
clk => E_control_reg_rddata[28].CLK
clk => E_control_reg_rddata[27].CLK
clk => E_control_reg_rddata[26].CLK
clk => E_control_reg_rddata[25].CLK
clk => E_control_reg_rddata[24].CLK
clk => E_control_reg_rddata[23].CLK
clk => E_control_reg_rddata[22].CLK
clk => E_control_reg_rddata[21].CLK
clk => E_control_reg_rddata[20].CLK
clk => E_control_reg_rddata[19].CLK
clk => E_control_reg_rddata[18].CLK
clk => E_control_reg_rddata[17].CLK
clk => E_control_reg_rddata[16].CLK
clk => E_control_reg_rddata[15].CLK
clk => E_control_reg_rddata[14].CLK
clk => E_control_reg_rddata[13].CLK
clk => E_control_reg_rddata[12].CLK
clk => E_control_reg_rddata[11].CLK
clk => E_control_reg_rddata[10].CLK
clk => E_control_reg_rddata[9].CLK
clk => E_control_reg_rddata[8].CLK
clk => E_control_reg_rddata[7].CLK
clk => E_control_reg_rddata[6].CLK
clk => E_control_reg_rddata[5].CLK
clk => E_control_reg_rddata[4].CLK
clk => E_control_reg_rddata[3].CLK
clk => E_control_reg_rddata[2].CLK
clk => E_control_reg_rddata[1].CLK
clk => E_control_reg_rddata[0].CLK
clk => hbreak_enabled.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => internal_d_write.CLK
clk => internal_d_read.CLK
clk => d_readdata_d1[31].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[0].CLK
clk => av_ld_aligning_data.CLK
clk => M_shift_rot_by_zero.CLK
clk => M_mul_shift_rot_result[31].CLK
clk => M_mul_shift_rot_result[30].CLK
clk => M_mul_shift_rot_result[29].CLK
clk => M_mul_shift_rot_result[28].CLK
clk => M_mul_shift_rot_result[27].CLK
clk => M_mul_shift_rot_result[26].CLK
clk => M_mul_shift_rot_result[25].CLK
clk => M_mul_shift_rot_result[24].CLK
clk => M_mul_shift_rot_result[23].CLK
clk => M_mul_shift_rot_result[22].CLK
clk => M_mul_shift_rot_result[21].CLK
clk => M_mul_shift_rot_result[20].CLK
clk => M_mul_shift_rot_result[19].CLK
clk => M_mul_shift_rot_result[18].CLK
clk => M_mul_shift_rot_result[17].CLK
clk => M_mul_shift_rot_result[16].CLK
clk => M_mul_shift_rot_result[15].CLK
clk => M_mul_shift_rot_result[14].CLK
clk => M_mul_shift_rot_result[13].CLK
clk => M_mul_shift_rot_result[12].CLK
clk => M_mul_shift_rot_result[11].CLK
clk => M_mul_shift_rot_result[10].CLK
clk => M_mul_shift_rot_result[9].CLK
clk => M_mul_shift_rot_result[8].CLK
clk => M_mul_shift_rot_result[7].CLK
clk => M_mul_shift_rot_result[6].CLK
clk => M_mul_shift_rot_result[5].CLK
clk => M_mul_shift_rot_result[4].CLK
clk => M_mul_shift_rot_result[3].CLK
clk => M_mul_shift_rot_result[2].CLK
clk => M_mul_shift_rot_result[1].CLK
clk => M_mul_shift_rot_result[0].CLK
clk => M_mul_shift_rot_stall.CLK
clk => M_valid_mul_shift_rot_entered_M.CLK
clk => M_ctrl_invalidate_i.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => E_ctrl_jmp_direct.CLK
clk => E_ctrl_mulx.CLK
clk => M_ctrl_mulx.CLK
clk => E_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_break.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_crst.CLK
clk => M_ctrl_crst.CLK
clk => W_ctrl_crst.CLK
clk => E_ctrl_retaddr.CLK
clk => E_ctrl_shift_right.CLK
clk => M_ctrl_shift_right.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_rot.CLK
clk => E_ctrl_rot.CLK
clk => M_ctrl_rot.CLK
clk => E_ctrl_logic.CLK
clk => E_ctrl_cmp.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_alu_subtract.CLK
clk => E_ctrl_alu_signed_comparison.CLK
clk => E_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => E_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld_non_io.CLK
clk => M_ctrl_ld_non_io.CLK
clk => E_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => E_ctrl_src2_choose_imm.CLK
clk => E_ctrl_wrctl_inst.CLK
clk => E_ctrl_rdctl_inst.CLK
clk => E_ctrl_mul_shift_src1_signed.CLK
clk => E_ctrl_mul_shift_src2_signed.CLK
clk => E_ctrl_mul_shift_rot.CLK
clk => M_ctrl_mul_shift_rot.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => cpu_test_bench:the_cpu_test_bench.clk
d_irq[0] => M_ipending_reg_irq0_nxt~0.IN1
d_irq[1] => M_ipending_reg_irq1_nxt~0.IN1
d_irq[2] => M_ipending_reg_irq2_nxt~0.IN1
d_irq[3] => M_ipending_reg_irq3_nxt~0.IN1
d_irq[4] => M_ipending_reg_irq4_nxt~0.IN1
d_irq[5] => ~NO_FANOUT~
d_irq[6] => M_ipending_reg_irq6_nxt~0.IN1
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => M_st_stall.IN1
d_waitrequest => d_read_nxt~0.IN1
d_waitrequest => av_ld_data_transfer.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_readdatavalid => cpu_test_bench:the_cpu_test_bench.i_readdatavalid
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => cpu_mult_cell:the_cpu_mult_cell.reset_n
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => M_ctrl_mul_shift_rot.ACLR
reset_n => E_ctrl_mul_shift_rot.ACLR
reset_n => E_ctrl_mul_shift_src2_signed.ACLR
reset_n => E_ctrl_mul_shift_src1_signed.ACLR
reset_n => E_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_wrctl_inst.ACLR
reset_n => E_ctrl_src2_choose_imm.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => E_ctrl_st.ACLR
reset_n => M_ctrl_ld_non_io.ACLR
reset_n => E_ctrl_ld_non_io.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld_signed.ACLR
reset_n => E_ctrl_alu_signed_comparison.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => E_ctrl_cmp.ACLR
reset_n => E_ctrl_logic.ACLR
reset_n => M_ctrl_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => M_ctrl_shift_right.ACLR
reset_n => E_ctrl_shift_right.ACLR
reset_n => E_ctrl_retaddr.ACLR
reset_n => W_ctrl_crst.ACLR
reset_n => M_ctrl_crst.ACLR
reset_n => E_ctrl_crst.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_mulx.ACLR
reset_n => E_ctrl_mulx.ACLR
reset_n => E_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => M_valid_mul_shift_rot_entered_M.ACLR
reset_n => M_mul_shift_rot_stall.ACLR
reset_n => M_mul_shift_rot_result[0].ACLR
reset_n => M_mul_shift_rot_result[1].ACLR
reset_n => M_mul_shift_rot_result[2].ACLR
reset_n => M_mul_shift_rot_result[3].ACLR
reset_n => M_mul_shift_rot_result[4].ACLR
reset_n => M_mul_shift_rot_result[5].ACLR
reset_n => M_mul_shift_rot_result[6].ACLR
reset_n => M_mul_shift_rot_result[7].ACLR
reset_n => M_mul_shift_rot_result[8].ACLR
reset_n => M_mul_shift_rot_result[9].ACLR
reset_n => M_mul_shift_rot_result[10].ACLR
reset_n => M_mul_shift_rot_result[11].ACLR
reset_n => M_mul_shift_rot_result[12].ACLR
reset_n => M_mul_shift_rot_result[13].ACLR
reset_n => M_mul_shift_rot_result[14].ACLR
reset_n => M_mul_shift_rot_result[15].ACLR
reset_n => M_mul_shift_rot_result[16].ACLR
reset_n => M_mul_shift_rot_result[17].ACLR
reset_n => M_mul_shift_rot_result[18].ACLR
reset_n => M_mul_shift_rot_result[19].ACLR
reset_n => M_mul_shift_rot_result[20].ACLR
reset_n => M_mul_shift_rot_result[21].ACLR
reset_n => M_mul_shift_rot_result[22].ACLR
reset_n => M_mul_shift_rot_result[23].ACLR
reset_n => M_mul_shift_rot_result[24].ACLR
reset_n => M_mul_shift_rot_result[25].ACLR
reset_n => M_mul_shift_rot_result[26].ACLR
reset_n => M_mul_shift_rot_result[27].ACLR
reset_n => M_mul_shift_rot_result[28].ACLR
reset_n => M_mul_shift_rot_result[29].ACLR
reset_n => M_mul_shift_rot_result[30].ACLR
reset_n => M_mul_shift_rot_result[31].ACLR
reset_n => M_shift_rot_by_zero.ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => hbreak_enabled.PRESET
reset_n => E_control_reg_rddata[0].ACLR
reset_n => E_control_reg_rddata[1].ACLR
reset_n => E_control_reg_rddata[2].ACLR
reset_n => E_control_reg_rddata[3].ACLR
reset_n => E_control_reg_rddata[4].ACLR
reset_n => E_control_reg_rddata[5].ACLR
reset_n => E_control_reg_rddata[6].ACLR
reset_n => E_control_reg_rddata[7].ACLR
reset_n => E_control_reg_rddata[8].ACLR
reset_n => E_control_reg_rddata[9].ACLR
reset_n => E_control_reg_rddata[10].ACLR
reset_n => E_control_reg_rddata[11].ACLR
reset_n => E_control_reg_rddata[12].ACLR
reset_n => E_control_reg_rddata[13].ACLR
reset_n => E_control_reg_rddata[14].ACLR
reset_n => E_control_reg_rddata[15].ACLR
reset_n => E_control_reg_rddata[16].ACLR
reset_n => E_control_reg_rddata[17].ACLR
reset_n => E_control_reg_rddata[18].ACLR
reset_n => E_control_reg_rddata[19].ACLR
reset_n => E_control_reg_rddata[20].ACLR
reset_n => E_control_reg_rddata[21].ACLR
reset_n => E_control_reg_rddata[22].ACLR
reset_n => E_control_reg_rddata[23].ACLR
reset_n => E_control_reg_rddata[24].ACLR
reset_n => E_control_reg_rddata[25].ACLR
reset_n => E_control_reg_rddata[26].ACLR
reset_n => E_control_reg_rddata[27].ACLR
reset_n => E_control_reg_rddata[28].ACLR
reset_n => E_control_reg_rddata[29].ACLR
reset_n => E_control_reg_rddata[30].ACLR
reset_n => E_control_reg_rddata[31].ACLR
reset_n => M_ipending_reg_irq6.ACLR
reset_n => M_ipending_reg_irq4.ACLR
reset_n => M_ipending_reg_irq3.ACLR
reset_n => M_ipending_reg_irq2.ACLR
reset_n => M_ipending_reg_irq1.ACLR
reset_n => M_ipending_reg_irq0.ACLR
reset_n => M_ienable_reg_irq6.ACLR
reset_n => M_ienable_reg_irq4.ACLR
reset_n => M_ienable_reg_irq3.ACLR
reset_n => M_ienable_reg_irq2.ACLR
reset_n => M_ienable_reg_irq1.ACLR
reset_n => M_ienable_reg_irq0.ACLR
reset_n => M_bstatus_reg_pie.ACLR
reset_n => M_estatus_reg_pie.ACLR
reset_n => M_status_reg_pie.ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_src2_imm[0].ACLR
reset_n => E_src2_imm[1].ACLR
reset_n => E_src2_imm[2].ACLR
reset_n => E_src2_imm[3].ACLR
reset_n => E_src2_imm[4].ACLR
reset_n => E_src2_imm[5].ACLR
reset_n => E_src2_imm[6].ACLR
reset_n => E_src2_imm[7].ACLR
reset_n => E_src2_imm[8].ACLR
reset_n => E_src2_imm[9].ACLR
reset_n => E_src2_imm[10].ACLR
reset_n => E_src2_imm[11].ACLR
reset_n => E_src2_imm[12].ACLR
reset_n => E_src2_imm[13].ACLR
reset_n => E_src2_imm[14].ACLR
reset_n => E_src2_imm[15].ACLR
reset_n => E_src2_imm[16].ACLR
reset_n => E_src2_imm[17].ACLR
reset_n => E_src2_imm[18].ACLR
reset_n => E_src2_imm[19].ACLR
reset_n => E_src2_imm[20].ACLR
reset_n => E_src2_imm[21].ACLR
reset_n => E_src2_imm[22].ACLR
reset_n => E_src2_imm[23].ACLR
reset_n => E_src2_imm[24].ACLR
reset_n => E_src2_imm[25].ACLR
reset_n => E_src2_imm[26].ACLR
reset_n => E_src2_imm[27].ACLR
reset_n => E_src2_imm[28].ACLR
reset_n => E_src2_imm[29].ACLR
reset_n => E_src2_imm[30].ACLR
reset_n => E_src2_imm[31].ACLR
reset_n => E_src2_prelim[0].ACLR
reset_n => E_src2_prelim[1].ACLR
reset_n => E_src2_prelim[2].ACLR
reset_n => E_src2_prelim[3].ACLR
reset_n => E_src2_prelim[4].ACLR
reset_n => E_src2_prelim[5].ACLR
reset_n => E_src2_prelim[6].ACLR
reset_n => E_src2_prelim[7].ACLR
reset_n => E_src2_prelim[8].ACLR
reset_n => E_src2_prelim[9].ACLR
reset_n => E_src2_prelim[10].ACLR
reset_n => E_src2_prelim[11].ACLR
reset_n => E_src2_prelim[12].ACLR
reset_n => E_src2_prelim[13].ACLR
reset_n => E_src2_prelim[14].ACLR
reset_n => E_src2_prelim[15].ACLR
reset_n => E_src2_prelim[16].ACLR
reset_n => E_src2_prelim[17].ACLR
reset_n => E_src2_prelim[18].ACLR
reset_n => E_src2_prelim[19].ACLR
reset_n => E_src2_prelim[20].ACLR
reset_n => E_src2_prelim[21].ACLR
reset_n => E_src2_prelim[22].ACLR
reset_n => E_src2_prelim[23].ACLR
reset_n => E_src2_prelim[24].ACLR
reset_n => E_src2_prelim[25].ACLR
reset_n => E_src2_prelim[26].ACLR
reset_n => E_src2_prelim[27].ACLR
reset_n => E_src2_prelim[28].ACLR
reset_n => E_src2_prelim[29].ACLR
reset_n => E_src2_prelim[30].ACLR
reset_n => E_src2_prelim[31].ACLR
reset_n => E_src1_prelim[0].ACLR
reset_n => E_src1_prelim[1].ACLR
reset_n => E_src1_prelim[2].ACLR
reset_n => E_src1_prelim[3].ACLR
reset_n => E_src1_prelim[4].ACLR
reset_n => E_src1_prelim[5].ACLR
reset_n => E_src1_prelim[6].ACLR
reset_n => E_src1_prelim[7].ACLR
reset_n => E_src1_prelim[8].ACLR
reset_n => E_src1_prelim[9].ACLR
reset_n => E_src1_prelim[10].ACLR
reset_n => E_src1_prelim[11].ACLR
reset_n => E_src1_prelim[12].ACLR
reset_n => E_src1_prelim[13].ACLR
reset_n => E_src1_prelim[14].ACLR
reset_n => E_src1_prelim[15].ACLR
reset_n => E_src1_prelim[16].ACLR
reset_n => E_src1_prelim[17].ACLR
reset_n => E_src1_prelim[18].ACLR
reset_n => E_src1_prelim[19].ACLR
reset_n => E_src1_prelim[20].ACLR
reset_n => E_src1_prelim[21].ACLR
reset_n => E_src1_prelim[22].ACLR
reset_n => E_src1_prelim[23].ACLR
reset_n => E_src1_prelim[24].ACLR
reset_n => E_src1_prelim[25].ACLR
reset_n => E_src1_prelim[26].ACLR
reset_n => E_src1_prelim[27].ACLR
reset_n => E_src1_prelim[28].ACLR
reset_n => E_src1_prelim[29].ACLR
reset_n => E_src1_prelim[30].ACLR
reset_n => E_src1_prelim[31].ACLR
reset_n => E_src2_hazard_M.ACLR
reset_n => E_src1_hazard_M.ACLR
reset_n => W_valid.ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => av_ld_or_div_done.ACLR
reset_n => av_ld_data_aligned_or_div[0].ACLR
reset_n => av_ld_data_aligned_or_div[1].ACLR
reset_n => av_ld_data_aligned_or_div[2].ACLR
reset_n => av_ld_data_aligned_or_div[3].ACLR
reset_n => av_ld_data_aligned_or_div[4].ACLR
reset_n => av_ld_data_aligned_or_div[5].ACLR
reset_n => av_ld_data_aligned_or_div[6].ACLR
reset_n => av_ld_data_aligned_or_div[7].ACLR
reset_n => av_ld_data_aligned_or_div[8].ACLR
reset_n => av_ld_data_aligned_or_div[9].ACLR
reset_n => av_ld_data_aligned_or_div[10].ACLR
reset_n => av_ld_data_aligned_or_div[11].ACLR
reset_n => av_ld_data_aligned_or_div[12].ACLR
reset_n => av_ld_data_aligned_or_div[13].ACLR
reset_n => av_ld_data_aligned_or_div[14].ACLR
reset_n => av_ld_data_aligned_or_div[15].ACLR
reset_n => av_ld_data_aligned_or_div[16].ACLR
reset_n => av_ld_data_aligned_or_div[17].ACLR
reset_n => av_ld_data_aligned_or_div[18].ACLR
reset_n => av_ld_data_aligned_or_div[19].ACLR
reset_n => av_ld_data_aligned_or_div[20].ACLR
reset_n => av_ld_data_aligned_or_div[21].ACLR
reset_n => av_ld_data_aligned_or_div[22].ACLR
reset_n => av_ld_data_aligned_or_div[23].ACLR
reset_n => av_ld_data_aligned_or_div[24].ACLR
reset_n => av_ld_data_aligned_or_div[25].ACLR
reset_n => av_ld_data_aligned_or_div[26].ACLR
reset_n => av_ld_data_aligned_or_div[27].ACLR
reset_n => av_ld_data_aligned_or_div[28].ACLR
reset_n => av_ld_data_aligned_or_div[29].ACLR
reset_n => av_ld_data_aligned_or_div[30].ACLR
reset_n => av_ld_data_aligned_or_div[31].ACLR
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].ACLR
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => M_pipe_flush_waddr[16].ACLR
reset_n => M_pipe_flush_waddr[17].ACLR
reset_n => M_pipe_flush_waddr[18].ACLR
reset_n => M_pipe_flush_waddr[19].ACLR
reset_n => M_pipe_flush_waddr[20].ACLR
reset_n => M_pipe_flush_waddr[21].ACLR
reset_n => M_pipe_flush_waddr[22].ACLR
reset_n => M_pipe_flush_waddr[23].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_wr_dst_reg.PRESET
reset_n => M_cmp_result.ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_valid_from_E.ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_pc[16].ACLR
reset_n => E_pc[17].ACLR
reset_n => E_pc[18].ACLR
reset_n => E_pc[19].ACLR
reset_n => E_pc[20].ACLR
reset_n => E_pc[21].ACLR
reset_n => E_pc[22].ACLR
reset_n => E_pc[23].ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_extra_pc[16].ACLR
reset_n => E_extra_pc[17].ACLR
reset_n => E_extra_pc[18].ACLR
reset_n => E_extra_pc[19].ACLR
reset_n => E_extra_pc[20].ACLR
reset_n => E_extra_pc[21].ACLR
reset_n => E_extra_pc[22].ACLR
reset_n => E_extra_pc[23].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => D_pc_plus_one[16].ACLR
reset_n => D_pc_plus_one[17].ACLR
reset_n => D_pc_plus_one[18].ACLR
reset_n => D_pc_plus_one[19].ACLR
reset_n => D_pc_plus_one[20].ACLR
reset_n => D_pc_plus_one[21].ACLR
reset_n => D_pc_plus_one[22].ACLR
reset_n => D_pc_plus_one[23].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc[16].ACLR
reset_n => D_pc[17].ACLR
reset_n => D_pc[18].ACLR
reset_n => D_pc[19].ACLR
reset_n => D_pc[20].ACLR
reset_n => D_pc[21].ACLR
reset_n => D_pc[22].ACLR
reset_n => D_pc[23].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => W_pcb[18].ACLR
reset_n => W_pcb[19].ACLR
reset_n => W_pcb[20].ACLR
reset_n => W_pcb[21].ACLR
reset_n => W_pcb[22].ACLR
reset_n => W_pcb[23].ACLR
reset_n => W_pcb[24].ACLR
reset_n => W_pcb[25].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => M_pcb[18].ACLR
reset_n => M_pcb[19].ACLR
reset_n => M_pcb[20].ACLR
reset_n => M_pcb[21].ACLR
reset_n => M_pcb[22].ACLR
reset_n => M_pcb[23].ACLR
reset_n => M_pcb[24].ACLR
reset_n => M_pcb[25].ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => E_pcb[18].ACLR
reset_n => E_pcb[19].ACLR
reset_n => E_pcb[20].ACLR
reset_n => E_pcb[21].ACLR
reset_n => E_pcb[22].ACLR
reset_n => E_pcb[23].ACLR
reset_n => E_pcb[24].ACLR
reset_n => E_pcb[25].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_active.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].ACLR
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => reset_d1.PRESET
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].ACLR
reset_n => F_pc[22].ACLR
reset_n => F_pc[23].ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => D_kill.ACLR
reset_n => D_issue.ACLR
reset_n => D_inst_ram_hit.ACLR
reset_n => internal_i_read.ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => ic_fill_tag[7].ACLR
reset_n => ic_fill_tag[8].ACLR
reset_n => ic_fill_tag[9].ACLR
reset_n => ic_fill_tag[10].ACLR
reset_n => ic_fill_tag[11].ACLR
reset_n => ic_fill_tag[12].ACLR
reset_n => ic_fill_tag[13].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => internal_d_write.ACLR
reset_n => internal_d_read.ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[0].ACLR
d_address[0] <= M_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= M_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= M_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= M_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= M_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= M_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= M_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= M_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= M_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= M_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= M_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= M_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= M_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= M_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= M_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= M_alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= M_alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= M_alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= M_alu_result[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= M_alu_result[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= M_alu_result[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= M_alu_result[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= M_alu_result[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= M_alu_result[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= M_alu_result[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= M_alu_result[25].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= M_mem_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= M_mem_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= M_mem_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= M_mem_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= ic_fill_ap_offset[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= ic_fill_ap_offset[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= ic_fill_ap_offset[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_tag[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_tag[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_tag[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_tag[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= ic_fill_tag[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= ic_fill_tag[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= ic_fill_tag[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= ic_fill_tag[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= ic_fill_tag[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= ic_fill_tag[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= ic_fill_tag[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= ic_fill_tag[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= ic_fill_tag[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= ic_fill_tag[13].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
E_src1[0] => E_src1_src2_fast_cmp~0.IN0
E_src1[1] => E_src1_src2_fast_cmp~1.IN0
E_src1[2] => E_src1_src2_fast_cmp~2.IN0
E_src1[3] => E_src1_src2_fast_cmp~3.IN0
E_src1[4] => E_src1_src2_fast_cmp~4.IN0
E_src1[5] => E_src1_src2_fast_cmp~5.IN0
E_src1[6] => E_src1_src2_fast_cmp~6.IN0
E_src1[7] => E_src1_src2_fast_cmp~7.IN0
E_src1[8] => E_src1_src2_fast_cmp~8.IN0
E_src1[9] => E_src1_src2_fast_cmp~9.IN0
E_src1[10] => E_src1_src2_fast_cmp~10.IN0
E_src1[11] => E_src1_src2_fast_cmp~11.IN0
E_src1[12] => E_src1_src2_fast_cmp~12.IN0
E_src1[13] => E_src1_src2_fast_cmp~13.IN0
E_src1[14] => E_src1_src2_fast_cmp~14.IN0
E_src1[15] => E_src1_src2_fast_cmp~15.IN0
E_src1[16] => E_src1_src2_fast_cmp~16.IN0
E_src1[17] => E_src1_src2_fast_cmp~17.IN0
E_src1[18] => E_src1_src2_fast_cmp~18.IN0
E_src1[19] => E_src1_src2_fast_cmp~19.IN0
E_src1[20] => E_src1_src2_fast_cmp~20.IN0
E_src1[21] => E_src1_src2_fast_cmp~21.IN0
E_src1[22] => E_src1_src2_fast_cmp~22.IN0
E_src1[23] => E_src1_src2_fast_cmp~23.IN0
E_src1[24] => E_src1_src2_fast_cmp~24.IN0
E_src1[25] => E_src1_src2_fast_cmp~25.IN0
E_src1[26] => E_src1_src2_fast_cmp~26.IN0
E_src1[27] => E_src1_src2_fast_cmp~27.IN0
E_src1[28] => E_src1_src2_fast_cmp~28.IN0
E_src1[29] => E_src1_src2_fast_cmp~29.IN0
E_src1[30] => E_src1_src2_fast_cmp~30.IN0
E_src1[31] => E_src1_src2_fast_cmp~31.IN0
E_src2[0] => E_src1_src2_fast_cmp~0.IN1
E_src2[1] => E_src1_src2_fast_cmp~1.IN1
E_src2[2] => E_src1_src2_fast_cmp~2.IN1
E_src2[3] => E_src1_src2_fast_cmp~3.IN1
E_src2[4] => E_src1_src2_fast_cmp~4.IN1
E_src2[5] => E_src1_src2_fast_cmp~5.IN1
E_src2[6] => E_src1_src2_fast_cmp~6.IN1
E_src2[7] => E_src1_src2_fast_cmp~7.IN1
E_src2[8] => E_src1_src2_fast_cmp~8.IN1
E_src2[9] => E_src1_src2_fast_cmp~9.IN1
E_src2[10] => E_src1_src2_fast_cmp~10.IN1
E_src2[11] => E_src1_src2_fast_cmp~11.IN1
E_src2[12] => E_src1_src2_fast_cmp~12.IN1
E_src2[13] => E_src1_src2_fast_cmp~13.IN1
E_src2[14] => E_src1_src2_fast_cmp~14.IN1
E_src2[15] => E_src1_src2_fast_cmp~15.IN1
E_src2[16] => E_src1_src2_fast_cmp~16.IN1
E_src2[17] => E_src1_src2_fast_cmp~17.IN1
E_src2[18] => E_src1_src2_fast_cmp~18.IN1
E_src2[19] => E_src1_src2_fast_cmp~19.IN1
E_src2[20] => E_src1_src2_fast_cmp~20.IN1
E_src2[21] => E_src1_src2_fast_cmp~21.IN1
E_src2[22] => E_src1_src2_fast_cmp~22.IN1
E_src2[23] => E_src1_src2_fast_cmp~23.IN1
E_src2[24] => E_src1_src2_fast_cmp~24.IN1
E_src2[25] => E_src1_src2_fast_cmp~25.IN1
E_src2[26] => E_src1_src2_fast_cmp~26.IN1
E_src2[27] => E_src1_src2_fast_cmp~27.IN1
E_src2[28] => E_src1_src2_fast_cmp~28.IN1
E_src2[29] => E_src1_src2_fast_cmp~29.IN1
E_src2[30] => E_src1_src2_fast_cmp~30.IN1
E_src2[31] => E_src1_src2_fast_cmp~31.IN1
E_valid => ~NO_FANOUT~
M_bstatus_reg[0] => ~NO_FANOUT~
M_bstatus_reg[1] => ~NO_FANOUT~
M_bstatus_reg[2] => ~NO_FANOUT~
M_bstatus_reg[3] => ~NO_FANOUT~
M_bstatus_reg[4] => ~NO_FANOUT~
M_bstatus_reg[5] => ~NO_FANOUT~
M_bstatus_reg[6] => ~NO_FANOUT~
M_bstatus_reg[7] => ~NO_FANOUT~
M_bstatus_reg[8] => ~NO_FANOUT~
M_bstatus_reg[9] => ~NO_FANOUT~
M_bstatus_reg[10] => ~NO_FANOUT~
M_bstatus_reg[11] => ~NO_FANOUT~
M_bstatus_reg[12] => ~NO_FANOUT~
M_bstatus_reg[13] => ~NO_FANOUT~
M_bstatus_reg[14] => ~NO_FANOUT~
M_bstatus_reg[15] => ~NO_FANOUT~
M_bstatus_reg[16] => ~NO_FANOUT~
M_bstatus_reg[17] => ~NO_FANOUT~
M_bstatus_reg[18] => ~NO_FANOUT~
M_bstatus_reg[19] => ~NO_FANOUT~
M_bstatus_reg[20] => ~NO_FANOUT~
M_bstatus_reg[21] => ~NO_FANOUT~
M_bstatus_reg[22] => ~NO_FANOUT~
M_bstatus_reg[23] => ~NO_FANOUT~
M_bstatus_reg[24] => ~NO_FANOUT~
M_bstatus_reg[25] => ~NO_FANOUT~
M_bstatus_reg[26] => ~NO_FANOUT~
M_bstatus_reg[27] => ~NO_FANOUT~
M_bstatus_reg[28] => ~NO_FANOUT~
M_bstatus_reg[29] => ~NO_FANOUT~
M_bstatus_reg[30] => ~NO_FANOUT~
M_bstatus_reg[31] => ~NO_FANOUT~
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_ctrl_ld_non_io => ~NO_FANOUT~
M_dst_regnum[0] => ~NO_FANOUT~
M_dst_regnum[1] => ~NO_FANOUT~
M_dst_regnum[2] => ~NO_FANOUT~
M_dst_regnum[3] => ~NO_FANOUT~
M_dst_regnum[4] => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_estatus_reg[0] => ~NO_FANOUT~
M_estatus_reg[1] => ~NO_FANOUT~
M_estatus_reg[2] => ~NO_FANOUT~
M_estatus_reg[3] => ~NO_FANOUT~
M_estatus_reg[4] => ~NO_FANOUT~
M_estatus_reg[5] => ~NO_FANOUT~
M_estatus_reg[6] => ~NO_FANOUT~
M_estatus_reg[7] => ~NO_FANOUT~
M_estatus_reg[8] => ~NO_FANOUT~
M_estatus_reg[9] => ~NO_FANOUT~
M_estatus_reg[10] => ~NO_FANOUT~
M_estatus_reg[11] => ~NO_FANOUT~
M_estatus_reg[12] => ~NO_FANOUT~
M_estatus_reg[13] => ~NO_FANOUT~
M_estatus_reg[14] => ~NO_FANOUT~
M_estatus_reg[15] => ~NO_FANOUT~
M_estatus_reg[16] => ~NO_FANOUT~
M_estatus_reg[17] => ~NO_FANOUT~
M_estatus_reg[18] => ~NO_FANOUT~
M_estatus_reg[19] => ~NO_FANOUT~
M_estatus_reg[20] => ~NO_FANOUT~
M_estatus_reg[21] => ~NO_FANOUT~
M_estatus_reg[22] => ~NO_FANOUT~
M_estatus_reg[23] => ~NO_FANOUT~
M_estatus_reg[24] => ~NO_FANOUT~
M_estatus_reg[25] => ~NO_FANOUT~
M_estatus_reg[26] => ~NO_FANOUT~
M_estatus_reg[27] => ~NO_FANOUT~
M_estatus_reg[28] => ~NO_FANOUT~
M_estatus_reg[29] => ~NO_FANOUT~
M_estatus_reg[30] => ~NO_FANOUT~
M_estatus_reg[31] => ~NO_FANOUT~
M_ienable_reg[0] => ~NO_FANOUT~
M_ienable_reg[1] => ~NO_FANOUT~
M_ienable_reg[2] => ~NO_FANOUT~
M_ienable_reg[3] => ~NO_FANOUT~
M_ienable_reg[4] => ~NO_FANOUT~
M_ienable_reg[5] => ~NO_FANOUT~
M_ienable_reg[6] => ~NO_FANOUT~
M_ienable_reg[7] => ~NO_FANOUT~
M_ienable_reg[8] => ~NO_FANOUT~
M_ienable_reg[9] => ~NO_FANOUT~
M_ienable_reg[10] => ~NO_FANOUT~
M_ienable_reg[11] => ~NO_FANOUT~
M_ienable_reg[12] => ~NO_FANOUT~
M_ienable_reg[13] => ~NO_FANOUT~
M_ienable_reg[14] => ~NO_FANOUT~
M_ienable_reg[15] => ~NO_FANOUT~
M_ienable_reg[16] => ~NO_FANOUT~
M_ienable_reg[17] => ~NO_FANOUT~
M_ienable_reg[18] => ~NO_FANOUT~
M_ienable_reg[19] => ~NO_FANOUT~
M_ienable_reg[20] => ~NO_FANOUT~
M_ienable_reg[21] => ~NO_FANOUT~
M_ienable_reg[22] => ~NO_FANOUT~
M_ienable_reg[23] => ~NO_FANOUT~
M_ienable_reg[24] => ~NO_FANOUT~
M_ienable_reg[25] => ~NO_FANOUT~
M_ienable_reg[26] => ~NO_FANOUT~
M_ienable_reg[27] => ~NO_FANOUT~
M_ienable_reg[28] => ~NO_FANOUT~
M_ienable_reg[29] => ~NO_FANOUT~
M_ienable_reg[30] => ~NO_FANOUT~
M_ienable_reg[31] => ~NO_FANOUT~
M_ipending_reg[0] => ~NO_FANOUT~
M_ipending_reg[1] => ~NO_FANOUT~
M_ipending_reg[2] => ~NO_FANOUT~
M_ipending_reg[3] => ~NO_FANOUT~
M_ipending_reg[4] => ~NO_FANOUT~
M_ipending_reg[5] => ~NO_FANOUT~
M_ipending_reg[6] => ~NO_FANOUT~
M_ipending_reg[7] => ~NO_FANOUT~
M_ipending_reg[8] => ~NO_FANOUT~
M_ipending_reg[9] => ~NO_FANOUT~
M_ipending_reg[10] => ~NO_FANOUT~
M_ipending_reg[11] => ~NO_FANOUT~
M_ipending_reg[12] => ~NO_FANOUT~
M_ipending_reg[13] => ~NO_FANOUT~
M_ipending_reg[14] => ~NO_FANOUT~
M_ipending_reg[15] => ~NO_FANOUT~
M_ipending_reg[16] => ~NO_FANOUT~
M_ipending_reg[17] => ~NO_FANOUT~
M_ipending_reg[18] => ~NO_FANOUT~
M_ipending_reg[19] => ~NO_FANOUT~
M_ipending_reg[20] => ~NO_FANOUT~
M_ipending_reg[21] => ~NO_FANOUT~
M_ipending_reg[22] => ~NO_FANOUT~
M_ipending_reg[23] => ~NO_FANOUT~
M_ipending_reg[24] => ~NO_FANOUT~
M_ipending_reg[25] => ~NO_FANOUT~
M_ipending_reg[26] => ~NO_FANOUT~
M_ipending_reg[27] => ~NO_FANOUT~
M_ipending_reg[28] => ~NO_FANOUT~
M_ipending_reg[29] => ~NO_FANOUT~
M_ipending_reg[30] => ~NO_FANOUT~
M_ipending_reg[31] => ~NO_FANOUT~
M_iw[0] => ~NO_FANOUT~
M_iw[1] => ~NO_FANOUT~
M_iw[2] => ~NO_FANOUT~
M_iw[3] => ~NO_FANOUT~
M_iw[4] => ~NO_FANOUT~
M_iw[5] => ~NO_FANOUT~
M_iw[6] => ~NO_FANOUT~
M_iw[7] => ~NO_FANOUT~
M_iw[8] => ~NO_FANOUT~
M_iw[9] => ~NO_FANOUT~
M_iw[10] => ~NO_FANOUT~
M_iw[11] => ~NO_FANOUT~
M_iw[12] => ~NO_FANOUT~
M_iw[13] => ~NO_FANOUT~
M_iw[14] => ~NO_FANOUT~
M_iw[15] => ~NO_FANOUT~
M_iw[16] => ~NO_FANOUT~
M_iw[17] => ~NO_FANOUT~
M_iw[18] => ~NO_FANOUT~
M_iw[19] => ~NO_FANOUT~
M_iw[20] => ~NO_FANOUT~
M_iw[21] => ~NO_FANOUT~
M_iw[22] => ~NO_FANOUT~
M_iw[23] => ~NO_FANOUT~
M_iw[24] => ~NO_FANOUT~
M_iw[25] => ~NO_FANOUT~
M_iw[26] => ~NO_FANOUT~
M_iw[27] => ~NO_FANOUT~
M_iw[28] => ~NO_FANOUT~
M_iw[29] => ~NO_FANOUT~
M_iw[30] => ~NO_FANOUT~
M_iw[31] => ~NO_FANOUT~
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_byte_en[0] => ~NO_FANOUT~
M_mem_byte_en[1] => ~NO_FANOUT~
M_mem_byte_en[2] => ~NO_FANOUT~
M_mem_byte_en[3] => ~NO_FANOUT~
M_op_hbreak => ~NO_FANOUT~
M_op_intr => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_pcb[18] => ~NO_FANOUT~
M_pcb[19] => ~NO_FANOUT~
M_pcb[20] => ~NO_FANOUT~
M_pcb[21] => ~NO_FANOUT~
M_pcb[22] => ~NO_FANOUT~
M_pcb[23] => ~NO_FANOUT~
M_pcb[24] => ~NO_FANOUT~
M_pcb[25] => ~NO_FANOUT~
M_st_data[0] => ~NO_FANOUT~
M_st_data[1] => ~NO_FANOUT~
M_st_data[2] => ~NO_FANOUT~
M_st_data[3] => ~NO_FANOUT~
M_st_data[4] => ~NO_FANOUT~
M_st_data[5] => ~NO_FANOUT~
M_st_data[6] => ~NO_FANOUT~
M_st_data[7] => ~NO_FANOUT~
M_st_data[8] => ~NO_FANOUT~
M_st_data[9] => ~NO_FANOUT~
M_st_data[10] => ~NO_FANOUT~
M_st_data[11] => ~NO_FANOUT~
M_st_data[12] => ~NO_FANOUT~
M_st_data[13] => ~NO_FANOUT~
M_st_data[14] => ~NO_FANOUT~
M_st_data[15] => ~NO_FANOUT~
M_st_data[16] => ~NO_FANOUT~
M_st_data[17] => ~NO_FANOUT~
M_st_data[18] => ~NO_FANOUT~
M_st_data[19] => ~NO_FANOUT~
M_st_data[20] => ~NO_FANOUT~
M_st_data[21] => ~NO_FANOUT~
M_st_data[22] => ~NO_FANOUT~
M_st_data[23] => ~NO_FANOUT~
M_st_data[24] => ~NO_FANOUT~
M_st_data[25] => ~NO_FANOUT~
M_st_data[26] => ~NO_FANOUT~
M_st_data[27] => ~NO_FANOUT~
M_st_data[28] => ~NO_FANOUT~
M_st_data[29] => ~NO_FANOUT~
M_st_data[30] => ~NO_FANOUT~
M_st_data[31] => ~NO_FANOUT~
M_status_reg[0] => ~NO_FANOUT~
M_status_reg[1] => ~NO_FANOUT~
M_status_reg[2] => ~NO_FANOUT~
M_status_reg[3] => ~NO_FANOUT~
M_status_reg[4] => ~NO_FANOUT~
M_status_reg[5] => ~NO_FANOUT~
M_status_reg[6] => ~NO_FANOUT~
M_status_reg[7] => ~NO_FANOUT~
M_status_reg[8] => ~NO_FANOUT~
M_status_reg[9] => ~NO_FANOUT~
M_status_reg[10] => ~NO_FANOUT~
M_status_reg[11] => ~NO_FANOUT~
M_status_reg[12] => ~NO_FANOUT~
M_status_reg[13] => ~NO_FANOUT~
M_status_reg[14] => ~NO_FANOUT~
M_status_reg[15] => ~NO_FANOUT~
M_status_reg[16] => ~NO_FANOUT~
M_status_reg[17] => ~NO_FANOUT~
M_status_reg[18] => ~NO_FANOUT~
M_status_reg[19] => ~NO_FANOUT~
M_status_reg[20] => ~NO_FANOUT~
M_status_reg[21] => ~NO_FANOUT~
M_status_reg[22] => ~NO_FANOUT~
M_status_reg[23] => ~NO_FANOUT~
M_status_reg[24] => ~NO_FANOUT~
M_status_reg[25] => ~NO_FANOUT~
M_status_reg[26] => ~NO_FANOUT~
M_status_reg[27] => ~NO_FANOUT~
M_status_reg[28] => ~NO_FANOUT~
M_status_reg[29] => ~NO_FANOUT~
M_status_reg[30] => ~NO_FANOUT~
M_status_reg[31] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_unfiltered[0] => M_wr_data_filtered[0].DATAIN
M_wr_data_unfiltered[1] => M_wr_data_filtered[1].DATAIN
M_wr_data_unfiltered[2] => M_wr_data_filtered[2].DATAIN
M_wr_data_unfiltered[3] => M_wr_data_filtered[3].DATAIN
M_wr_data_unfiltered[4] => M_wr_data_filtered[4].DATAIN
M_wr_data_unfiltered[5] => M_wr_data_filtered[5].DATAIN
M_wr_data_unfiltered[6] => M_wr_data_filtered[6].DATAIN
M_wr_data_unfiltered[7] => M_wr_data_filtered[7].DATAIN
M_wr_data_unfiltered[8] => M_wr_data_filtered[8].DATAIN
M_wr_data_unfiltered[9] => M_wr_data_filtered[9].DATAIN
M_wr_data_unfiltered[10] => M_wr_data_filtered[10].DATAIN
M_wr_data_unfiltered[11] => M_wr_data_filtered[11].DATAIN
M_wr_data_unfiltered[12] => M_wr_data_filtered[12].DATAIN
M_wr_data_unfiltered[13] => M_wr_data_filtered[13].DATAIN
M_wr_data_unfiltered[14] => M_wr_data_filtered[14].DATAIN
M_wr_data_unfiltered[15] => M_wr_data_filtered[15].DATAIN
M_wr_data_unfiltered[16] => M_wr_data_filtered[16].DATAIN
M_wr_data_unfiltered[17] => M_wr_data_filtered[17].DATAIN
M_wr_data_unfiltered[18] => M_wr_data_filtered[18].DATAIN
M_wr_data_unfiltered[19] => M_wr_data_filtered[19].DATAIN
M_wr_data_unfiltered[20] => M_wr_data_filtered[20].DATAIN
M_wr_data_unfiltered[21] => M_wr_data_filtered[21].DATAIN
M_wr_data_unfiltered[22] => M_wr_data_filtered[22].DATAIN
M_wr_data_unfiltered[23] => M_wr_data_filtered[23].DATAIN
M_wr_data_unfiltered[24] => M_wr_data_filtered[24].DATAIN
M_wr_data_unfiltered[25] => M_wr_data_filtered[25].DATAIN
M_wr_data_unfiltered[26] => M_wr_data_filtered[26].DATAIN
M_wr_data_unfiltered[27] => M_wr_data_filtered[27].DATAIN
M_wr_data_unfiltered[28] => M_wr_data_filtered[28].DATAIN
M_wr_data_unfiltered[29] => M_wr_data_filtered[29].DATAIN
M_wr_data_unfiltered[30] => M_wr_data_filtered[30].DATAIN
M_wr_data_unfiltered[31] => M_wr_data_filtered[31].DATAIN
M_wr_dst_reg => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
E_src1_eq_src2 <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[0] <= M_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[1] <= M_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[2] <= M_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[3] <= M_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[4] <= M_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[5] <= M_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[6] <= M_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[7] <= M_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[8] <= M_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[9] <= M_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[10] <= M_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[11] <= M_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[12] <= M_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[13] <= M_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[14] <= M_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[15] <= M_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[16] <= M_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[17] <= M_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[18] <= M_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[19] <= M_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[20] <= M_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[21] <= M_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[22] <= M_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[23] <= M_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[24] <= M_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[25] <= M_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[26] <= M_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[27] <= M_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[28] <= M_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[29] <= M_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[30] <= M_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[31] <= M_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rdclken => altsyncram:the_altsyncram.clocken1
rdclock => altsyncram:the_altsyncram.clock1
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wrclock => altsyncram:the_altsyncram.clock0
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_nnb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nnb1:auto_generated.data_a[0]
data_a[1] => altsyncram_nnb1:auto_generated.data_a[1]
data_a[2] => altsyncram_nnb1:auto_generated.data_a[2]
data_a[3] => altsyncram_nnb1:auto_generated.data_a[3]
data_a[4] => altsyncram_nnb1:auto_generated.data_a[4]
data_a[5] => altsyncram_nnb1:auto_generated.data_a[5]
data_a[6] => altsyncram_nnb1:auto_generated.data_a[6]
data_a[7] => altsyncram_nnb1:auto_generated.data_a[7]
data_a[8] => altsyncram_nnb1:auto_generated.data_a[8]
data_a[9] => altsyncram_nnb1:auto_generated.data_a[9]
data_a[10] => altsyncram_nnb1:auto_generated.data_a[10]
data_a[11] => altsyncram_nnb1:auto_generated.data_a[11]
data_a[12] => altsyncram_nnb1:auto_generated.data_a[12]
data_a[13] => altsyncram_nnb1:auto_generated.data_a[13]
data_a[14] => altsyncram_nnb1:auto_generated.data_a[14]
data_a[15] => altsyncram_nnb1:auto_generated.data_a[15]
data_a[16] => altsyncram_nnb1:auto_generated.data_a[16]
data_a[17] => altsyncram_nnb1:auto_generated.data_a[17]
data_a[18] => altsyncram_nnb1:auto_generated.data_a[18]
data_a[19] => altsyncram_nnb1:auto_generated.data_a[19]
data_a[20] => altsyncram_nnb1:auto_generated.data_a[20]
data_a[21] => altsyncram_nnb1:auto_generated.data_a[21]
data_a[22] => altsyncram_nnb1:auto_generated.data_a[22]
data_a[23] => altsyncram_nnb1:auto_generated.data_a[23]
data_a[24] => altsyncram_nnb1:auto_generated.data_a[24]
data_a[25] => altsyncram_nnb1:auto_generated.data_a[25]
data_a[26] => altsyncram_nnb1:auto_generated.data_a[26]
data_a[27] => altsyncram_nnb1:auto_generated.data_a[27]
data_a[28] => altsyncram_nnb1:auto_generated.data_a[28]
data_a[29] => altsyncram_nnb1:auto_generated.data_a[29]
data_a[30] => altsyncram_nnb1:auto_generated.data_a[30]
data_a[31] => altsyncram_nnb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_nnb1:auto_generated.address_a[0]
address_a[1] => altsyncram_nnb1:auto_generated.address_a[1]
address_a[2] => altsyncram_nnb1:auto_generated.address_a[2]
address_a[3] => altsyncram_nnb1:auto_generated.address_a[3]
address_a[4] => altsyncram_nnb1:auto_generated.address_a[4]
address_a[5] => altsyncram_nnb1:auto_generated.address_a[5]
address_a[6] => altsyncram_nnb1:auto_generated.address_a[6]
address_a[7] => altsyncram_nnb1:auto_generated.address_a[7]
address_a[8] => altsyncram_nnb1:auto_generated.address_a[8]
address_a[9] => altsyncram_nnb1:auto_generated.address_a[9]
address_b[0] => altsyncram_nnb1:auto_generated.address_b[0]
address_b[1] => altsyncram_nnb1:auto_generated.address_b[1]
address_b[2] => altsyncram_nnb1:auto_generated.address_b[2]
address_b[3] => altsyncram_nnb1:auto_generated.address_b[3]
address_b[4] => altsyncram_nnb1:auto_generated.address_b[4]
address_b[5] => altsyncram_nnb1:auto_generated.address_b[5]
address_b[6] => altsyncram_nnb1:auto_generated.address_b[6]
address_b[7] => altsyncram_nnb1:auto_generated.address_b[7]
address_b[8] => altsyncram_nnb1:auto_generated.address_b[8]
address_b[9] => altsyncram_nnb1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nnb1:auto_generated.clock0
clock1 => altsyncram_nnb1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_nnb1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_nnb1:auto_generated.q_b[0]
q_b[1] <= altsyncram_nnb1:auto_generated.q_b[1]
q_b[2] <= altsyncram_nnb1:auto_generated.q_b[2]
q_b[3] <= altsyncram_nnb1:auto_generated.q_b[3]
q_b[4] <= altsyncram_nnb1:auto_generated.q_b[4]
q_b[5] <= altsyncram_nnb1:auto_generated.q_b[5]
q_b[6] <= altsyncram_nnb1:auto_generated.q_b[6]
q_b[7] <= altsyncram_nnb1:auto_generated.q_b[7]
q_b[8] <= altsyncram_nnb1:auto_generated.q_b[8]
q_b[9] <= altsyncram_nnb1:auto_generated.q_b[9]
q_b[10] <= altsyncram_nnb1:auto_generated.q_b[10]
q_b[11] <= altsyncram_nnb1:auto_generated.q_b[11]
q_b[12] <= altsyncram_nnb1:auto_generated.q_b[12]
q_b[13] <= altsyncram_nnb1:auto_generated.q_b[13]
q_b[14] <= altsyncram_nnb1:auto_generated.q_b[14]
q_b[15] <= altsyncram_nnb1:auto_generated.q_b[15]
q_b[16] <= altsyncram_nnb1:auto_generated.q_b[16]
q_b[17] <= altsyncram_nnb1:auto_generated.q_b[17]
q_b[18] <= altsyncram_nnb1:auto_generated.q_b[18]
q_b[19] <= altsyncram_nnb1:auto_generated.q_b[19]
q_b[20] <= altsyncram_nnb1:auto_generated.q_b[20]
q_b[21] <= altsyncram_nnb1:auto_generated.q_b[21]
q_b[22] <= altsyncram_nnb1:auto_generated.q_b[22]
q_b[23] <= altsyncram_nnb1:auto_generated.q_b[23]
q_b[24] <= altsyncram_nnb1:auto_generated.q_b[24]
q_b[25] <= altsyncram_nnb1:auto_generated.q_b[25]
q_b[26] <= altsyncram_nnb1:auto_generated.q_b[26]
q_b[27] <= altsyncram_nnb1:auto_generated.q_b[27]
q_b[28] <= altsyncram_nnb1:auto_generated.q_b[28]
q_b[29] <= altsyncram_nnb1:auto_generated.q_b[29]
q_b[30] <= altsyncram_nnb1:auto_generated.q_b[30]
q_b[31] <= altsyncram_nnb1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_nnb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_bqf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_bqf1:auto_generated.rden_b
data_a[0] => altsyncram_bqf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bqf1:auto_generated.data_a[1]
data_a[2] => altsyncram_bqf1:auto_generated.data_a[2]
data_a[3] => altsyncram_bqf1:auto_generated.data_a[3]
data_a[4] => altsyncram_bqf1:auto_generated.data_a[4]
data_a[5] => altsyncram_bqf1:auto_generated.data_a[5]
data_a[6] => altsyncram_bqf1:auto_generated.data_a[6]
data_a[7] => altsyncram_bqf1:auto_generated.data_a[7]
data_a[8] => altsyncram_bqf1:auto_generated.data_a[8]
data_a[9] => altsyncram_bqf1:auto_generated.data_a[9]
data_a[10] => altsyncram_bqf1:auto_generated.data_a[10]
data_a[11] => altsyncram_bqf1:auto_generated.data_a[11]
data_a[12] => altsyncram_bqf1:auto_generated.data_a[12]
data_a[13] => altsyncram_bqf1:auto_generated.data_a[13]
data_a[14] => altsyncram_bqf1:auto_generated.data_a[14]
data_a[15] => altsyncram_bqf1:auto_generated.data_a[15]
data_a[16] => altsyncram_bqf1:auto_generated.data_a[16]
data_a[17] => altsyncram_bqf1:auto_generated.data_a[17]
data_a[18] => altsyncram_bqf1:auto_generated.data_a[18]
data_a[19] => altsyncram_bqf1:auto_generated.data_a[19]
data_a[20] => altsyncram_bqf1:auto_generated.data_a[20]
data_a[21] => altsyncram_bqf1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_bqf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bqf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bqf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bqf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bqf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bqf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bqf1:auto_generated.address_a[6]
address_b[0] => altsyncram_bqf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bqf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bqf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bqf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bqf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bqf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bqf1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bqf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_bqf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bqf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bqf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bqf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bqf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bqf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bqf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bqf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bqf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bqf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bqf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bqf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bqf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bqf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bqf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bqf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bqf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bqf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bqf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_bqf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_bqf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_bqf1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bqf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_egf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_egf1:auto_generated.rden_b
data_a[0] => altsyncram_egf1:auto_generated.data_a[0]
data_a[1] => altsyncram_egf1:auto_generated.data_a[1]
data_a[2] => altsyncram_egf1:auto_generated.data_a[2]
data_a[3] => altsyncram_egf1:auto_generated.data_a[3]
data_a[4] => altsyncram_egf1:auto_generated.data_a[4]
data_a[5] => altsyncram_egf1:auto_generated.data_a[5]
data_a[6] => altsyncram_egf1:auto_generated.data_a[6]
data_a[7] => altsyncram_egf1:auto_generated.data_a[7]
data_a[8] => altsyncram_egf1:auto_generated.data_a[8]
data_a[9] => altsyncram_egf1:auto_generated.data_a[9]
data_a[10] => altsyncram_egf1:auto_generated.data_a[10]
data_a[11] => altsyncram_egf1:auto_generated.data_a[11]
data_a[12] => altsyncram_egf1:auto_generated.data_a[12]
data_a[13] => altsyncram_egf1:auto_generated.data_a[13]
data_a[14] => altsyncram_egf1:auto_generated.data_a[14]
data_a[15] => altsyncram_egf1:auto_generated.data_a[15]
data_a[16] => altsyncram_egf1:auto_generated.data_a[16]
data_a[17] => altsyncram_egf1:auto_generated.data_a[17]
data_a[18] => altsyncram_egf1:auto_generated.data_a[18]
data_a[19] => altsyncram_egf1:auto_generated.data_a[19]
data_a[20] => altsyncram_egf1:auto_generated.data_a[20]
data_a[21] => altsyncram_egf1:auto_generated.data_a[21]
data_a[22] => altsyncram_egf1:auto_generated.data_a[22]
data_a[23] => altsyncram_egf1:auto_generated.data_a[23]
data_a[24] => altsyncram_egf1:auto_generated.data_a[24]
data_a[25] => altsyncram_egf1:auto_generated.data_a[25]
data_a[26] => altsyncram_egf1:auto_generated.data_a[26]
data_a[27] => altsyncram_egf1:auto_generated.data_a[27]
data_a[28] => altsyncram_egf1:auto_generated.data_a[28]
data_a[29] => altsyncram_egf1:auto_generated.data_a[29]
data_a[30] => altsyncram_egf1:auto_generated.data_a[30]
data_a[31] => altsyncram_egf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_egf1:auto_generated.address_a[0]
address_a[1] => altsyncram_egf1:auto_generated.address_a[1]
address_a[2] => altsyncram_egf1:auto_generated.address_a[2]
address_a[3] => altsyncram_egf1:auto_generated.address_a[3]
address_a[4] => altsyncram_egf1:auto_generated.address_a[4]
address_b[0] => altsyncram_egf1:auto_generated.address_b[0]
address_b[1] => altsyncram_egf1:auto_generated.address_b[1]
address_b[2] => altsyncram_egf1:auto_generated.address_b[2]
address_b[3] => altsyncram_egf1:auto_generated.address_b[3]
address_b[4] => altsyncram_egf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_egf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_egf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_egf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_egf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_egf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_egf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_egf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_egf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_egf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_egf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_egf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_egf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_egf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_egf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_egf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_egf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_egf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_egf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_egf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_egf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_egf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_egf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_egf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_egf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_egf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_egf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_egf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_egf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_egf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_egf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_egf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_egf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_egf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_egf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_fgf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_fgf1:auto_generated.rden_b
data_a[0] => altsyncram_fgf1:auto_generated.data_a[0]
data_a[1] => altsyncram_fgf1:auto_generated.data_a[1]
data_a[2] => altsyncram_fgf1:auto_generated.data_a[2]
data_a[3] => altsyncram_fgf1:auto_generated.data_a[3]
data_a[4] => altsyncram_fgf1:auto_generated.data_a[4]
data_a[5] => altsyncram_fgf1:auto_generated.data_a[5]
data_a[6] => altsyncram_fgf1:auto_generated.data_a[6]
data_a[7] => altsyncram_fgf1:auto_generated.data_a[7]
data_a[8] => altsyncram_fgf1:auto_generated.data_a[8]
data_a[9] => altsyncram_fgf1:auto_generated.data_a[9]
data_a[10] => altsyncram_fgf1:auto_generated.data_a[10]
data_a[11] => altsyncram_fgf1:auto_generated.data_a[11]
data_a[12] => altsyncram_fgf1:auto_generated.data_a[12]
data_a[13] => altsyncram_fgf1:auto_generated.data_a[13]
data_a[14] => altsyncram_fgf1:auto_generated.data_a[14]
data_a[15] => altsyncram_fgf1:auto_generated.data_a[15]
data_a[16] => altsyncram_fgf1:auto_generated.data_a[16]
data_a[17] => altsyncram_fgf1:auto_generated.data_a[17]
data_a[18] => altsyncram_fgf1:auto_generated.data_a[18]
data_a[19] => altsyncram_fgf1:auto_generated.data_a[19]
data_a[20] => altsyncram_fgf1:auto_generated.data_a[20]
data_a[21] => altsyncram_fgf1:auto_generated.data_a[21]
data_a[22] => altsyncram_fgf1:auto_generated.data_a[22]
data_a[23] => altsyncram_fgf1:auto_generated.data_a[23]
data_a[24] => altsyncram_fgf1:auto_generated.data_a[24]
data_a[25] => altsyncram_fgf1:auto_generated.data_a[25]
data_a[26] => altsyncram_fgf1:auto_generated.data_a[26]
data_a[27] => altsyncram_fgf1:auto_generated.data_a[27]
data_a[28] => altsyncram_fgf1:auto_generated.data_a[28]
data_a[29] => altsyncram_fgf1:auto_generated.data_a[29]
data_a[30] => altsyncram_fgf1:auto_generated.data_a[30]
data_a[31] => altsyncram_fgf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_fgf1:auto_generated.address_a[0]
address_a[1] => altsyncram_fgf1:auto_generated.address_a[1]
address_a[2] => altsyncram_fgf1:auto_generated.address_a[2]
address_a[3] => altsyncram_fgf1:auto_generated.address_a[3]
address_a[4] => altsyncram_fgf1:auto_generated.address_a[4]
address_b[0] => altsyncram_fgf1:auto_generated.address_b[0]
address_b[1] => altsyncram_fgf1:auto_generated.address_b[1]
address_b[2] => altsyncram_fgf1:auto_generated.address_b[2]
address_b[3] => altsyncram_fgf1:auto_generated.address_b[3]
address_b[4] => altsyncram_fgf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fgf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_fgf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_fgf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_fgf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_fgf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_fgf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_fgf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_fgf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_fgf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_fgf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_fgf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_fgf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_fgf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_fgf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_fgf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_fgf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_fgf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_fgf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_fgf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_fgf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_fgf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_fgf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_fgf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_fgf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_fgf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_fgf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_fgf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_fgf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_fgf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_fgf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_fgf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_fgf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_fgf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fgf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
E_ctrl_mul_shift_src1_signed => altmult_add:the_altmult_add.signa
E_ctrl_mul_shift_src2_signed => altmult_add:the_altmult_add.signb
E_src1_mul_cell[0] => altmult_add:the_altmult_add.dataa[0]
E_src1_mul_cell[1] => altmult_add:the_altmult_add.dataa[1]
E_src1_mul_cell[2] => altmult_add:the_altmult_add.dataa[2]
E_src1_mul_cell[3] => altmult_add:the_altmult_add.dataa[3]
E_src1_mul_cell[4] => altmult_add:the_altmult_add.dataa[4]
E_src1_mul_cell[5] => altmult_add:the_altmult_add.dataa[5]
E_src1_mul_cell[6] => altmult_add:the_altmult_add.dataa[6]
E_src1_mul_cell[7] => altmult_add:the_altmult_add.dataa[7]
E_src1_mul_cell[8] => altmult_add:the_altmult_add.dataa[8]
E_src1_mul_cell[9] => altmult_add:the_altmult_add.dataa[9]
E_src1_mul_cell[10] => altmult_add:the_altmult_add.dataa[10]
E_src1_mul_cell[11] => altmult_add:the_altmult_add.dataa[11]
E_src1_mul_cell[12] => altmult_add:the_altmult_add.dataa[12]
E_src1_mul_cell[13] => altmult_add:the_altmult_add.dataa[13]
E_src1_mul_cell[14] => altmult_add:the_altmult_add.dataa[14]
E_src1_mul_cell[15] => altmult_add:the_altmult_add.dataa[15]
E_src1_mul_cell[16] => altmult_add:the_altmult_add.dataa[16]
E_src1_mul_cell[17] => altmult_add:the_altmult_add.dataa[17]
E_src1_mul_cell[18] => altmult_add:the_altmult_add.dataa[18]
E_src1_mul_cell[19] => altmult_add:the_altmult_add.dataa[19]
E_src1_mul_cell[20] => altmult_add:the_altmult_add.dataa[20]
E_src1_mul_cell[21] => altmult_add:the_altmult_add.dataa[21]
E_src1_mul_cell[22] => altmult_add:the_altmult_add.dataa[22]
E_src1_mul_cell[23] => altmult_add:the_altmult_add.dataa[23]
E_src1_mul_cell[24] => altmult_add:the_altmult_add.dataa[24]
E_src1_mul_cell[25] => altmult_add:the_altmult_add.dataa[25]
E_src1_mul_cell[26] => altmult_add:the_altmult_add.dataa[26]
E_src1_mul_cell[27] => altmult_add:the_altmult_add.dataa[27]
E_src1_mul_cell[28] => altmult_add:the_altmult_add.dataa[28]
E_src1_mul_cell[29] => altmult_add:the_altmult_add.dataa[29]
E_src1_mul_cell[30] => altmult_add:the_altmult_add.dataa[30]
E_src1_mul_cell[31] => altmult_add:the_altmult_add.dataa[31]
E_src2_mul_cell[0] => altmult_add:the_altmult_add.datab[0]
E_src2_mul_cell[1] => altmult_add:the_altmult_add.datab[1]
E_src2_mul_cell[2] => altmult_add:the_altmult_add.datab[2]
E_src2_mul_cell[3] => altmult_add:the_altmult_add.datab[3]
E_src2_mul_cell[4] => altmult_add:the_altmult_add.datab[4]
E_src2_mul_cell[5] => altmult_add:the_altmult_add.datab[5]
E_src2_mul_cell[6] => altmult_add:the_altmult_add.datab[6]
E_src2_mul_cell[7] => altmult_add:the_altmult_add.datab[7]
E_src2_mul_cell[8] => altmult_add:the_altmult_add.datab[8]
E_src2_mul_cell[9] => altmult_add:the_altmult_add.datab[9]
E_src2_mul_cell[10] => altmult_add:the_altmult_add.datab[10]
E_src2_mul_cell[11] => altmult_add:the_altmult_add.datab[11]
E_src2_mul_cell[12] => altmult_add:the_altmult_add.datab[12]
E_src2_mul_cell[13] => altmult_add:the_altmult_add.datab[13]
E_src2_mul_cell[14] => altmult_add:the_altmult_add.datab[14]
E_src2_mul_cell[15] => altmult_add:the_altmult_add.datab[15]
E_src2_mul_cell[16] => altmult_add:the_altmult_add.datab[16]
E_src2_mul_cell[17] => altmult_add:the_altmult_add.datab[17]
E_src2_mul_cell[18] => altmult_add:the_altmult_add.datab[18]
E_src2_mul_cell[19] => altmult_add:the_altmult_add.datab[19]
E_src2_mul_cell[20] => altmult_add:the_altmult_add.datab[20]
E_src2_mul_cell[21] => altmult_add:the_altmult_add.datab[21]
E_src2_mul_cell[22] => altmult_add:the_altmult_add.datab[22]
E_src2_mul_cell[23] => altmult_add:the_altmult_add.datab[23]
E_src2_mul_cell[24] => altmult_add:the_altmult_add.datab[24]
E_src2_mul_cell[25] => altmult_add:the_altmult_add.datab[25]
E_src2_mul_cell[26] => altmult_add:the_altmult_add.datab[26]
E_src2_mul_cell[27] => altmult_add:the_altmult_add.datab[27]
E_src2_mul_cell[28] => altmult_add:the_altmult_add.datab[28]
E_src2_mul_cell[29] => altmult_add:the_altmult_add.datab[29]
E_src2_mul_cell[30] => altmult_add:the_altmult_add.datab[30]
E_src2_mul_cell[31] => altmult_add:the_altmult_add.datab[31]
clk => altmult_add:the_altmult_add.clock1
clk => altmult_add:the_altmult_add.clock0
reset_n => altmult_add:the_altmult_add.aclr1
reset_n => altmult_add:the_altmult_add.aclr0
M_mul_cell_result[0] <= altmult_add:the_altmult_add.result[0]
M_mul_cell_result[1] <= altmult_add:the_altmult_add.result[1]
M_mul_cell_result[2] <= altmult_add:the_altmult_add.result[2]
M_mul_cell_result[3] <= altmult_add:the_altmult_add.result[3]
M_mul_cell_result[4] <= altmult_add:the_altmult_add.result[4]
M_mul_cell_result[5] <= altmult_add:the_altmult_add.result[5]
M_mul_cell_result[6] <= altmult_add:the_altmult_add.result[6]
M_mul_cell_result[7] <= altmult_add:the_altmult_add.result[7]
M_mul_cell_result[8] <= altmult_add:the_altmult_add.result[8]
M_mul_cell_result[9] <= altmult_add:the_altmult_add.result[9]
M_mul_cell_result[10] <= altmult_add:the_altmult_add.result[10]
M_mul_cell_result[11] <= altmult_add:the_altmult_add.result[11]
M_mul_cell_result[12] <= altmult_add:the_altmult_add.result[12]
M_mul_cell_result[13] <= altmult_add:the_altmult_add.result[13]
M_mul_cell_result[14] <= altmult_add:the_altmult_add.result[14]
M_mul_cell_result[15] <= altmult_add:the_altmult_add.result[15]
M_mul_cell_result[16] <= altmult_add:the_altmult_add.result[16]
M_mul_cell_result[17] <= altmult_add:the_altmult_add.result[17]
M_mul_cell_result[18] <= altmult_add:the_altmult_add.result[18]
M_mul_cell_result[19] <= altmult_add:the_altmult_add.result[19]
M_mul_cell_result[20] <= altmult_add:the_altmult_add.result[20]
M_mul_cell_result[21] <= altmult_add:the_altmult_add.result[21]
M_mul_cell_result[22] <= altmult_add:the_altmult_add.result[22]
M_mul_cell_result[23] <= altmult_add:the_altmult_add.result[23]
M_mul_cell_result[24] <= altmult_add:the_altmult_add.result[24]
M_mul_cell_result[25] <= altmult_add:the_altmult_add.result[25]
M_mul_cell_result[26] <= altmult_add:the_altmult_add.result[26]
M_mul_cell_result[27] <= altmult_add:the_altmult_add.result[27]
M_mul_cell_result[28] <= altmult_add:the_altmult_add.result[28]
M_mul_cell_result[29] <= altmult_add:the_altmult_add.result[29]
M_mul_cell_result[30] <= altmult_add:the_altmult_add.result[30]
M_mul_cell_result[31] <= altmult_add:the_altmult_add.result[31]
M_mul_cell_result[32] <= altmult_add:the_altmult_add.result[32]
M_mul_cell_result[33] <= altmult_add:the_altmult_add.result[33]
M_mul_cell_result[34] <= altmult_add:the_altmult_add.result[34]
M_mul_cell_result[35] <= altmult_add:the_altmult_add.result[35]
M_mul_cell_result[36] <= altmult_add:the_altmult_add.result[36]
M_mul_cell_result[37] <= altmult_add:the_altmult_add.result[37]
M_mul_cell_result[38] <= altmult_add:the_altmult_add.result[38]
M_mul_cell_result[39] <= altmult_add:the_altmult_add.result[39]
M_mul_cell_result[40] <= altmult_add:the_altmult_add.result[40]
M_mul_cell_result[41] <= altmult_add:the_altmult_add.result[41]
M_mul_cell_result[42] <= altmult_add:the_altmult_add.result[42]
M_mul_cell_result[43] <= altmult_add:the_altmult_add.result[43]
M_mul_cell_result[44] <= altmult_add:the_altmult_add.result[44]
M_mul_cell_result[45] <= altmult_add:the_altmult_add.result[45]
M_mul_cell_result[46] <= altmult_add:the_altmult_add.result[46]
M_mul_cell_result[47] <= altmult_add:the_altmult_add.result[47]
M_mul_cell_result[48] <= altmult_add:the_altmult_add.result[48]
M_mul_cell_result[49] <= altmult_add:the_altmult_add.result[49]
M_mul_cell_result[50] <= altmult_add:the_altmult_add.result[50]
M_mul_cell_result[51] <= altmult_add:the_altmult_add.result[51]
M_mul_cell_result[52] <= altmult_add:the_altmult_add.result[52]
M_mul_cell_result[53] <= altmult_add:the_altmult_add.result[53]
M_mul_cell_result[54] <= altmult_add:the_altmult_add.result[54]
M_mul_cell_result[55] <= altmult_add:the_altmult_add.result[55]
M_mul_cell_result[56] <= altmult_add:the_altmult_add.result[56]
M_mul_cell_result[57] <= altmult_add:the_altmult_add.result[57]
M_mul_cell_result[58] <= altmult_add:the_altmult_add.result[58]
M_mul_cell_result[59] <= altmult_add:the_altmult_add.result[59]
M_mul_cell_result[60] <= altmult_add:the_altmult_add.result[60]
M_mul_cell_result[61] <= altmult_add:the_altmult_add.result[61]
M_mul_cell_result[62] <= altmult_add:the_altmult_add.result[62]
M_mul_cell_result[63] <= altmult_add:the_altmult_add.result[63]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_1f72:auto_generated.aclr0
aclr1 => mult_add_1f72:auto_generated.aclr1
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1f72:auto_generated.clock0
clock1 => mult_add_1f72:auto_generated.clock1
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1f72:auto_generated.dataa[0]
dataa[1] => mult_add_1f72:auto_generated.dataa[1]
dataa[2] => mult_add_1f72:auto_generated.dataa[2]
dataa[3] => mult_add_1f72:auto_generated.dataa[3]
dataa[4] => mult_add_1f72:auto_generated.dataa[4]
dataa[5] => mult_add_1f72:auto_generated.dataa[5]
dataa[6] => mult_add_1f72:auto_generated.dataa[6]
dataa[7] => mult_add_1f72:auto_generated.dataa[7]
dataa[8] => mult_add_1f72:auto_generated.dataa[8]
dataa[9] => mult_add_1f72:auto_generated.dataa[9]
dataa[10] => mult_add_1f72:auto_generated.dataa[10]
dataa[11] => mult_add_1f72:auto_generated.dataa[11]
dataa[12] => mult_add_1f72:auto_generated.dataa[12]
dataa[13] => mult_add_1f72:auto_generated.dataa[13]
dataa[14] => mult_add_1f72:auto_generated.dataa[14]
dataa[15] => mult_add_1f72:auto_generated.dataa[15]
dataa[16] => mult_add_1f72:auto_generated.dataa[16]
dataa[17] => mult_add_1f72:auto_generated.dataa[17]
dataa[18] => mult_add_1f72:auto_generated.dataa[18]
dataa[19] => mult_add_1f72:auto_generated.dataa[19]
dataa[20] => mult_add_1f72:auto_generated.dataa[20]
dataa[21] => mult_add_1f72:auto_generated.dataa[21]
dataa[22] => mult_add_1f72:auto_generated.dataa[22]
dataa[23] => mult_add_1f72:auto_generated.dataa[23]
dataa[24] => mult_add_1f72:auto_generated.dataa[24]
dataa[25] => mult_add_1f72:auto_generated.dataa[25]
dataa[26] => mult_add_1f72:auto_generated.dataa[26]
dataa[27] => mult_add_1f72:auto_generated.dataa[27]
dataa[28] => mult_add_1f72:auto_generated.dataa[28]
dataa[29] => mult_add_1f72:auto_generated.dataa[29]
dataa[30] => mult_add_1f72:auto_generated.dataa[30]
dataa[31] => mult_add_1f72:auto_generated.dataa[31]
datab[0] => mult_add_1f72:auto_generated.datab[0]
datab[1] => mult_add_1f72:auto_generated.datab[1]
datab[2] => mult_add_1f72:auto_generated.datab[2]
datab[3] => mult_add_1f72:auto_generated.datab[3]
datab[4] => mult_add_1f72:auto_generated.datab[4]
datab[5] => mult_add_1f72:auto_generated.datab[5]
datab[6] => mult_add_1f72:auto_generated.datab[6]
datab[7] => mult_add_1f72:auto_generated.datab[7]
datab[8] => mult_add_1f72:auto_generated.datab[8]
datab[9] => mult_add_1f72:auto_generated.datab[9]
datab[10] => mult_add_1f72:auto_generated.datab[10]
datab[11] => mult_add_1f72:auto_generated.datab[11]
datab[12] => mult_add_1f72:auto_generated.datab[12]
datab[13] => mult_add_1f72:auto_generated.datab[13]
datab[14] => mult_add_1f72:auto_generated.datab[14]
datab[15] => mult_add_1f72:auto_generated.datab[15]
datab[16] => mult_add_1f72:auto_generated.datab[16]
datab[17] => mult_add_1f72:auto_generated.datab[17]
datab[18] => mult_add_1f72:auto_generated.datab[18]
datab[19] => mult_add_1f72:auto_generated.datab[19]
datab[20] => mult_add_1f72:auto_generated.datab[20]
datab[21] => mult_add_1f72:auto_generated.datab[21]
datab[22] => mult_add_1f72:auto_generated.datab[22]
datab[23] => mult_add_1f72:auto_generated.datab[23]
datab[24] => mult_add_1f72:auto_generated.datab[24]
datab[25] => mult_add_1f72:auto_generated.datab[25]
datab[26] => mult_add_1f72:auto_generated.datab[26]
datab[27] => mult_add_1f72:auto_generated.datab[27]
datab[28] => mult_add_1f72:auto_generated.datab[28]
datab[29] => mult_add_1f72:auto_generated.datab[29]
datab[30] => mult_add_1f72:auto_generated.datab[30]
datab[31] => mult_add_1f72:auto_generated.datab[31]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1f72:auto_generated.result[0]
result[1] <= mult_add_1f72:auto_generated.result[1]
result[2] <= mult_add_1f72:auto_generated.result[2]
result[3] <= mult_add_1f72:auto_generated.result[3]
result[4] <= mult_add_1f72:auto_generated.result[4]
result[5] <= mult_add_1f72:auto_generated.result[5]
result[6] <= mult_add_1f72:auto_generated.result[6]
result[7] <= mult_add_1f72:auto_generated.result[7]
result[8] <= mult_add_1f72:auto_generated.result[8]
result[9] <= mult_add_1f72:auto_generated.result[9]
result[10] <= mult_add_1f72:auto_generated.result[10]
result[11] <= mult_add_1f72:auto_generated.result[11]
result[12] <= mult_add_1f72:auto_generated.result[12]
result[13] <= mult_add_1f72:auto_generated.result[13]
result[14] <= mult_add_1f72:auto_generated.result[14]
result[15] <= mult_add_1f72:auto_generated.result[15]
result[16] <= mult_add_1f72:auto_generated.result[16]
result[17] <= mult_add_1f72:auto_generated.result[17]
result[18] <= mult_add_1f72:auto_generated.result[18]
result[19] <= mult_add_1f72:auto_generated.result[19]
result[20] <= mult_add_1f72:auto_generated.result[20]
result[21] <= mult_add_1f72:auto_generated.result[21]
result[22] <= mult_add_1f72:auto_generated.result[22]
result[23] <= mult_add_1f72:auto_generated.result[23]
result[24] <= mult_add_1f72:auto_generated.result[24]
result[25] <= mult_add_1f72:auto_generated.result[25]
result[26] <= mult_add_1f72:auto_generated.result[26]
result[27] <= mult_add_1f72:auto_generated.result[27]
result[28] <= mult_add_1f72:auto_generated.result[28]
result[29] <= mult_add_1f72:auto_generated.result[29]
result[30] <= mult_add_1f72:auto_generated.result[30]
result[31] <= mult_add_1f72:auto_generated.result[31]
result[32] <= mult_add_1f72:auto_generated.result[32]
result[33] <= mult_add_1f72:auto_generated.result[33]
result[34] <= mult_add_1f72:auto_generated.result[34]
result[35] <= mult_add_1f72:auto_generated.result[35]
result[36] <= mult_add_1f72:auto_generated.result[36]
result[37] <= mult_add_1f72:auto_generated.result[37]
result[38] <= mult_add_1f72:auto_generated.result[38]
result[39] <= mult_add_1f72:auto_generated.result[39]
result[40] <= mult_add_1f72:auto_generated.result[40]
result[41] <= mult_add_1f72:auto_generated.result[41]
result[42] <= mult_add_1f72:auto_generated.result[42]
result[43] <= mult_add_1f72:auto_generated.result[43]
result[44] <= mult_add_1f72:auto_generated.result[44]
result[45] <= mult_add_1f72:auto_generated.result[45]
result[46] <= mult_add_1f72:auto_generated.result[46]
result[47] <= mult_add_1f72:auto_generated.result[47]
result[48] <= mult_add_1f72:auto_generated.result[48]
result[49] <= mult_add_1f72:auto_generated.result[49]
result[50] <= mult_add_1f72:auto_generated.result[50]
result[51] <= mult_add_1f72:auto_generated.result[51]
result[52] <= mult_add_1f72:auto_generated.result[52]
result[53] <= mult_add_1f72:auto_generated.result[53]
result[54] <= mult_add_1f72:auto_generated.result[54]
result[55] <= mult_add_1f72:auto_generated.result[55]
result[56] <= mult_add_1f72:auto_generated.result[56]
result[57] <= mult_add_1f72:auto_generated.result[57]
result[58] <= mult_add_1f72:auto_generated.result[58]
result[59] <= mult_add_1f72:auto_generated.result[59]
result[60] <= mult_add_1f72:auto_generated.result[60]
result[61] <= mult_add_1f72:auto_generated.result[61]
result[62] <= mult_add_1f72:auto_generated.result[62]
result[63] <= mult_add_1f72:auto_generated.result[63]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scanina[16] => ~NO_FANOUT~
scanina[17] => ~NO_FANOUT~
scanina[18] => ~NO_FANOUT~
scanina[19] => ~NO_FANOUT~
scanina[20] => ~NO_FANOUT~
scanina[21] => ~NO_FANOUT~
scanina[22] => ~NO_FANOUT~
scanina[23] => ~NO_FANOUT~
scanina[24] => ~NO_FANOUT~
scanina[25] => ~NO_FANOUT~
scanina[26] => ~NO_FANOUT~
scanina[27] => ~NO_FANOUT~
scanina[28] => ~NO_FANOUT~
scanina[29] => ~NO_FANOUT~
scanina[30] => ~NO_FANOUT~
scanina[31] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scaninb[18] => ~NO_FANOUT~
scaninb[19] => ~NO_FANOUT~
scaninb[20] => ~NO_FANOUT~
scaninb[21] => ~NO_FANOUT~
scaninb[22] => ~NO_FANOUT~
scaninb[23] => ~NO_FANOUT~
scaninb[24] => ~NO_FANOUT~
scaninb[25] => ~NO_FANOUT~
scaninb[26] => ~NO_FANOUT~
scaninb[27] => ~NO_FANOUT~
scaninb[28] => ~NO_FANOUT~
scaninb[29] => ~NO_FANOUT~
scaninb[30] => ~NO_FANOUT~
scaninb[31] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~31.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~30.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~29.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~28.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~27.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~26.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~25.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~24.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~23.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~22.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~21.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~20.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~19.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~18.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~17.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~16.DB_MAX_OUTPUT_PORT_TYPE
scanouta[16] <= scanouta[16]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[17] <= scanouta[17]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[18] <= scanouta[18]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[19] <= scanouta[19]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[20] <= scanouta[20]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[21] <= scanouta[21]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[22] <= scanouta[22]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[23] <= scanouta[23]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[24] <= scanouta[24]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[25] <= scanouta[25]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[26] <= scanouta[26]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[27] <= scanouta[27]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[28] <= scanouta[28]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[29] <= scanouta[29]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[30] <= scanouta[30]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[31] <= scanouta[31]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~31.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~30.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~29.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~28.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~27.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~26.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~25.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~24.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~23.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~22.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~21.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~20.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~19.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~18.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~17.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[18] <= scanoutb[18]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[19] <= scanoutb[19]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[20] <= scanoutb[20]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[21] <= scanoutb[21]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[22] <= scanoutb[22]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[23] <= scanoutb[23]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[24] <= scanoutb[24]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[25] <= scanoutb[25]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[26] <= scanoutb[26]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[27] <= scanoutb[27]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[28] <= scanoutb[28]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[29] <= scanoutb[29]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[30] <= scanoutb[30]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[31] <= scanoutb[31]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => mult_add_1f72:auto_generated.signa
signb => mult_add_1f72:auto_generated.signb
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f72:auto_generated
aclr0 => mac_mult1.ACLR
aclr0 => mac_mult2.ACLR
aclr0 => mac_mult3.ACLR
aclr0 => mac_mult4.ACLR
aclr0 => mac_out5.ACLR
aclr1 => mac_mult1.ACLR1
aclr1 => mac_mult2.ACLR1
aclr1 => mac_mult3.ACLR1
aclr1 => mac_mult4.ACLR1
aclr1 => mac_out5.ACLR1
clock0 => mac_mult1.CLK
clock0 => mac_mult2.CLK
clock0 => mac_mult3.CLK
clock0 => mac_mult4.CLK
clock0 => mac_out5.CLK
clock1 => mac_mult1.CLK1
clock1 => mac_mult2.CLK1
clock1 => mac_mult3.CLK1
clock1 => mac_mult4.CLK1
clock1 => mac_out5.CLK1
dataa[0] => mac_mult1.DATAA3
dataa[0] => mac_mult4.DATAA3
dataa[1] => mac_mult1.DATAA4
dataa[1] => mac_mult4.DATAA4
dataa[2] => mac_mult1.DATAA5
dataa[2] => mac_mult4.DATAA5
dataa[3] => mac_mult1.DATAA6
dataa[3] => mac_mult4.DATAA6
dataa[4] => mac_mult1.DATAA7
dataa[4] => mac_mult4.DATAA7
dataa[5] => mac_mult1.DATAA8
dataa[5] => mac_mult4.DATAA8
dataa[6] => mac_mult1.DATAA9
dataa[6] => mac_mult4.DATAA9
dataa[7] => mac_mult1.DATAA10
dataa[7] => mac_mult4.DATAA10
dataa[8] => mac_mult1.DATAA11
dataa[8] => mac_mult4.DATAA11
dataa[9] => mac_mult1.DATAA12
dataa[9] => mac_mult4.DATAA12
dataa[10] => mac_mult1.DATAA13
dataa[10] => mac_mult4.DATAA13
dataa[11] => mac_mult1.DATAA14
dataa[11] => mac_mult4.DATAA14
dataa[12] => mac_mult1.DATAA15
dataa[12] => mac_mult4.DATAA15
dataa[13] => mac_mult1.DATAA16
dataa[13] => mac_mult4.DATAA16
dataa[14] => mac_mult1.DATAA17
dataa[14] => mac_mult4.DATAA17
dataa[15] => mac_mult2.DATAA
dataa[15] => mac_mult3.DATAA
dataa[16] => mac_mult2.DATAA1
dataa[16] => mac_mult3.DATAA1
dataa[17] => mac_mult2.DATAA2
dataa[17] => mac_mult3.DATAA2
dataa[18] => mac_mult2.DATAA3
dataa[18] => mac_mult3.DATAA3
dataa[19] => mac_mult2.DATAA4
dataa[19] => mac_mult3.DATAA4
dataa[20] => mac_mult2.DATAA5
dataa[20] => mac_mult3.DATAA5
dataa[21] => mac_mult2.DATAA6
dataa[21] => mac_mult3.DATAA6
dataa[22] => mac_mult2.DATAA7
dataa[22] => mac_mult3.DATAA7
dataa[23] => mac_mult2.DATAA8
dataa[23] => mac_mult3.DATAA8
dataa[24] => mac_mult2.DATAA9
dataa[24] => mac_mult3.DATAA9
dataa[25] => mac_mult2.DATAA10
dataa[25] => mac_mult3.DATAA10
dataa[26] => mac_mult2.DATAA11
dataa[26] => mac_mult3.DATAA11
dataa[27] => mac_mult2.DATAA12
dataa[27] => mac_mult3.DATAA12
dataa[28] => mac_mult2.DATAA13
dataa[28] => mac_mult3.DATAA13
dataa[29] => mac_mult2.DATAA14
dataa[29] => mac_mult3.DATAA14
dataa[30] => mac_mult2.DATAA15
dataa[30] => mac_mult3.DATAA15
dataa[31] => w11w[32].IN1
dataa[31] => w15w[32].IN1
dataa[31] => w7w[32].IN1
dataa[31] => w9w[32].IN1
dataa[31] => mac_mult2.DATAA16
dataa[31] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB3
datab[0] => mac_mult3.DATAB3
datab[1] => mac_mult1.DATAB4
datab[1] => mac_mult3.DATAB4
datab[2] => mac_mult1.DATAB5
datab[2] => mac_mult3.DATAB5
datab[3] => mac_mult1.DATAB6
datab[3] => mac_mult3.DATAB6
datab[4] => mac_mult1.DATAB7
datab[4] => mac_mult3.DATAB7
datab[5] => mac_mult1.DATAB8
datab[5] => mac_mult3.DATAB8
datab[6] => mac_mult1.DATAB9
datab[6] => mac_mult3.DATAB9
datab[7] => mac_mult1.DATAB10
datab[7] => mac_mult3.DATAB10
datab[8] => mac_mult1.DATAB11
datab[8] => mac_mult3.DATAB11
datab[9] => mac_mult1.DATAB12
datab[9] => mac_mult3.DATAB12
datab[10] => mac_mult1.DATAB13
datab[10] => mac_mult3.DATAB13
datab[11] => mac_mult1.DATAB14
datab[11] => mac_mult3.DATAB14
datab[12] => mac_mult1.DATAB15
datab[12] => mac_mult3.DATAB15
datab[13] => mac_mult1.DATAB16
datab[13] => mac_mult3.DATAB16
datab[14] => mac_mult1.DATAB17
datab[14] => mac_mult3.DATAB17
datab[15] => mac_mult2.DATAB
datab[15] => mac_mult4.DATAB
datab[16] => mac_mult2.DATAB1
datab[16] => mac_mult4.DATAB1
datab[17] => mac_mult2.DATAB2
datab[17] => mac_mult4.DATAB2
datab[18] => mac_mult2.DATAB3
datab[18] => mac_mult4.DATAB3
datab[19] => mac_mult2.DATAB4
datab[19] => mac_mult4.DATAB4
datab[20] => mac_mult2.DATAB5
datab[20] => mac_mult4.DATAB5
datab[21] => mac_mult2.DATAB6
datab[21] => mac_mult4.DATAB6
datab[22] => mac_mult2.DATAB7
datab[22] => mac_mult4.DATAB7
datab[23] => mac_mult2.DATAB8
datab[23] => mac_mult4.DATAB8
datab[24] => mac_mult2.DATAB9
datab[24] => mac_mult4.DATAB9
datab[25] => mac_mult2.DATAB10
datab[25] => mac_mult4.DATAB10
datab[26] => mac_mult2.DATAB11
datab[26] => mac_mult4.DATAB11
datab[27] => mac_mult2.DATAB12
datab[27] => mac_mult4.DATAB12
datab[28] => mac_mult2.DATAB13
datab[28] => mac_mult4.DATAB13
datab[29] => mac_mult2.DATAB14
datab[29] => mac_mult4.DATAB14
datab[30] => mac_mult2.DATAB15
datab[30] => mac_mult4.DATAB15
datab[31] => w23w[32].IN1
datab[31] => w25w[32].IN1
datab[31] => w27w[32].IN1
datab[31] => w31w[32].IN1
datab[31] => mac_mult2.DATAB16
datab[31] => mac_mult4.DATAB16
result[0] <= mac_out5.DATAOUT6
result[1] <= mac_out5.DATAOUT7
result[2] <= mac_out5.DATAOUT8
result[3] <= mac_out5.DATAOUT9
result[4] <= mac_out5.DATAOUT10
result[5] <= mac_out5.DATAOUT11
result[6] <= mac_out5.DATAOUT12
result[7] <= mac_out5.DATAOUT13
result[8] <= mac_out5.DATAOUT14
result[9] <= mac_out5.DATAOUT15
result[10] <= mac_out5.DATAOUT16
result[11] <= mac_out5.DATAOUT17
result[12] <= mac_out5.DATAOUT18
result[13] <= mac_out5.DATAOUT19
result[14] <= mac_out5.DATAOUT20
result[15] <= mac_out5.DATAOUT21
result[16] <= mac_out5.DATAOUT22
result[17] <= mac_out5.DATAOUT23
result[18] <= mac_out5.DATAOUT24
result[19] <= mac_out5.DATAOUT25
result[20] <= mac_out5.DATAOUT26
result[21] <= mac_out5.DATAOUT27
result[22] <= mac_out5.DATAOUT28
result[23] <= mac_out5.DATAOUT29
result[24] <= mac_out5.DATAOUT30
result[25] <= mac_out5.DATAOUT31
result[26] <= mac_out5.DATAOUT32
result[27] <= mac_out5.DATAOUT33
result[28] <= mac_out5.DATAOUT34
result[29] <= mac_out5.DATAOUT35
result[30] <= mac_out5.DATAOUT36
result[31] <= mac_out5.DATAOUT37
result[32] <= mac_out5.DATAOUT38
result[33] <= mac_out5.DATAOUT39
result[34] <= mac_out5.DATAOUT40
result[35] <= mac_out5.DATAOUT41
result[36] <= mac_out5.DATAOUT42
result[37] <= mac_out5.DATAOUT43
result[38] <= mac_out5.DATAOUT44
result[39] <= mac_out5.DATAOUT45
result[40] <= mac_out5.DATAOUT46
result[41] <= mac_out5.DATAOUT47
result[42] <= mac_out5.DATAOUT48
result[43] <= mac_out5.DATAOUT49
result[44] <= mac_out5.DATAOUT50
result[45] <= mac_out5.DATAOUT51
result[46] <= mac_out5.DATAOUT52
result[47] <= mac_out5.DATAOUT53
result[48] <= mac_out5.DATAOUT54
result[49] <= mac_out5.DATAOUT55
result[50] <= mac_out5.DATAOUT56
result[51] <= mac_out5.DATAOUT57
result[52] <= mac_out5.DATAOUT58
result[53] <= mac_out5.DATAOUT59
result[54] <= mac_out5.DATAOUT60
result[55] <= mac_out5.DATAOUT61
result[56] <= mac_out5.DATAOUT62
result[57] <= mac_out5.DATAOUT63
result[58] <= mac_out5.DATAOUT64
result[59] <= mac_out5.DATAOUT65
result[60] <= mac_out5.DATAOUT66
result[61] <= mac_out5.DATAOUT67
result[62] <= mac_out5.DATAOUT68
result[63] <= mac_out5.DATAOUT69
signa => w11w[32].IN0
signa => w15w[32].IN0
signa => w7w[32].IN0
signa => w9w[32].IN0
signb => w23w[32].IN0
signb => w25w[32].IN0
signb => w27w[32].IN0
signb => w31w[32].IN0


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_en
E_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_en
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[22]
F_pc[23] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[23]
M_cmp_result => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_cmp_result
M_ctrl_exception => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_ctrl_exception
M_ctrl_ld => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_ld
M_ctrl_st => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_st
M_en => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_en
M_en => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_en
M_mem_baddr[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[0]
M_mem_baddr[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[1]
M_mem_baddr[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[2]
M_mem_baddr[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[3]
M_mem_baddr[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[4]
M_mem_baddr[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[5]
M_mem_baddr[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[6]
M_mem_baddr[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[7]
M_mem_baddr[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[8]
M_mem_baddr[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[9]
M_mem_baddr[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[10]
M_mem_baddr[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[11]
M_mem_baddr[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[12]
M_mem_baddr[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[13]
M_mem_baddr[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[14]
M_mem_baddr[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[15]
M_mem_baddr[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[16]
M_mem_baddr[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[17]
M_mem_baddr[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[18]
M_mem_baddr[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[19]
M_mem_baddr[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[20]
M_mem_baddr[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[21]
M_mem_baddr[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[22]
M_mem_baddr[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[23]
M_mem_baddr[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[24]
M_mem_baddr[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[25]
M_op_beq => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_beq
M_op_bge => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bge
M_op_bgeu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bgeu
M_op_blt => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_blt
M_op_bltu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bltu
M_op_bne => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bne
M_op_br => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_br
M_op_bret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bret
M_op_call => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_call
M_op_callr => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_callr
M_op_eret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_eret
M_op_jmp => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_jmp
M_op_jmpi => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_jmpi
M_op_ret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_ret
M_pcb[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[0]
M_pcb[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[1]
M_pcb[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[2]
M_pcb[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[3]
M_pcb[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[4]
M_pcb[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[5]
M_pcb[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[6]
M_pcb[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[7]
M_pcb[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[8]
M_pcb[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[9]
M_pcb[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[10]
M_pcb[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[11]
M_pcb[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[12]
M_pcb[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[13]
M_pcb[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[14]
M_pcb[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[15]
M_pcb[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[16]
M_pcb[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[17]
M_pcb[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[18]
M_pcb[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[19]
M_pcb[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[20]
M_pcb[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[21]
M_pcb[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[22]
M_pcb[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[23]
M_pcb[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[24]
M_pcb[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[25]
M_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[0]
M_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[1]
M_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[2]
M_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[3]
M_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[4]
M_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[5]
M_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[6]
M_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[7]
M_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[8]
M_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[9]
M_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[10]
M_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[11]
M_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[12]
M_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[13]
M_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[14]
M_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[15]
M_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[16]
M_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[17]
M_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[18]
M_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[19]
M_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[20]
M_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[21]
M_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[22]
M_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[23]
M_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[24]
M_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[25]
M_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[26]
M_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[27]
M_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[28]
M_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[29]
M_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[30]
M_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[31]
M_valid => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_valid
M_valid => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_valid
M_wr_data_filtered[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[0]
M_wr_data_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[0]
M_wr_data_filtered[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[1]
M_wr_data_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[1]
M_wr_data_filtered[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[2]
M_wr_data_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[2]
M_wr_data_filtered[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[3]
M_wr_data_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[3]
M_wr_data_filtered[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[4]
M_wr_data_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[4]
M_wr_data_filtered[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[5]
M_wr_data_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[5]
M_wr_data_filtered[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[6]
M_wr_data_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[6]
M_wr_data_filtered[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[7]
M_wr_data_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[7]
M_wr_data_filtered[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[8]
M_wr_data_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[8]
M_wr_data_filtered[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[9]
M_wr_data_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[9]
M_wr_data_filtered[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[10]
M_wr_data_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[10]
M_wr_data_filtered[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[11]
M_wr_data_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[11]
M_wr_data_filtered[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[12]
M_wr_data_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[12]
M_wr_data_filtered[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[13]
M_wr_data_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[13]
M_wr_data_filtered[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[14]
M_wr_data_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[14]
M_wr_data_filtered[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[15]
M_wr_data_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[15]
M_wr_data_filtered[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[16]
M_wr_data_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[16]
M_wr_data_filtered[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[17]
M_wr_data_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[17]
M_wr_data_filtered[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[18]
M_wr_data_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[18]
M_wr_data_filtered[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[19]
M_wr_data_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[19]
M_wr_data_filtered[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[20]
M_wr_data_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[20]
M_wr_data_filtered[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[21]
M_wr_data_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[21]
M_wr_data_filtered[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[22]
M_wr_data_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[22]
M_wr_data_filtered[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[23]
M_wr_data_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[23]
M_wr_data_filtered[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[24]
M_wr_data_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[24]
M_wr_data_filtered[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[25]
M_wr_data_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[25]
M_wr_data_filtered[26] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[26]
M_wr_data_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[26]
M_wr_data_filtered[27] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[27]
M_wr_data_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[27]
M_wr_data_filtered[28] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[28]
M_wr_data_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[28]
M_wr_data_filtered[29] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[29]
M_wr_data_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[29]
M_wr_data_filtered[30] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[30]
M_wr_data_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[30]
M_wr_data_filtered[31] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[31]
M_wr_data_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[31]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => A_WE_StdLogicVector~31.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~30.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~29.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~28.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~27.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~26.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~25.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~24.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~23.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~22.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~21.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~20.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~19.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~18.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~17.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~16.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~0.OUTPUTSELECT
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
test_ending => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_ending
test_has_ended => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_has_ended
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => internal_resetlatch.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => process_0~0.IN0
hbreak_enabled => process_0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector~2.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector~3.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector~0.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1~3.IN0
jdo[24] => A_WE_StdLogicVector~4.OUTPUTSELECT
jdo[25] => process_1~1.IN1
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_go~reg0.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1~2.IN1
ocireg_mrs => process_1~0.IN0
reset => internal_resetlatch~0.OUTPUTSELECT
reset => jtag_break~1.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => process_1~3.IN1
take_action_ocimem_a => process_1~1.IN0
take_action_ocimem_a => internal_resetlatch~1.OUTPUTSELECT
take_action_ocimem_a => jtag_break~2.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1~2.IN0
take_action_ocireg => process_1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN1
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6~0.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
clk => MonWr.CLK
clk => MonRd.CLK
clk => MonRd1.CLK
clk => MonAReg[10].CLK
clk => MonAReg[9].CLK
clk => MonAReg[8].CLK
clk => MonAReg[7].CLK
clk => MonAReg[6].CLK
clk => MonAReg[5].CLK
clk => MonAReg[4].CLK
clk => MonAReg[3].CLK
clk => MonAReg[2].CLK
clk => internal_MonDReg[31].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[0].CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
debugaccess => module_input6~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg~63.DATAB
jdo[4] => internal_MonDReg~62.DATAB
jdo[5] => internal_MonDReg~61.DATAB
jdo[6] => internal_MonDReg~60.DATAB
jdo[7] => internal_MonDReg~59.DATAB
jdo[8] => internal_MonDReg~58.DATAB
jdo[9] => internal_MonDReg~57.DATAB
jdo[10] => internal_MonDReg~56.DATAB
jdo[11] => internal_MonDReg~55.DATAB
jdo[12] => internal_MonDReg~54.DATAB
jdo[13] => internal_MonDReg~53.DATAB
jdo[14] => internal_MonDReg~52.DATAB
jdo[15] => internal_MonDReg~51.DATAB
jdo[16] => internal_MonDReg~50.DATAB
jdo[17] => internal_MonDReg~49.DATAB
jdo[17] => MonAReg~9.DATAB
jdo[18] => internal_MonDReg~48.DATAB
jdo[19] => internal_MonDReg~47.DATAB
jdo[20] => internal_MonDReg~46.DATAB
jdo[21] => internal_MonDReg~45.DATAB
jdo[22] => internal_MonDReg~44.DATAB
jdo[23] => internal_MonDReg~43.DATAB
jdo[24] => internal_MonDReg~42.DATAB
jdo[25] => internal_MonDReg~41.DATAB
jdo[26] => internal_MonDReg~40.DATAB
jdo[26] => MonAReg~17.DATAB
jdo[27] => internal_MonDReg~39.DATAB
jdo[27] => MonAReg~16.DATAB
jdo[28] => internal_MonDReg~38.DATAB
jdo[28] => MonAReg~15.DATAB
jdo[29] => internal_MonDReg~37.DATAB
jdo[29] => MonAReg~14.DATAB
jdo[30] => internal_MonDReg~36.DATAB
jdo[30] => MonAReg~13.DATAB
jdo[31] => internal_MonDReg~35.DATAB
jdo[31] => MonAReg~12.DATAB
jdo[32] => internal_MonDReg~34.DATAB
jdo[32] => MonAReg~11.DATAB
jdo[33] => internal_MonDReg~33.DATAB
jdo[33] => MonAReg~10.DATAB
jdo[34] => internal_MonDReg~32.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[0].ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~95.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~94.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~93.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~92.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~91.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~90.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~89.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~88.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~87.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~86.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~85.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~84.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~83.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~82.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~81.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~80.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~79.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~78.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~77.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~76.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~75.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~74.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~73.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~72.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~71.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~70.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~69.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~68.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~67.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~66.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~65.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~64.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_a => MonAReg~16.OUTPUTSELECT
take_action_ocimem_a => MonAReg~15.OUTPUTSELECT
take_action_ocimem_a => MonAReg~14.OUTPUTSELECT
take_action_ocimem_a => MonAReg~13.OUTPUTSELECT
take_action_ocimem_a => MonAReg~12.OUTPUTSELECT
take_action_ocimem_a => MonAReg~11.OUTPUTSELECT
take_action_ocimem_a => MonAReg~10.OUTPUTSELECT
take_action_ocimem_a => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~63.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~62.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~61.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~60.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~59.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~58.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~57.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~56.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~55.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~54.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~53.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~52.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~51.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~50.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~49.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~48.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~47.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~46.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~45.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~44.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~43.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~42.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~41.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~40.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~39.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~38.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~37.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~36.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~35.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~34.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~33.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~32.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_action_ocimem_b => MonAReg~7.OUTPUTSELECT
take_action_ocimem_b => MonAReg~6.OUTPUTSELECT
take_action_ocimem_b => MonAReg~5.OUTPUTSELECT
take_action_ocimem_b => MonAReg~4.OUTPUTSELECT
take_action_ocimem_b => MonAReg~3.OUTPUTSELECT
take_action_ocimem_b => MonAReg~2.OUTPUTSELECT
take_action_ocimem_b => MonAReg~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~0.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6~0.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_8q62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_8q62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8q62:auto_generated.data_a[0]
data_a[1] => altsyncram_8q62:auto_generated.data_a[1]
data_a[2] => altsyncram_8q62:auto_generated.data_a[2]
data_a[3] => altsyncram_8q62:auto_generated.data_a[3]
data_a[4] => altsyncram_8q62:auto_generated.data_a[4]
data_a[5] => altsyncram_8q62:auto_generated.data_a[5]
data_a[6] => altsyncram_8q62:auto_generated.data_a[6]
data_a[7] => altsyncram_8q62:auto_generated.data_a[7]
data_a[8] => altsyncram_8q62:auto_generated.data_a[8]
data_a[9] => altsyncram_8q62:auto_generated.data_a[9]
data_a[10] => altsyncram_8q62:auto_generated.data_a[10]
data_a[11] => altsyncram_8q62:auto_generated.data_a[11]
data_a[12] => altsyncram_8q62:auto_generated.data_a[12]
data_a[13] => altsyncram_8q62:auto_generated.data_a[13]
data_a[14] => altsyncram_8q62:auto_generated.data_a[14]
data_a[15] => altsyncram_8q62:auto_generated.data_a[15]
data_a[16] => altsyncram_8q62:auto_generated.data_a[16]
data_a[17] => altsyncram_8q62:auto_generated.data_a[17]
data_a[18] => altsyncram_8q62:auto_generated.data_a[18]
data_a[19] => altsyncram_8q62:auto_generated.data_a[19]
data_a[20] => altsyncram_8q62:auto_generated.data_a[20]
data_a[21] => altsyncram_8q62:auto_generated.data_a[21]
data_a[22] => altsyncram_8q62:auto_generated.data_a[22]
data_a[23] => altsyncram_8q62:auto_generated.data_a[23]
data_a[24] => altsyncram_8q62:auto_generated.data_a[24]
data_a[25] => altsyncram_8q62:auto_generated.data_a[25]
data_a[26] => altsyncram_8q62:auto_generated.data_a[26]
data_a[27] => altsyncram_8q62:auto_generated.data_a[27]
data_a[28] => altsyncram_8q62:auto_generated.data_a[28]
data_a[29] => altsyncram_8q62:auto_generated.data_a[29]
data_a[30] => altsyncram_8q62:auto_generated.data_a[30]
data_a[31] => altsyncram_8q62:auto_generated.data_a[31]
data_b[0] => altsyncram_8q62:auto_generated.data_b[0]
data_b[1] => altsyncram_8q62:auto_generated.data_b[1]
data_b[2] => altsyncram_8q62:auto_generated.data_b[2]
data_b[3] => altsyncram_8q62:auto_generated.data_b[3]
data_b[4] => altsyncram_8q62:auto_generated.data_b[4]
data_b[5] => altsyncram_8q62:auto_generated.data_b[5]
data_b[6] => altsyncram_8q62:auto_generated.data_b[6]
data_b[7] => altsyncram_8q62:auto_generated.data_b[7]
data_b[8] => altsyncram_8q62:auto_generated.data_b[8]
data_b[9] => altsyncram_8q62:auto_generated.data_b[9]
data_b[10] => altsyncram_8q62:auto_generated.data_b[10]
data_b[11] => altsyncram_8q62:auto_generated.data_b[11]
data_b[12] => altsyncram_8q62:auto_generated.data_b[12]
data_b[13] => altsyncram_8q62:auto_generated.data_b[13]
data_b[14] => altsyncram_8q62:auto_generated.data_b[14]
data_b[15] => altsyncram_8q62:auto_generated.data_b[15]
data_b[16] => altsyncram_8q62:auto_generated.data_b[16]
data_b[17] => altsyncram_8q62:auto_generated.data_b[17]
data_b[18] => altsyncram_8q62:auto_generated.data_b[18]
data_b[19] => altsyncram_8q62:auto_generated.data_b[19]
data_b[20] => altsyncram_8q62:auto_generated.data_b[20]
data_b[21] => altsyncram_8q62:auto_generated.data_b[21]
data_b[22] => altsyncram_8q62:auto_generated.data_b[22]
data_b[23] => altsyncram_8q62:auto_generated.data_b[23]
data_b[24] => altsyncram_8q62:auto_generated.data_b[24]
data_b[25] => altsyncram_8q62:auto_generated.data_b[25]
data_b[26] => altsyncram_8q62:auto_generated.data_b[26]
data_b[27] => altsyncram_8q62:auto_generated.data_b[27]
data_b[28] => altsyncram_8q62:auto_generated.data_b[28]
data_b[29] => altsyncram_8q62:auto_generated.data_b[29]
data_b[30] => altsyncram_8q62:auto_generated.data_b[30]
data_b[31] => altsyncram_8q62:auto_generated.data_b[31]
address_a[0] => altsyncram_8q62:auto_generated.address_a[0]
address_a[1] => altsyncram_8q62:auto_generated.address_a[1]
address_a[2] => altsyncram_8q62:auto_generated.address_a[2]
address_a[3] => altsyncram_8q62:auto_generated.address_a[3]
address_a[4] => altsyncram_8q62:auto_generated.address_a[4]
address_a[5] => altsyncram_8q62:auto_generated.address_a[5]
address_a[6] => altsyncram_8q62:auto_generated.address_a[6]
address_a[7] => altsyncram_8q62:auto_generated.address_a[7]
address_b[0] => altsyncram_8q62:auto_generated.address_b[0]
address_b[1] => altsyncram_8q62:auto_generated.address_b[1]
address_b[2] => altsyncram_8q62:auto_generated.address_b[2]
address_b[3] => altsyncram_8q62:auto_generated.address_b[3]
address_b[4] => altsyncram_8q62:auto_generated.address_b[4]
address_b[5] => altsyncram_8q62:auto_generated.address_b[5]
address_b[6] => altsyncram_8q62:auto_generated.address_b[6]
address_b[7] => altsyncram_8q62:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8q62:auto_generated.clock0
clock1 => altsyncram_8q62:auto_generated.clock1
clocken0 => altsyncram_8q62:auto_generated.clocken0
clocken1 => altsyncram_8q62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_8q62:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_8q62:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_8q62:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_8q62:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8q62:auto_generated.q_a[0]
q_a[1] <= altsyncram_8q62:auto_generated.q_a[1]
q_a[2] <= altsyncram_8q62:auto_generated.q_a[2]
q_a[3] <= altsyncram_8q62:auto_generated.q_a[3]
q_a[4] <= altsyncram_8q62:auto_generated.q_a[4]
q_a[5] <= altsyncram_8q62:auto_generated.q_a[5]
q_a[6] <= altsyncram_8q62:auto_generated.q_a[6]
q_a[7] <= altsyncram_8q62:auto_generated.q_a[7]
q_a[8] <= altsyncram_8q62:auto_generated.q_a[8]
q_a[9] <= altsyncram_8q62:auto_generated.q_a[9]
q_a[10] <= altsyncram_8q62:auto_generated.q_a[10]
q_a[11] <= altsyncram_8q62:auto_generated.q_a[11]
q_a[12] <= altsyncram_8q62:auto_generated.q_a[12]
q_a[13] <= altsyncram_8q62:auto_generated.q_a[13]
q_a[14] <= altsyncram_8q62:auto_generated.q_a[14]
q_a[15] <= altsyncram_8q62:auto_generated.q_a[15]
q_a[16] <= altsyncram_8q62:auto_generated.q_a[16]
q_a[17] <= altsyncram_8q62:auto_generated.q_a[17]
q_a[18] <= altsyncram_8q62:auto_generated.q_a[18]
q_a[19] <= altsyncram_8q62:auto_generated.q_a[19]
q_a[20] <= altsyncram_8q62:auto_generated.q_a[20]
q_a[21] <= altsyncram_8q62:auto_generated.q_a[21]
q_a[22] <= altsyncram_8q62:auto_generated.q_a[22]
q_a[23] <= altsyncram_8q62:auto_generated.q_a[23]
q_a[24] <= altsyncram_8q62:auto_generated.q_a[24]
q_a[25] <= altsyncram_8q62:auto_generated.q_a[25]
q_a[26] <= altsyncram_8q62:auto_generated.q_a[26]
q_a[27] <= altsyncram_8q62:auto_generated.q_a[27]
q_a[28] <= altsyncram_8q62:auto_generated.q_a[28]
q_a[29] <= altsyncram_8q62:auto_generated.q_a[29]
q_a[30] <= altsyncram_8q62:auto_generated.q_a[30]
q_a[31] <= altsyncram_8q62:auto_generated.q_a[31]
q_b[0] <= altsyncram_8q62:auto_generated.q_b[0]
q_b[1] <= altsyncram_8q62:auto_generated.q_b[1]
q_b[2] <= altsyncram_8q62:auto_generated.q_b[2]
q_b[3] <= altsyncram_8q62:auto_generated.q_b[3]
q_b[4] <= altsyncram_8q62:auto_generated.q_b[4]
q_b[5] <= altsyncram_8q62:auto_generated.q_b[5]
q_b[6] <= altsyncram_8q62:auto_generated.q_b[6]
q_b[7] <= altsyncram_8q62:auto_generated.q_b[7]
q_b[8] <= altsyncram_8q62:auto_generated.q_b[8]
q_b[9] <= altsyncram_8q62:auto_generated.q_b[9]
q_b[10] <= altsyncram_8q62:auto_generated.q_b[10]
q_b[11] <= altsyncram_8q62:auto_generated.q_b[11]
q_b[12] <= altsyncram_8q62:auto_generated.q_b[12]
q_b[13] <= altsyncram_8q62:auto_generated.q_b[13]
q_b[14] <= altsyncram_8q62:auto_generated.q_b[14]
q_b[15] <= altsyncram_8q62:auto_generated.q_b[15]
q_b[16] <= altsyncram_8q62:auto_generated.q_b[16]
q_b[17] <= altsyncram_8q62:auto_generated.q_b[17]
q_b[18] <= altsyncram_8q62:auto_generated.q_b[18]
q_b[19] <= altsyncram_8q62:auto_generated.q_b[19]
q_b[20] <= altsyncram_8q62:auto_generated.q_b[20]
q_b[21] <= altsyncram_8q62:auto_generated.q_b[21]
q_b[22] <= altsyncram_8q62:auto_generated.q_b[22]
q_b[23] <= altsyncram_8q62:auto_generated.q_b[23]
q_b[24] <= altsyncram_8q62:auto_generated.q_b[24]
q_b[25] <= altsyncram_8q62:auto_generated.q_b[25]
q_b[26] <= altsyncram_8q62:auto_generated.q_b[26]
q_b[27] <= altsyncram_8q62:auto_generated.q_b[27]
q_b[28] <= altsyncram_8q62:auto_generated.q_b[28]
q_b[29] <= altsyncram_8q62:auto_generated.q_b[29]
q_b[30] <= altsyncram_8q62:auto_generated.q_b[30]
q_b[31] <= altsyncram_8q62:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_8q62:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a3.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a1.PORTADATAIN
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a1.PORTADATAIN2
data_a[11] => ram_block1a1.PORTADATAIN3
data_a[12] => ram_block1a1.PORTADATAIN4
data_a[13] => ram_block1a1.PORTADATAIN5
data_a[14] => ram_block1a1.PORTADATAIN6
data_a[15] => ram_block1a1.PORTADATAIN7
data_a[16] => ram_block1a2.PORTADATAIN
data_a[17] => ram_block1a2.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a2.PORTADATAIN3
data_a[20] => ram_block1a2.PORTADATAIN4
data_a[21] => ram_block1a2.PORTADATAIN5
data_a[22] => ram_block1a2.PORTADATAIN6
data_a[23] => ram_block1a2.PORTADATAIN7
data_a[24] => ram_block1a3.PORTADATAIN
data_a[25] => ram_block1a3.PORTADATAIN1
data_a[26] => ram_block1a3.PORTADATAIN2
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a3.PORTADATAIN4
data_a[29] => ram_block1a3.PORTADATAIN5
data_a[30] => ram_block1a3.PORTADATAIN6
data_a[31] => ram_block1a3.PORTADATAIN7
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a0.PORTBDATAIN1
data_b[2] => ram_block1a0.PORTBDATAIN2
data_b[3] => ram_block1a0.PORTBDATAIN3
data_b[4] => ram_block1a0.PORTBDATAIN4
data_b[5] => ram_block1a0.PORTBDATAIN5
data_b[6] => ram_block1a0.PORTBDATAIN6
data_b[7] => ram_block1a0.PORTBDATAIN7
data_b[8] => ram_block1a1.PORTBDATAIN
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a1.PORTBDATAIN2
data_b[11] => ram_block1a1.PORTBDATAIN3
data_b[12] => ram_block1a1.PORTBDATAIN4
data_b[13] => ram_block1a1.PORTBDATAIN5
data_b[14] => ram_block1a1.PORTBDATAIN6
data_b[15] => ram_block1a1.PORTBDATAIN7
data_b[16] => ram_block1a2.PORTBDATAIN
data_b[17] => ram_block1a2.PORTBDATAIN1
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[19] => ram_block1a2.PORTBDATAIN3
data_b[20] => ram_block1a2.PORTBDATAIN4
data_b[21] => ram_block1a2.PORTBDATAIN5
data_b[22] => ram_block1a2.PORTBDATAIN6
data_b[23] => ram_block1a2.PORTBDATAIN7
data_b[24] => ram_block1a3.PORTBDATAIN
data_b[25] => ram_block1a3.PORTBDATAIN1
data_b[26] => ram_block1a3.PORTBDATAIN2
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[28] => ram_block1a3.PORTBDATAIN4
data_b[29] => ram_block1a3.PORTBDATAIN5
data_b[30] => ram_block1a3.PORTBDATAIN6
data_b[31] => ram_block1a3.PORTBDATAIN7
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a1.PORTADATAOUT
q_a[9] <= ram_block1a1.PORTADATAOUT1
q_a[10] <= ram_block1a1.PORTADATAOUT2
q_a[11] <= ram_block1a1.PORTADATAOUT3
q_a[12] <= ram_block1a1.PORTADATAOUT4
q_a[13] <= ram_block1a1.PORTADATAOUT5
q_a[14] <= ram_block1a1.PORTADATAOUT6
q_a[15] <= ram_block1a1.PORTADATAOUT7
q_a[16] <= ram_block1a2.PORTADATAOUT
q_a[17] <= ram_block1a2.PORTADATAOUT1
q_a[18] <= ram_block1a2.PORTADATAOUT2
q_a[19] <= ram_block1a2.PORTADATAOUT3
q_a[20] <= ram_block1a2.PORTADATAOUT4
q_a[21] <= ram_block1a2.PORTADATAOUT5
q_a[22] <= ram_block1a2.PORTADATAOUT6
q_a[23] <= ram_block1a2.PORTADATAOUT7
q_a[24] <= ram_block1a3.PORTADATAOUT
q_a[25] <= ram_block1a3.PORTADATAOUT1
q_a[26] <= ram_block1a3.PORTADATAOUT2
q_a[27] <= ram_block1a3.PORTADATAOUT3
q_a[28] <= ram_block1a3.PORTADATAOUT4
q_a[29] <= ram_block1a3.PORTADATAOUT5
q_a[30] <= ram_block1a3.PORTADATAOUT6
q_a[31] <= ram_block1a3.PORTADATAOUT7
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a0.PORTBDATAOUT1
q_b[2] <= ram_block1a0.PORTBDATAOUT2
q_b[3] <= ram_block1a0.PORTBDATAOUT3
q_b[4] <= ram_block1a0.PORTBDATAOUT4
q_b[5] <= ram_block1a0.PORTBDATAOUT5
q_b[6] <= ram_block1a0.PORTBDATAOUT6
q_b[7] <= ram_block1a0.PORTBDATAOUT7
q_b[8] <= ram_block1a1.PORTBDATAOUT
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a1.PORTBDATAOUT2
q_b[11] <= ram_block1a1.PORTBDATAOUT3
q_b[12] <= ram_block1a1.PORTBDATAOUT4
q_b[13] <= ram_block1a1.PORTBDATAOUT5
q_b[14] <= ram_block1a1.PORTBDATAOUT6
q_b[15] <= ram_block1a1.PORTBDATAOUT7
q_b[16] <= ram_block1a2.PORTBDATAOUT
q_b[17] <= ram_block1a2.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a2.PORTBDATAOUT3
q_b[20] <= ram_block1a2.PORTBDATAOUT4
q_b[21] <= ram_block1a2.PORTBDATAOUT5
q_b[22] <= ram_block1a2.PORTBDATAOUT6
q_b[23] <= ram_block1a2.PORTBDATAOUT7
q_b[24] <= ram_block1a3.PORTBDATAOUT
q_b[25] <= ram_block1a3.PORTBDATAOUT1
q_b[26] <= ram_block1a3.PORTBDATAOUT2
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a3.PORTBDATAOUT4
q_b[29] <= ram_block1a3.PORTBDATAOUT5
q_b[30] <= ram_block1a3.PORTBDATAOUT6
q_b[31] <= ram_block1a3.PORTBDATAOUT7
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal1.IN17
address[0] => Equal0.IN17
address[1] => Equal1.IN16
address[1] => Equal0.IN16
address[2] => Equal1.IN15
address[2] => Equal0.IN15
address[3] => Equal1.IN14
address[3] => Equal0.IN14
address[4] => Equal1.IN13
address[4] => Equal0.IN13
address[5] => Equal1.IN12
address[5] => Equal0.IN12
address[6] => Equal1.IN11
address[6] => Equal0.IN11
address[7] => Equal1.IN10
address[7] => Equal0.IN10
address[8] => Equal1.IN9
address[8] => Equal0.IN9
chipselect => write_strobe~0.IN0
clk => internal_oci_single_step_mode1.CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[0].CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector~63.DATAB
monitor_go => A_WE_StdLogicVector~61.DATAB
monitor_ready => A_WE_StdLogicVector~62.DATAB
reset_n => internal_oci_single_step_mode1.ACLR
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[0].PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => internal_oci_ienable1[2].DATAIN
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[3] => internal_oci_ienable1[3].DATAIN
writedata[4] => internal_oci_ienable1[4].DATAIN
writedata[5] => ~NO_FANOUT~
writedata[6] => internal_oci_ienable1[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => process_2~0.IN0
dbrk_goto1 => process_2~2.IN0
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => process_2~0.IN1
xbrk_goto1 => process_2~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => xbrk_goto1~0.IN1
E_valid => xbrk_goto0~0.IN1
E_valid => xbrk_trigout~0.IN1
E_valid => xbrk_traceoff~0.IN1
E_valid => xbrk_traceon~0.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
reset_n => E_xbrk_goto1.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= xbrk_goto0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= xbrk_goto1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= xbrk_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= xbrk_traceon~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= xbrk_trigout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
M_ctrl_ld => cpu_d_read~0.IN0
M_ctrl_st => internal_cpu_d_write~0.IN1
M_en => cpu_d_wait.DATAIN
M_mem_baddr[0] => cpu_d_address[0].DATAIN
M_mem_baddr[1] => cpu_d_address[1].DATAIN
M_mem_baddr[2] => cpu_d_address[2].DATAIN
M_mem_baddr[3] => cpu_d_address[3].DATAIN
M_mem_baddr[4] => cpu_d_address[4].DATAIN
M_mem_baddr[5] => cpu_d_address[5].DATAIN
M_mem_baddr[6] => cpu_d_address[6].DATAIN
M_mem_baddr[7] => cpu_d_address[7].DATAIN
M_mem_baddr[8] => cpu_d_address[8].DATAIN
M_mem_baddr[9] => cpu_d_address[9].DATAIN
M_mem_baddr[10] => cpu_d_address[10].DATAIN
M_mem_baddr[11] => cpu_d_address[11].DATAIN
M_mem_baddr[12] => cpu_d_address[12].DATAIN
M_mem_baddr[13] => cpu_d_address[13].DATAIN
M_mem_baddr[14] => cpu_d_address[14].DATAIN
M_mem_baddr[15] => cpu_d_address[15].DATAIN
M_mem_baddr[16] => cpu_d_address[16].DATAIN
M_mem_baddr[17] => cpu_d_address[17].DATAIN
M_mem_baddr[18] => cpu_d_address[18].DATAIN
M_mem_baddr[19] => cpu_d_address[19].DATAIN
M_mem_baddr[20] => cpu_d_address[20].DATAIN
M_mem_baddr[21] => cpu_d_address[21].DATAIN
M_mem_baddr[22] => cpu_d_address[22].DATAIN
M_mem_baddr[23] => cpu_d_address[23].DATAIN
M_mem_baddr[24] => cpu_d_address[24].DATAIN
M_mem_baddr[25] => cpu_d_address[25].DATAIN
M_st_data[0] => cpu_d_writedata[0].DATAIN
M_st_data[1] => cpu_d_writedata[1].DATAIN
M_st_data[2] => cpu_d_writedata[2].DATAIN
M_st_data[3] => cpu_d_writedata[3].DATAIN
M_st_data[4] => cpu_d_writedata[4].DATAIN
M_st_data[5] => cpu_d_writedata[5].DATAIN
M_st_data[6] => cpu_d_writedata[6].DATAIN
M_st_data[7] => cpu_d_writedata[7].DATAIN
M_st_data[8] => cpu_d_writedata[8].DATAIN
M_st_data[9] => cpu_d_writedata[9].DATAIN
M_st_data[10] => cpu_d_writedata[10].DATAIN
M_st_data[11] => cpu_d_writedata[11].DATAIN
M_st_data[12] => cpu_d_writedata[12].DATAIN
M_st_data[13] => cpu_d_writedata[13].DATAIN
M_st_data[14] => cpu_d_writedata[14].DATAIN
M_st_data[15] => cpu_d_writedata[15].DATAIN
M_st_data[16] => cpu_d_writedata[16].DATAIN
M_st_data[17] => cpu_d_writedata[17].DATAIN
M_st_data[18] => cpu_d_writedata[18].DATAIN
M_st_data[19] => cpu_d_writedata[19].DATAIN
M_st_data[20] => cpu_d_writedata[20].DATAIN
M_st_data[21] => cpu_d_writedata[21].DATAIN
M_st_data[22] => cpu_d_writedata[22].DATAIN
M_st_data[23] => cpu_d_writedata[23].DATAIN
M_st_data[24] => cpu_d_writedata[24].DATAIN
M_st_data[25] => cpu_d_writedata[25].DATAIN
M_st_data[26] => cpu_d_writedata[26].DATAIN
M_st_data[27] => cpu_d_writedata[27].DATAIN
M_st_data[28] => cpu_d_writedata[28].DATAIN
M_st_data[29] => cpu_d_writedata[29].DATAIN
M_st_data[30] => cpu_d_writedata[30].DATAIN
M_st_data[31] => cpu_d_writedata[31].DATAIN
M_valid => internal_cpu_d_write~0.IN0
M_valid => cpu_d_read~0.IN1
M_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
M_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
M_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
M_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
M_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
M_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
M_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
M_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
M_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
M_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
M_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
M_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
M_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
M_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
M_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
M_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
M_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
M_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
M_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
M_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
M_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
M_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
M_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
M_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
M_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
M_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
M_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
M_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
M_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
M_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
M_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
M_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => internal_dbrk_break.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
debugack => A_WE_StdLogic~0.DATAB
reset_n => internal_dbrk_break.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_goto1~reg0.ACLR
cpu_d_address[0] <= M_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= M_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= M_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= M_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= M_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= M_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= M_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= M_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= M_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= M_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= M_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= M_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= M_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= M_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= M_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= M_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= M_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= M_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= M_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= M_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= M_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= M_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= M_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= M_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= M_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= M_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= M_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= M_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= M_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= M_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= M_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= M_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= M_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= M_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= M_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= M_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= M_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= M_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= M_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= M_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= M_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= M_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= M_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= M_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= M_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= M_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= M_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= M_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= M_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= M_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= M_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= M_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= M_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= M_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= M_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= M_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= M_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= M_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= M_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= internal_cpu_d_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_op_beq => ~NO_FANOUT~
M_op_bge => ~NO_FANOUT~
M_op_bgeu => ~NO_FANOUT~
M_op_blt => ~NO_FANOUT~
M_op_bltu => ~NO_FANOUT~
M_op_bne => ~NO_FANOUT~
M_op_br => ~NO_FANOUT~
M_op_bret => ~NO_FANOUT~
M_op_call => ~NO_FANOUT~
M_op_callr => ~NO_FANOUT~
M_op_eret => ~NO_FANOUT~
M_op_jmp => ~NO_FANOUT~
M_op_jmpi => ~NO_FANOUT~
M_op_ret => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_pcb[18] => ~NO_FANOUT~
M_pcb[19] => ~NO_FANOUT~
M_pcb[20] => ~NO_FANOUT~
M_pcb[21] => ~NO_FANOUT~
M_pcb[22] => ~NO_FANOUT~
M_pcb[23] => ~NO_FANOUT~
M_pcb[24] => ~NO_FANOUT~
M_pcb[25] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_filtered[0] => ~NO_FANOUT~
M_wr_data_filtered[1] => ~NO_FANOUT~
M_wr_data_filtered[2] => ~NO_FANOUT~
M_wr_data_filtered[3] => ~NO_FANOUT~
M_wr_data_filtered[4] => ~NO_FANOUT~
M_wr_data_filtered[5] => ~NO_FANOUT~
M_wr_data_filtered[6] => ~NO_FANOUT~
M_wr_data_filtered[7] => ~NO_FANOUT~
M_wr_data_filtered[8] => ~NO_FANOUT~
M_wr_data_filtered[9] => ~NO_FANOUT~
M_wr_data_filtered[10] => ~NO_FANOUT~
M_wr_data_filtered[11] => ~NO_FANOUT~
M_wr_data_filtered[12] => ~NO_FANOUT~
M_wr_data_filtered[13] => ~NO_FANOUT~
M_wr_data_filtered[14] => ~NO_FANOUT~
M_wr_data_filtered[15] => ~NO_FANOUT~
M_wr_data_filtered[16] => ~NO_FANOUT~
M_wr_data_filtered[17] => ~NO_FANOUT~
M_wr_data_filtered[18] => ~NO_FANOUT~
M_wr_data_filtered[19] => ~NO_FANOUT~
M_wr_data_filtered[20] => ~NO_FANOUT~
M_wr_data_filtered[21] => ~NO_FANOUT~
M_wr_data_filtered[22] => ~NO_FANOUT~
M_wr_data_filtered[23] => ~NO_FANOUT~
M_wr_data_filtered[24] => ~NO_FANOUT~
M_wr_data_filtered[25] => ~NO_FANOUT~
M_wr_data_filtered[26] => ~NO_FANOUT~
M_wr_data_filtered[27] => ~NO_FANOUT~
M_wr_data_filtered[28] => ~NO_FANOUT~
M_wr_data_filtered[29] => ~NO_FANOUT~
M_wr_data_filtered[30] => ~NO_FANOUT~
M_wr_data_filtered[31] => ~NO_FANOUT~
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => internal_dct_buffer[29].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[0].CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer~29.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer~28.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer~27.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer~26.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer~25.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer~24.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer~23.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer~22.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer~21.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer~20.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer~19.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer~18.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer~17.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer~16.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer~15.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer~14.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer~13.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer~12.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer~11.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer~10.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer~9.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer~8.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer~7.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer~6.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer~5.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer~4.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer~3.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer~2.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer~1.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer~0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count~3.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count~2.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count~1.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count~0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux1.IN5
ctrl[6] => Mux0.IN9
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux1.IN4
ctrl[7] => Mux0.IN8
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dct_buffer[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[0]
dct_count[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[1]
dct_count[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[2]
dct_count[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN3
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN2
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN1
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN0
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_oci_test_bench:the_cpu_oci_test_bench.test_ending
test_has_ended => cpu_oci_test_bench:the_cpu_oci_test_bench.test_has_ended
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux1.IN9
atm_valid => Mux0.IN9
dtm_valid => Mux1.IN10
dtm_valid => Mux0.IN10
itm_valid => Mux1.IN8
itm_valid => Mux0.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process_0~1.IN1
free3 => process_0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => process_0~1.IN1
free3 => process_0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
clk => internal_trc_im_addr[6].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_wrap.CLK
clk => trc_jtag_addr[16].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[0].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => A_WE_StdLogicVector~16.DATAB
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[20] => A_WE_StdLogicVector~15.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[21] => A_WE_StdLogicVector~14.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[22] => A_WE_StdLogicVector~13.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[23] => A_WE_StdLogicVector~12.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[24] => A_WE_StdLogicVector~11.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[25] => A_WE_StdLogicVector~10.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[26] => A_WE_StdLogicVector~9.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[27] => A_WE_StdLogicVector~8.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[28] => A_WE_StdLogicVector~7.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[29] => A_WE_StdLogicVector~6.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[30] => A_WE_StdLogicVector~5.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[31] => A_WE_StdLogicVector~4.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[32] => A_WE_StdLogicVector~3.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[33] => A_WE_StdLogicVector~2.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[34] => A_WE_StdLogicVector~1.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[35] => A_WE_StdLogicVector~0.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_im_addr[6].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_wrap.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => A_WE_StdLogicVector~16.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~15.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~14.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~13.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~12.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~11.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~10.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~9.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~8.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~7.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~6.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~5.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~4.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~3.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~2.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~1.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~0.OUTPUTSELECT
take_action_tracemem_a => process_1~0.IN0
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_action_tracemem_b => process_1~1.IN1
take_no_action_tracemem_a => process_1~0.IN1
trc_ctrl[0] => module_input11.IN0
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[32] => WideOr0.IN0
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[33] => WideOr0.IN1
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[34] => WideOr0.IN2
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tw[35] => WideOr0.IN3
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_puv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_puv1:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_puv1:auto_generated.data_a[0]
data_a[1] => altsyncram_puv1:auto_generated.data_a[1]
data_a[2] => altsyncram_puv1:auto_generated.data_a[2]
data_a[3] => altsyncram_puv1:auto_generated.data_a[3]
data_a[4] => altsyncram_puv1:auto_generated.data_a[4]
data_a[5] => altsyncram_puv1:auto_generated.data_a[5]
data_a[6] => altsyncram_puv1:auto_generated.data_a[6]
data_a[7] => altsyncram_puv1:auto_generated.data_a[7]
data_a[8] => altsyncram_puv1:auto_generated.data_a[8]
data_a[9] => altsyncram_puv1:auto_generated.data_a[9]
data_a[10] => altsyncram_puv1:auto_generated.data_a[10]
data_a[11] => altsyncram_puv1:auto_generated.data_a[11]
data_a[12] => altsyncram_puv1:auto_generated.data_a[12]
data_a[13] => altsyncram_puv1:auto_generated.data_a[13]
data_a[14] => altsyncram_puv1:auto_generated.data_a[14]
data_a[15] => altsyncram_puv1:auto_generated.data_a[15]
data_a[16] => altsyncram_puv1:auto_generated.data_a[16]
data_a[17] => altsyncram_puv1:auto_generated.data_a[17]
data_a[18] => altsyncram_puv1:auto_generated.data_a[18]
data_a[19] => altsyncram_puv1:auto_generated.data_a[19]
data_a[20] => altsyncram_puv1:auto_generated.data_a[20]
data_a[21] => altsyncram_puv1:auto_generated.data_a[21]
data_a[22] => altsyncram_puv1:auto_generated.data_a[22]
data_a[23] => altsyncram_puv1:auto_generated.data_a[23]
data_a[24] => altsyncram_puv1:auto_generated.data_a[24]
data_a[25] => altsyncram_puv1:auto_generated.data_a[25]
data_a[26] => altsyncram_puv1:auto_generated.data_a[26]
data_a[27] => altsyncram_puv1:auto_generated.data_a[27]
data_a[28] => altsyncram_puv1:auto_generated.data_a[28]
data_a[29] => altsyncram_puv1:auto_generated.data_a[29]
data_a[30] => altsyncram_puv1:auto_generated.data_a[30]
data_a[31] => altsyncram_puv1:auto_generated.data_a[31]
data_a[32] => altsyncram_puv1:auto_generated.data_a[32]
data_a[33] => altsyncram_puv1:auto_generated.data_a[33]
data_a[34] => altsyncram_puv1:auto_generated.data_a[34]
data_a[35] => altsyncram_puv1:auto_generated.data_a[35]
data_b[0] => altsyncram_puv1:auto_generated.data_b[0]
data_b[1] => altsyncram_puv1:auto_generated.data_b[1]
data_b[2] => altsyncram_puv1:auto_generated.data_b[2]
data_b[3] => altsyncram_puv1:auto_generated.data_b[3]
data_b[4] => altsyncram_puv1:auto_generated.data_b[4]
data_b[5] => altsyncram_puv1:auto_generated.data_b[5]
data_b[6] => altsyncram_puv1:auto_generated.data_b[6]
data_b[7] => altsyncram_puv1:auto_generated.data_b[7]
data_b[8] => altsyncram_puv1:auto_generated.data_b[8]
data_b[9] => altsyncram_puv1:auto_generated.data_b[9]
data_b[10] => altsyncram_puv1:auto_generated.data_b[10]
data_b[11] => altsyncram_puv1:auto_generated.data_b[11]
data_b[12] => altsyncram_puv1:auto_generated.data_b[12]
data_b[13] => altsyncram_puv1:auto_generated.data_b[13]
data_b[14] => altsyncram_puv1:auto_generated.data_b[14]
data_b[15] => altsyncram_puv1:auto_generated.data_b[15]
data_b[16] => altsyncram_puv1:auto_generated.data_b[16]
data_b[17] => altsyncram_puv1:auto_generated.data_b[17]
data_b[18] => altsyncram_puv1:auto_generated.data_b[18]
data_b[19] => altsyncram_puv1:auto_generated.data_b[19]
data_b[20] => altsyncram_puv1:auto_generated.data_b[20]
data_b[21] => altsyncram_puv1:auto_generated.data_b[21]
data_b[22] => altsyncram_puv1:auto_generated.data_b[22]
data_b[23] => altsyncram_puv1:auto_generated.data_b[23]
data_b[24] => altsyncram_puv1:auto_generated.data_b[24]
data_b[25] => altsyncram_puv1:auto_generated.data_b[25]
data_b[26] => altsyncram_puv1:auto_generated.data_b[26]
data_b[27] => altsyncram_puv1:auto_generated.data_b[27]
data_b[28] => altsyncram_puv1:auto_generated.data_b[28]
data_b[29] => altsyncram_puv1:auto_generated.data_b[29]
data_b[30] => altsyncram_puv1:auto_generated.data_b[30]
data_b[31] => altsyncram_puv1:auto_generated.data_b[31]
data_b[32] => altsyncram_puv1:auto_generated.data_b[32]
data_b[33] => altsyncram_puv1:auto_generated.data_b[33]
data_b[34] => altsyncram_puv1:auto_generated.data_b[34]
data_b[35] => altsyncram_puv1:auto_generated.data_b[35]
address_a[0] => altsyncram_puv1:auto_generated.address_a[0]
address_a[1] => altsyncram_puv1:auto_generated.address_a[1]
address_a[2] => altsyncram_puv1:auto_generated.address_a[2]
address_a[3] => altsyncram_puv1:auto_generated.address_a[3]
address_a[4] => altsyncram_puv1:auto_generated.address_a[4]
address_a[5] => altsyncram_puv1:auto_generated.address_a[5]
address_a[6] => altsyncram_puv1:auto_generated.address_a[6]
address_b[0] => altsyncram_puv1:auto_generated.address_b[0]
address_b[1] => altsyncram_puv1:auto_generated.address_b[1]
address_b[2] => altsyncram_puv1:auto_generated.address_b[2]
address_b[3] => altsyncram_puv1:auto_generated.address_b[3]
address_b[4] => altsyncram_puv1:auto_generated.address_b[4]
address_b[5] => altsyncram_puv1:auto_generated.address_b[5]
address_b[6] => altsyncram_puv1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_puv1:auto_generated.clock0
clock1 => altsyncram_puv1:auto_generated.clock1
clocken0 => altsyncram_puv1:auto_generated.clocken0
clocken1 => altsyncram_puv1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_puv1:auto_generated.q_a[0]
q_a[1] <= altsyncram_puv1:auto_generated.q_a[1]
q_a[2] <= altsyncram_puv1:auto_generated.q_a[2]
q_a[3] <= altsyncram_puv1:auto_generated.q_a[3]
q_a[4] <= altsyncram_puv1:auto_generated.q_a[4]
q_a[5] <= altsyncram_puv1:auto_generated.q_a[5]
q_a[6] <= altsyncram_puv1:auto_generated.q_a[6]
q_a[7] <= altsyncram_puv1:auto_generated.q_a[7]
q_a[8] <= altsyncram_puv1:auto_generated.q_a[8]
q_a[9] <= altsyncram_puv1:auto_generated.q_a[9]
q_a[10] <= altsyncram_puv1:auto_generated.q_a[10]
q_a[11] <= altsyncram_puv1:auto_generated.q_a[11]
q_a[12] <= altsyncram_puv1:auto_generated.q_a[12]
q_a[13] <= altsyncram_puv1:auto_generated.q_a[13]
q_a[14] <= altsyncram_puv1:auto_generated.q_a[14]
q_a[15] <= altsyncram_puv1:auto_generated.q_a[15]
q_a[16] <= altsyncram_puv1:auto_generated.q_a[16]
q_a[17] <= altsyncram_puv1:auto_generated.q_a[17]
q_a[18] <= altsyncram_puv1:auto_generated.q_a[18]
q_a[19] <= altsyncram_puv1:auto_generated.q_a[19]
q_a[20] <= altsyncram_puv1:auto_generated.q_a[20]
q_a[21] <= altsyncram_puv1:auto_generated.q_a[21]
q_a[22] <= altsyncram_puv1:auto_generated.q_a[22]
q_a[23] <= altsyncram_puv1:auto_generated.q_a[23]
q_a[24] <= altsyncram_puv1:auto_generated.q_a[24]
q_a[25] <= altsyncram_puv1:auto_generated.q_a[25]
q_a[26] <= altsyncram_puv1:auto_generated.q_a[26]
q_a[27] <= altsyncram_puv1:auto_generated.q_a[27]
q_a[28] <= altsyncram_puv1:auto_generated.q_a[28]
q_a[29] <= altsyncram_puv1:auto_generated.q_a[29]
q_a[30] <= altsyncram_puv1:auto_generated.q_a[30]
q_a[31] <= altsyncram_puv1:auto_generated.q_a[31]
q_a[32] <= altsyncram_puv1:auto_generated.q_a[32]
q_a[33] <= altsyncram_puv1:auto_generated.q_a[33]
q_a[34] <= altsyncram_puv1:auto_generated.q_a[34]
q_a[35] <= altsyncram_puv1:auto_generated.q_a[35]
q_b[0] <= altsyncram_puv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_puv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_puv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_puv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_puv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_puv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_puv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_puv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_puv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_puv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_puv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_puv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_puv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_puv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_puv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_puv1:auto_generated.q_b[15]
q_b[16] <= altsyncram_puv1:auto_generated.q_b[16]
q_b[17] <= altsyncram_puv1:auto_generated.q_b[17]
q_b[18] <= altsyncram_puv1:auto_generated.q_b[18]
q_b[19] <= altsyncram_puv1:auto_generated.q_b[19]
q_b[20] <= altsyncram_puv1:auto_generated.q_b[20]
q_b[21] <= altsyncram_puv1:auto_generated.q_b[21]
q_b[22] <= altsyncram_puv1:auto_generated.q_b[22]
q_b[23] <= altsyncram_puv1:auto_generated.q_b[23]
q_b[24] <= altsyncram_puv1:auto_generated.q_b[24]
q_b[25] <= altsyncram_puv1:auto_generated.q_b[25]
q_b[26] <= altsyncram_puv1:auto_generated.q_b[26]
q_b[27] <= altsyncram_puv1:auto_generated.q_b[27]
q_b[28] <= altsyncram_puv1:auto_generated.q_b[28]
q_b[29] <= altsyncram_puv1:auto_generated.q_b[29]
q_b[30] <= altsyncram_puv1:auto_generated.q_b[30]
q_b[31] <= altsyncram_puv1:auto_generated.q_b[31]
q_b[32] <= altsyncram_puv1:auto_generated.q_b[32]
q_b[33] <= altsyncram_puv1:auto_generated.q_b[33]
q_b[34] <= altsyncram_puv1:auto_generated.q_b[34]
q_b[35] <= altsyncram_puv1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_puv1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[31]
clk => cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.debugack
monitor_error => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_ready
reset_n => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.reset_n
resetlatch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_on
trc_wrap => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux45.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux43.IN5
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux5.IN3
ir_in[0] => Mux4.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux1.IN2
ir_in[0] => Mux0.IN1
ir_in[1] => Mux45.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux43.IN4
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux5.IN2
ir_in[1] => Mux4.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux1.IN1
ir_in[1] => Mux0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tck => internal_sr[37].CLK
tck => internal_sr[36].CLK
tck => internal_sr[35].CLK
tck => internal_sr[34].CLK
tck => internal_sr[33].CLK
tck => internal_sr[32].CLK
tck => internal_sr[31].CLK
tck => internal_sr[30].CLK
tck => internal_sr[29].CLK
tck => internal_sr[28].CLK
tck => internal_sr[27].CLK
tck => internal_sr[26].CLK
tck => internal_sr[25].CLK
tck => internal_sr[24].CLK
tck => internal_sr[23].CLK
tck => internal_sr[22].CLK
tck => internal_sr[21].CLK
tck => internal_sr[20].CLK
tck => internal_sr[19].CLK
tck => internal_sr[18].CLK
tck => internal_sr[17].CLK
tck => internal_sr[16].CLK
tck => internal_sr[15].CLK
tck => internal_sr[14].CLK
tck => internal_sr[13].CLK
tck => internal_sr[12].CLK
tck => internal_sr[11].CLK
tck => internal_sr[10].CLK
tck => internal_sr[9].CLK
tck => internal_sr[8].CLK
tck => internal_sr[7].CLK
tck => internal_sr[6].CLK
tck => internal_sr[5].CLK
tck => internal_sr[4].CLK
tck => internal_sr[3].CLK
tck => internal_sr[2].CLK
tck => internal_sr[1].CLK
tck => internal_sr[0].CLK
tck => DRsize[2].CLK
tck => DRsize[1].CLK
tck => DRsize[0].CLK
tck => ir_out[1]~reg0.CLK
tck => ir_out[0]~reg0.CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tdi => internal_sr~38.DATAB
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => Mux41.IN0
tdi => Mux40.IN0
tdi => Mux39.IN0
tdi => Mux38.IN0
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr~37.OUTPUTSELECT
vs_cdr => internal_sr~36.OUTPUTSELECT
vs_cdr => internal_sr~35.OUTPUTSELECT
vs_cdr => internal_sr~34.OUTPUTSELECT
vs_cdr => internal_sr~33.OUTPUTSELECT
vs_cdr => internal_sr~32.OUTPUTSELECT
vs_cdr => internal_sr~31.OUTPUTSELECT
vs_cdr => internal_sr~30.OUTPUTSELECT
vs_cdr => internal_sr~29.OUTPUTSELECT
vs_cdr => internal_sr~28.OUTPUTSELECT
vs_cdr => internal_sr~27.OUTPUTSELECT
vs_cdr => internal_sr~26.OUTPUTSELECT
vs_cdr => internal_sr~25.OUTPUTSELECT
vs_cdr => internal_sr~24.OUTPUTSELECT
vs_cdr => internal_sr~23.OUTPUTSELECT
vs_cdr => internal_sr~22.OUTPUTSELECT
vs_cdr => internal_sr~21.OUTPUTSELECT
vs_cdr => internal_sr~20.OUTPUTSELECT
vs_cdr => internal_sr~19.OUTPUTSELECT
vs_cdr => internal_sr~18.OUTPUTSELECT
vs_cdr => internal_sr~17.OUTPUTSELECT
vs_cdr => internal_sr~16.OUTPUTSELECT
vs_cdr => internal_sr~15.OUTPUTSELECT
vs_cdr => internal_sr~14.OUTPUTSELECT
vs_cdr => internal_sr~13.OUTPUTSELECT
vs_cdr => internal_sr~12.OUTPUTSELECT
vs_cdr => internal_sr~11.OUTPUTSELECT
vs_cdr => internal_sr~10.OUTPUTSELECT
vs_cdr => internal_sr~9.OUTPUTSELECT
vs_cdr => internal_sr~8.OUTPUTSELECT
vs_cdr => internal_sr~7.OUTPUTSELECT
vs_cdr => internal_sr~6.OUTPUTSELECT
vs_cdr => internal_sr~5.OUTPUTSELECT
vs_cdr => internal_sr~4.OUTPUTSELECT
vs_cdr => internal_sr~3.OUTPUTSELECT
vs_cdr => internal_sr~2.OUTPUTSELECT
vs_cdr => internal_sr~1.OUTPUTSELECT
vs_cdr => internal_sr~0.OUTPUTSELECT
vs_sdr => internal_sr~75.OUTPUTSELECT
vs_sdr => internal_sr~74.OUTPUTSELECT
vs_sdr => internal_sr~73.OUTPUTSELECT
vs_sdr => internal_sr~72.OUTPUTSELECT
vs_sdr => internal_sr~71.OUTPUTSELECT
vs_sdr => internal_sr~70.OUTPUTSELECT
vs_sdr => internal_sr~69.OUTPUTSELECT
vs_sdr => internal_sr~68.OUTPUTSELECT
vs_sdr => internal_sr~67.OUTPUTSELECT
vs_sdr => internal_sr~66.OUTPUTSELECT
vs_sdr => internal_sr~65.OUTPUTSELECT
vs_sdr => internal_sr~64.OUTPUTSELECT
vs_sdr => internal_sr~63.OUTPUTSELECT
vs_sdr => internal_sr~62.OUTPUTSELECT
vs_sdr => internal_sr~61.OUTPUTSELECT
vs_sdr => internal_sr~60.OUTPUTSELECT
vs_sdr => internal_sr~59.OUTPUTSELECT
vs_sdr => internal_sr~58.OUTPUTSELECT
vs_sdr => internal_sr~57.OUTPUTSELECT
vs_sdr => internal_sr~56.OUTPUTSELECT
vs_sdr => internal_sr~55.OUTPUTSELECT
vs_sdr => internal_sr~54.OUTPUTSELECT
vs_sdr => internal_sr~53.OUTPUTSELECT
vs_sdr => internal_sr~52.OUTPUTSELECT
vs_sdr => internal_sr~51.OUTPUTSELECT
vs_sdr => internal_sr~50.OUTPUTSELECT
vs_sdr => internal_sr~49.OUTPUTSELECT
vs_sdr => internal_sr~48.OUTPUTSELECT
vs_sdr => internal_sr~47.OUTPUTSELECT
vs_sdr => internal_sr~46.OUTPUTSELECT
vs_sdr => internal_sr~45.OUTPUTSELECT
vs_sdr => internal_sr~44.OUTPUTSELECT
vs_sdr => internal_sr~43.OUTPUTSELECT
vs_sdr => internal_sr~42.OUTPUTSELECT
vs_sdr => internal_sr~41.OUTPUTSELECT
vs_sdr => internal_sr~40.OUTPUTSELECT
vs_sdr => internal_sr~39.OUTPUTSELECT
vs_sdr => internal_sr~38.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr~37.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr~36.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr~35.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr~34.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr~33.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr~32.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr~31.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr~30.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr~29.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr~28.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr~27.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr~26.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr~25.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr~24.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr~23.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr~22.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr~21.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr~20.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr~19.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr~18.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr~17.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr~16.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr~15.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr~14.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr~13.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr~12.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr~11.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr~10.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr~9.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr~8.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr~7.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr~6.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr~5.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr~4.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr~3.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr~2.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr~1.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr~0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
clk => sync2_udr.CLK
clk => update_jdo_strobe.CLK
clk => enable_action_strobe.CLK
clk => sync2_uir.CLK
clk => jxuir.CLK
clk => ir[1].CLK
clk => ir[0].CLK
clk => internal_jdo1[37].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[0].CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din
jdo[0] <= jdo~37.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo~36.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo~35.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo~34.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo~33.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo~32.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo~31.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo~30.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo~29.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo~28.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo~27.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo~26.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo~25.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo~24.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo~23.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo~22.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo~21.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo~20.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo~19.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo~18.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo~17.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo~16.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo~15.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo~14.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo~13.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo~12.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo~11.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo~10.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo~9.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo~8.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo~7.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo~6.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo~5.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo~4.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo~3.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo~2.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo~1.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|NiosII_stratix_1s10_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clr => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave
clk => d1_reasons_to_wait.CLK
clk => select_n_to_the_ext_flash~reg0.CLK
clk => select_n_to_the_ext_ram~reg0.CLK
clk => ext_ram_bus_avalon_slave_arb_share_counter[2].CLK
clk => ext_ram_bus_avalon_slave_arb_share_counter[1].CLK
clk => ext_ram_bus_avalon_slave_arb_share_counter[0].CLK
clk => ext_ram_bus_avalon_slave_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_lan91c111_s1.CLK
clk => cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1].CLK
clk => cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0].CLK
clk => internal_incoming_ext_ram_bus_data[31].CLK
clk => internal_incoming_ext_ram_bus_data[30].CLK
clk => internal_incoming_ext_ram_bus_data[29].CLK
clk => internal_incoming_ext_ram_bus_data[28].CLK
clk => internal_incoming_ext_ram_bus_data[27].CLK
clk => internal_incoming_ext_ram_bus_data[26].CLK
clk => internal_incoming_ext_ram_bus_data[25].CLK
clk => internal_incoming_ext_ram_bus_data[24].CLK
clk => internal_incoming_ext_ram_bus_data[23].CLK
clk => internal_incoming_ext_ram_bus_data[22].CLK
clk => internal_incoming_ext_ram_bus_data[21].CLK
clk => internal_incoming_ext_ram_bus_data[20].CLK
clk => internal_incoming_ext_ram_bus_data[19].CLK
clk => internal_incoming_ext_ram_bus_data[18].CLK
clk => internal_incoming_ext_ram_bus_data[17].CLK
clk => internal_incoming_ext_ram_bus_data[16].CLK
clk => internal_incoming_ext_ram_bus_data[15].CLK
clk => internal_incoming_ext_ram_bus_data[14].CLK
clk => internal_incoming_ext_ram_bus_data[13].CLK
clk => internal_incoming_ext_ram_bus_data[12].CLK
clk => internal_incoming_ext_ram_bus_data[11].CLK
clk => internal_incoming_ext_ram_bus_data[10].CLK
clk => internal_incoming_ext_ram_bus_data[9].CLK
clk => internal_incoming_ext_ram_bus_data[8].CLK
clk => internal_incoming_ext_ram_bus_data[7].CLK
clk => internal_incoming_ext_ram_bus_data[6].CLK
clk => internal_incoming_ext_ram_bus_data[5].CLK
clk => internal_incoming_ext_ram_bus_data[4].CLK
clk => internal_incoming_ext_ram_bus_data[3].CLK
clk => internal_incoming_ext_ram_bus_data[2].CLK
clk => internal_incoming_ext_ram_bus_data[1].CLK
clk => internal_incoming_ext_ram_bus_data[0].CLK
clk => d1_outgoing_ext_ram_bus_data[31].CLK
clk => d1_outgoing_ext_ram_bus_data[30].CLK
clk => d1_outgoing_ext_ram_bus_data[29].CLK
clk => d1_outgoing_ext_ram_bus_data[28].CLK
clk => d1_outgoing_ext_ram_bus_data[27].CLK
clk => d1_outgoing_ext_ram_bus_data[26].CLK
clk => d1_outgoing_ext_ram_bus_data[25].CLK
clk => d1_outgoing_ext_ram_bus_data[24].CLK
clk => d1_outgoing_ext_ram_bus_data[23].CLK
clk => d1_outgoing_ext_ram_bus_data[22].CLK
clk => d1_outgoing_ext_ram_bus_data[21].CLK
clk => d1_outgoing_ext_ram_bus_data[20].CLK
clk => d1_outgoing_ext_ram_bus_data[19].CLK
clk => d1_outgoing_ext_ram_bus_data[18].CLK
clk => d1_outgoing_ext_ram_bus_data[17].CLK
clk => d1_outgoing_ext_ram_bus_data[16].CLK
clk => d1_outgoing_ext_ram_bus_data[15].CLK
clk => d1_outgoing_ext_ram_bus_data[14].CLK
clk => d1_outgoing_ext_ram_bus_data[13].CLK
clk => d1_outgoing_ext_ram_bus_data[12].CLK
clk => d1_outgoing_ext_ram_bus_data[11].CLK
clk => d1_outgoing_ext_ram_bus_data[10].CLK
clk => d1_outgoing_ext_ram_bus_data[9].CLK
clk => d1_outgoing_ext_ram_bus_data[8].CLK
clk => d1_outgoing_ext_ram_bus_data[7].CLK
clk => d1_outgoing_ext_ram_bus_data[6].CLK
clk => d1_outgoing_ext_ram_bus_data[5].CLK
clk => d1_outgoing_ext_ram_bus_data[4].CLK
clk => d1_outgoing_ext_ram_bus_data[3].CLK
clk => d1_outgoing_ext_ram_bus_data[2].CLK
clk => d1_outgoing_ext_ram_bus_data[1].CLK
clk => d1_outgoing_ext_ram_bus_data[0].CLK
clk => d1_in_a_write_cycle.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1.CLK
clk => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => write_n_to_the_ext_ram_local.CLK
clk => wrote_half_cycle_ext_ram_s1_last_time.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_ext_ram_s1.CLK
clk => cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1].CLK
clk => cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0].CLK
clk => last_cycle_cpu_data_master_granted_slave_lan91c111_s1.CLK
clk => cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1].CLK
clk => cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0].CLK
clk => last_cycle_cpu_data_master_granted_slave_ext_flash_s1.CLK
clk => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => last_cycle_cpu_data_master_granted_slave_ext_ram_s1.CLK
clk => cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1].CLK
clk => cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[5].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[4].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[3].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[2].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[1].CLK
clk => ext_ram_bus_avalon_slave_saved_chosen_master_vector[0].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[5].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[4].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[3].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[2].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[1].CLK
clk => ext_ram_bus_avalon_slave_arb_addend[0].CLK
clk => reset_to_the_lan91c111~reg0.CLK
clk => ext_ram_bus_avalon_slave_reg_firsttransfer.CLK
clk => ior_n_to_the_lan91c111~reg0.CLK
clk => iow_n_to_the_lan91c111~reg0.CLK
clk => byteenablen_to_the_lan91c111[3]~reg0.CLK
clk => byteenablen_to_the_lan91c111[2]~reg0.CLK
clk => byteenablen_to_the_lan91c111[1]~reg0.CLK
clk => byteenablen_to_the_lan91c111[0]~reg0.CLK
clk => ext_ram_bus_address[22]~reg0.CLK
clk => ext_ram_bus_address[21]~reg0.CLK
clk => ext_ram_bus_address[20]~reg0.CLK
clk => ext_ram_bus_address[19]~reg0.CLK
clk => ext_ram_bus_address[18]~reg0.CLK
clk => ext_ram_bus_address[17]~reg0.CLK
clk => ext_ram_bus_address[16]~reg0.CLK
clk => ext_ram_bus_address[15]~reg0.CLK
clk => ext_ram_bus_address[14]~reg0.CLK
clk => ext_ram_bus_address[13]~reg0.CLK
clk => ext_ram_bus_address[12]~reg0.CLK
clk => ext_ram_bus_address[11]~reg0.CLK
clk => ext_ram_bus_address[10]~reg0.CLK
clk => ext_ram_bus_address[9]~reg0.CLK
clk => ext_ram_bus_address[8]~reg0.CLK
clk => ext_ram_bus_address[7]~reg0.CLK
clk => ext_ram_bus_address[6]~reg0.CLK
clk => ext_ram_bus_address[5]~reg0.CLK
clk => ext_ram_bus_address[4]~reg0.CLK
clk => ext_ram_bus_address[3]~reg0.CLK
clk => ext_ram_bus_address[2]~reg0.CLK
clk => ext_ram_bus_address[1]~reg0.CLK
clk => ext_ram_bus_address[0]~reg0.CLK
clk => d1_ext_ram_bus_avalon_slave_end_xfer~reg0.CLK
clk => lan91c111_s1_wait_counter[3].CLK
clk => lan91c111_s1_wait_counter[2].CLK
clk => lan91c111_s1_wait_counter[1].CLK
clk => lan91c111_s1_wait_counter[0].CLK
clk => read_n_to_the_ext_flash~reg0.CLK
clk => write_n_to_the_ext_flash~reg0.CLK
clk => ext_flash_s1_wait_counter[3].CLK
clk => ext_flash_s1_wait_counter[2].CLK
clk => ext_flash_s1_wait_counter[1].CLK
clk => ext_flash_s1_wait_counter[0].CLK
clk => read_n_to_the_ext_ram~reg0.CLK
clk => be_n_to_the_ext_ram[3]~reg0.CLK
clk => be_n_to_the_ext_ram[2]~reg0.CLK
clk => be_n_to_the_ext_ram[1]~reg0.CLK
clk => be_n_to_the_ext_ram[0]~reg0.CLK
clk => d1_irq_from_the_lan91c111~reg0.CLK
clk => write_n_to_the_ext_ram_mask.CLK
cpu_data_master_address_to_slave[0] => p1_ext_ram_bus_address[0].DATAB
cpu_data_master_address_to_slave[0] => A_WE_StdLogicVector~86.DATAB
cpu_data_master_address_to_slave[1] => p1_ext_ram_bus_address[1].DATAB
cpu_data_master_address_to_slave[1] => A_WE_StdLogicVector~85.DATAB
cpu_data_master_address_to_slave[2] => p1_ext_ram_bus_address[2].DATAB
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~130.DATAB
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~84.DATAB
cpu_data_master_address_to_slave[3] => p1_ext_ram_bus_address[3].DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~129.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~83.DATAB
cpu_data_master_address_to_slave[4] => p1_ext_ram_bus_address[4].DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~128.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~82.DATAB
cpu_data_master_address_to_slave[5] => p1_ext_ram_bus_address[5].DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~127.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~81.DATAB
cpu_data_master_address_to_slave[6] => p1_ext_ram_bus_address[6].DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~126.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~80.DATAB
cpu_data_master_address_to_slave[7] => p1_ext_ram_bus_address[7].DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~125.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~79.DATAB
cpu_data_master_address_to_slave[8] => p1_ext_ram_bus_address[8].DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~124.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~78.DATAB
cpu_data_master_address_to_slave[9] => p1_ext_ram_bus_address[9].DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~123.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~77.DATAB
cpu_data_master_address_to_slave[10] => p1_ext_ram_bus_address[10].DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~122.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~76.DATAB
cpu_data_master_address_to_slave[11] => p1_ext_ram_bus_address[11].DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~121.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~75.DATAB
cpu_data_master_address_to_slave[12] => p1_ext_ram_bus_address[12].DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~120.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~74.DATAB
cpu_data_master_address_to_slave[13] => p1_ext_ram_bus_address[13].DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~119.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~73.DATAB
cpu_data_master_address_to_slave[14] => p1_ext_ram_bus_address[14].DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~118.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~72.DATAB
cpu_data_master_address_to_slave[15] => p1_ext_ram_bus_address[15].DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~117.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~71.DATAB
cpu_data_master_address_to_slave[16] => p1_ext_ram_bus_address[16].DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~116.DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~70.DATAB
cpu_data_master_address_to_slave[16] => Equal0.IN51
cpu_data_master_address_to_slave[17] => p1_ext_ram_bus_address[17].DATAB
cpu_data_master_address_to_slave[17] => A_WE_StdLogicVector~115.DATAB
cpu_data_master_address_to_slave[17] => A_WE_StdLogicVector~69.DATAB
cpu_data_master_address_to_slave[17] => Equal0.IN50
cpu_data_master_address_to_slave[18] => p1_ext_ram_bus_address[18].DATAB
cpu_data_master_address_to_slave[18] => A_WE_StdLogicVector~114.DATAB
cpu_data_master_address_to_slave[18] => A_WE_StdLogicVector~68.DATAB
cpu_data_master_address_to_slave[18] => Equal0.IN49
cpu_data_master_address_to_slave[19] => p1_ext_ram_bus_address[19].DATAB
cpu_data_master_address_to_slave[19] => A_WE_StdLogicVector~113.DATAB
cpu_data_master_address_to_slave[19] => A_WE_StdLogicVector~67.DATAB
cpu_data_master_address_to_slave[19] => Equal0.IN48
cpu_data_master_address_to_slave[20] => p1_ext_ram_bus_address[20].DATAB
cpu_data_master_address_to_slave[20] => A_WE_StdLogicVector~112.DATAB
cpu_data_master_address_to_slave[20] => A_WE_StdLogicVector~66.DATAB
cpu_data_master_address_to_slave[20] => Equal2.IN51
cpu_data_master_address_to_slave[20] => Equal0.IN47
cpu_data_master_address_to_slave[21] => p1_ext_ram_bus_address[21].DATAB
cpu_data_master_address_to_slave[21] => A_WE_StdLogicVector~111.DATAB
cpu_data_master_address_to_slave[21] => A_WE_StdLogicVector~65.DATAB
cpu_data_master_address_to_slave[21] => Equal2.IN50
cpu_data_master_address_to_slave[21] => Equal0.IN46
cpu_data_master_address_to_slave[22] => p1_ext_ram_bus_address[22].DATAB
cpu_data_master_address_to_slave[22] => A_WE_StdLogicVector~110.DATAB
cpu_data_master_address_to_slave[22] => A_WE_StdLogicVector~64.DATAB
cpu_data_master_address_to_slave[22] => Equal2.IN49
cpu_data_master_address_to_slave[22] => Equal0.IN45
cpu_data_master_address_to_slave[23] => Equal2.IN48
cpu_data_master_address_to_slave[23] => Equal1.IN51
cpu_data_master_address_to_slave[23] => Equal0.IN44
cpu_data_master_address_to_slave[24] => Equal2.IN47
cpu_data_master_address_to_slave[24] => Equal1.IN50
cpu_data_master_address_to_slave[24] => Equal0.IN43
cpu_data_master_address_to_slave[25] => Equal2.IN46
cpu_data_master_address_to_slave[25] => Equal1.IN49
cpu_data_master_address_to_slave[25] => Equal0.IN42
cpu_data_master_byteenable[0] => A_WE_StdLogic~2.DATAB
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~179.DATAB
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~167.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogic~1.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~178.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~166.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogic~0.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~177.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~165.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogic~0.DATAA
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~176.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~164.DATAB
cpu_data_master_dbs_address[0] => Equal13.IN63
cpu_data_master_dbs_address[0] => Equal12.IN63
cpu_data_master_dbs_address[0] => Equal11.IN63
cpu_data_master_dbs_address[0] => A_WE_StdLogicVector~132.DATAB
cpu_data_master_dbs_address[1] => Equal13.IN62
cpu_data_master_dbs_address[1] => Equal12.IN62
cpu_data_master_dbs_address[1] => Equal11.IN62
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector~131.DATAB
cpu_data_master_dbs_write_8[0] => A_WE_StdLogicVector~41.DATAB
cpu_data_master_dbs_write_8[1] => A_WE_StdLogicVector~40.DATAB
cpu_data_master_dbs_write_8[2] => A_WE_StdLogicVector~39.DATAB
cpu_data_master_dbs_write_8[3] => A_WE_StdLogicVector~38.DATAB
cpu_data_master_dbs_write_8[4] => A_WE_StdLogicVector~37.DATAB
cpu_data_master_dbs_write_8[5] => A_WE_StdLogicVector~36.DATAB
cpu_data_master_dbs_write_8[6] => A_WE_StdLogicVector~35.DATAB
cpu_data_master_dbs_write_8[7] => A_WE_StdLogicVector~34.DATAB
cpu_data_master_no_byte_enables_and_last_term => internal_cpu_data_master_qualified_request_ext_flash_s1~1.IN1
cpu_data_master_read => p1_read_n_to_the_ext_ram~0.IN0
cpu_data_master_read => ext_flash_s1_in_a_read_cycle~0.IN0
cpu_data_master_read => lan91c111_s1_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_ext_ram_s1~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_ext_ram_s1~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_ext_flash_s1~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_lan91c111_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_ext_ram_s1~1.IN1
cpu_data_master_write => ext_ram_s1_in_a_write_cycle.IN0
cpu_data_master_write => ext_flash_s1_in_a_write_cycle.IN0
cpu_data_master_write => lan91c111_s1_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_ext_ram_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_ext_ram_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_ext_flash_s1~2.IN0
cpu_data_master_writedata[0] => outgoing_ext_ram_bus_data[0].DATAB
cpu_data_master_writedata[0] => A_WE_StdLogicVector~41.DATAA
cpu_data_master_writedata[1] => outgoing_ext_ram_bus_data[1].DATAB
cpu_data_master_writedata[1] => A_WE_StdLogicVector~40.DATAA
cpu_data_master_writedata[2] => outgoing_ext_ram_bus_data[2].DATAB
cpu_data_master_writedata[2] => A_WE_StdLogicVector~39.DATAA
cpu_data_master_writedata[3] => outgoing_ext_ram_bus_data[3].DATAB
cpu_data_master_writedata[3] => A_WE_StdLogicVector~38.DATAA
cpu_data_master_writedata[4] => outgoing_ext_ram_bus_data[4].DATAB
cpu_data_master_writedata[4] => A_WE_StdLogicVector~37.DATAA
cpu_data_master_writedata[5] => outgoing_ext_ram_bus_data[5].DATAB
cpu_data_master_writedata[5] => A_WE_StdLogicVector~36.DATAA
cpu_data_master_writedata[6] => outgoing_ext_ram_bus_data[6].DATAB
cpu_data_master_writedata[6] => A_WE_StdLogicVector~35.DATAA
cpu_data_master_writedata[7] => outgoing_ext_ram_bus_data[7].DATAB
cpu_data_master_writedata[7] => A_WE_StdLogicVector~34.DATAA
cpu_data_master_writedata[8] => outgoing_ext_ram_bus_data[8].DATAB
cpu_data_master_writedata[8] => A_WE_StdLogicVector~33.DATAA
cpu_data_master_writedata[9] => outgoing_ext_ram_bus_data[9].DATAB
cpu_data_master_writedata[9] => A_WE_StdLogicVector~32.DATAA
cpu_data_master_writedata[10] => outgoing_ext_ram_bus_data[10].DATAB
cpu_data_master_writedata[10] => A_WE_StdLogicVector~31.DATAA
cpu_data_master_writedata[11] => outgoing_ext_ram_bus_data[11].DATAB
cpu_data_master_writedata[11] => A_WE_StdLogicVector~30.DATAA
cpu_data_master_writedata[12] => outgoing_ext_ram_bus_data[12].DATAB
cpu_data_master_writedata[12] => A_WE_StdLogicVector~29.DATAA
cpu_data_master_writedata[13] => outgoing_ext_ram_bus_data[13].DATAB
cpu_data_master_writedata[13] => A_WE_StdLogicVector~28.DATAA
cpu_data_master_writedata[14] => outgoing_ext_ram_bus_data[14].DATAB
cpu_data_master_writedata[14] => A_WE_StdLogicVector~27.DATAA
cpu_data_master_writedata[15] => outgoing_ext_ram_bus_data[15].DATAB
cpu_data_master_writedata[15] => A_WE_StdLogicVector~26.DATAA
cpu_data_master_writedata[16] => outgoing_ext_ram_bus_data[16].DATAB
cpu_data_master_writedata[16] => A_WE_StdLogicVector~25.DATAA
cpu_data_master_writedata[17] => outgoing_ext_ram_bus_data[17].DATAB
cpu_data_master_writedata[17] => A_WE_StdLogicVector~24.DATAA
cpu_data_master_writedata[18] => outgoing_ext_ram_bus_data[18].DATAB
cpu_data_master_writedata[18] => A_WE_StdLogicVector~23.DATAA
cpu_data_master_writedata[19] => outgoing_ext_ram_bus_data[19].DATAB
cpu_data_master_writedata[19] => A_WE_StdLogicVector~22.DATAA
cpu_data_master_writedata[20] => outgoing_ext_ram_bus_data[20].DATAB
cpu_data_master_writedata[20] => A_WE_StdLogicVector~21.DATAA
cpu_data_master_writedata[21] => outgoing_ext_ram_bus_data[21].DATAB
cpu_data_master_writedata[21] => A_WE_StdLogicVector~20.DATAA
cpu_data_master_writedata[22] => outgoing_ext_ram_bus_data[22].DATAB
cpu_data_master_writedata[22] => A_WE_StdLogicVector~19.DATAA
cpu_data_master_writedata[23] => outgoing_ext_ram_bus_data[23].DATAB
cpu_data_master_writedata[23] => A_WE_StdLogicVector~18.DATAA
cpu_data_master_writedata[24] => outgoing_ext_ram_bus_data[24].DATAB
cpu_data_master_writedata[24] => A_WE_StdLogicVector~17.DATAA
cpu_data_master_writedata[25] => outgoing_ext_ram_bus_data[25].DATAB
cpu_data_master_writedata[25] => A_WE_StdLogicVector~16.DATAA
cpu_data_master_writedata[26] => outgoing_ext_ram_bus_data[26].DATAB
cpu_data_master_writedata[26] => A_WE_StdLogicVector~15.DATAA
cpu_data_master_writedata[27] => outgoing_ext_ram_bus_data[27].DATAB
cpu_data_master_writedata[27] => A_WE_StdLogicVector~14.DATAA
cpu_data_master_writedata[28] => outgoing_ext_ram_bus_data[28].DATAB
cpu_data_master_writedata[28] => A_WE_StdLogicVector~13.DATAA
cpu_data_master_writedata[29] => outgoing_ext_ram_bus_data[29].DATAB
cpu_data_master_writedata[29] => A_WE_StdLogicVector~12.DATAA
cpu_data_master_writedata[30] => outgoing_ext_ram_bus_data[30].DATAB
cpu_data_master_writedata[30] => A_WE_StdLogicVector~11.DATAA
cpu_data_master_writedata[31] => outgoing_ext_ram_bus_data[31].DATAB
cpu_data_master_writedata[31] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[0] => A_WE_StdLogicVector~155.DATAB
cpu_instruction_master_address_to_slave[0] => A_WE_StdLogicVector~86.DATAA
cpu_instruction_master_address_to_slave[1] => A_WE_StdLogicVector~154.DATAB
cpu_instruction_master_address_to_slave[1] => A_WE_StdLogicVector~85.DATAA
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~153.DATAB
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~107.DATAB
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~84.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~152.DATAB
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~106.DATAB
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~83.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~151.DATAB
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~105.DATAB
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~82.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~150.DATAB
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~104.DATAB
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~81.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~149.DATAB
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~103.DATAB
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~80.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~148.DATAB
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~102.DATAB
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~79.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~147.DATAB
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~101.DATAB
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~78.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~146.DATAB
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~100.DATAB
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~77.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~145.DATAB
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~99.DATAB
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~76.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~144.DATAB
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~98.DATAB
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~75.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~143.DATAB
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~97.DATAB
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~74.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~142.DATAB
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~96.DATAB
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~73.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~141.DATAB
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~95.DATAB
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~72.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~140.DATAB
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~94.DATAB
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~71.DATAA
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~139.DATAB
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~93.DATAB
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~70.DATAA
cpu_instruction_master_address_to_slave[16] => Equal3.IN51
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~138.DATAB
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~92.DATAB
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~69.DATAA
cpu_instruction_master_address_to_slave[17] => Equal3.IN50
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~137.DATAB
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~91.DATAB
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~68.DATAA
cpu_instruction_master_address_to_slave[18] => Equal3.IN49
cpu_instruction_master_address_to_slave[19] => A_WE_StdLogicVector~136.DATAB
cpu_instruction_master_address_to_slave[19] => A_WE_StdLogicVector~90.DATAB
cpu_instruction_master_address_to_slave[19] => A_WE_StdLogicVector~67.DATAA
cpu_instruction_master_address_to_slave[19] => Equal3.IN48
cpu_instruction_master_address_to_slave[20] => A_WE_StdLogicVector~135.DATAB
cpu_instruction_master_address_to_slave[20] => A_WE_StdLogicVector~89.DATAB
cpu_instruction_master_address_to_slave[20] => A_WE_StdLogicVector~66.DATAA
cpu_instruction_master_address_to_slave[20] => Equal5.IN51
cpu_instruction_master_address_to_slave[20] => Equal3.IN47
cpu_instruction_master_address_to_slave[21] => A_WE_StdLogicVector~134.DATAB
cpu_instruction_master_address_to_slave[21] => A_WE_StdLogicVector~88.DATAB
cpu_instruction_master_address_to_slave[21] => A_WE_StdLogicVector~65.DATAA
cpu_instruction_master_address_to_slave[21] => Equal5.IN50
cpu_instruction_master_address_to_slave[21] => Equal3.IN46
cpu_instruction_master_address_to_slave[22] => A_WE_StdLogicVector~133.DATAB
cpu_instruction_master_address_to_slave[22] => A_WE_StdLogicVector~87.DATAB
cpu_instruction_master_address_to_slave[22] => A_WE_StdLogicVector~64.DATAA
cpu_instruction_master_address_to_slave[22] => Equal5.IN49
cpu_instruction_master_address_to_slave[22] => Equal3.IN45
cpu_instruction_master_address_to_slave[23] => Equal5.IN48
cpu_instruction_master_address_to_slave[23] => Equal4.IN51
cpu_instruction_master_address_to_slave[23] => Equal3.IN44
cpu_instruction_master_address_to_slave[24] => Equal5.IN47
cpu_instruction_master_address_to_slave[24] => Equal4.IN50
cpu_instruction_master_address_to_slave[24] => Equal3.IN43
cpu_instruction_master_address_to_slave[25] => Equal5.IN46
cpu_instruction_master_address_to_slave[25] => Equal4.IN49
cpu_instruction_master_address_to_slave[25] => Equal3.IN42
cpu_instruction_master_dbs_address[0] => A_WE_StdLogicVector~109.DATAB
cpu_instruction_master_dbs_address[1] => A_WE_StdLogicVector~108.DATAB
cpu_instruction_master_latency_counter[0] => LessThan0.IN4
cpu_instruction_master_latency_counter[1] => LessThan0.IN3
cpu_instruction_master_read => p1_read_n_to_the_ext_ram~1.IN0
cpu_instruction_master_read => ext_flash_s1_in_a_read_cycle~1.IN0
cpu_instruction_master_read => lan91c111_s1_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_ext_ram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_ext_ram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_ext_ram_s1~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_ext_flash_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_ext_flash_s1~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_lan91c111_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_lan91c111_s1~0.IN0
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => internal_cpu_instruction_master_qualified_request_ext_ram_s1~0.IN1
irq_from_the_lan91c111 => d1_irq_from_the_lan91c111~reg0.DATAIN
reset_n => ext_flash_s1_wait_counter[0].ACLR
reset_n => ext_flash_s1_wait_counter[1].ACLR
reset_n => ext_flash_s1_wait_counter[2].ACLR
reset_n => ext_flash_s1_wait_counter[3].ACLR
reset_n => lan91c111_s1_wait_counter[0].ACLR
reset_n => lan91c111_s1_wait_counter[1].ACLR
reset_n => lan91c111_s1_wait_counter[2].ACLR
reset_n => lan91c111_s1_wait_counter[3].ACLR
reset_n => ext_ram_bus_avalon_slave_reg_firsttransfer.PRESET
reset_n => ext_ram_bus_avalon_slave_arb_addend[0].PRESET
reset_n => ext_ram_bus_avalon_slave_arb_addend[1].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_addend[2].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_addend[3].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_addend[4].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_addend[5].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[2].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[3].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[4].ACLR
reset_n => ext_ram_bus_avalon_slave_saved_chosen_master_vector[5].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_ext_ram_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_ext_flash_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_lan91c111_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_ext_ram_s1.ACLR
reset_n => wrote_half_cycle_ext_ram_s1_last_time.ACLR
reset_n => write_n_to_the_ext_ram_mask.PRESET
reset_n => write_n_to_the_ext_ram_local.PRESET
reset_n => last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1.ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => d1_outgoing_ext_ram_bus_data[0].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[1].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[2].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[3].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[4].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[5].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[6].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[7].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[8].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[9].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[10].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[11].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[12].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[13].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[14].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[15].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[16].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[17].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[18].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[19].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[20].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[21].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[22].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[23].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[24].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[25].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[26].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[27].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[28].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[29].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[30].ACLR
reset_n => d1_outgoing_ext_ram_bus_data[31].ACLR
reset_n => internal_incoming_ext_ram_bus_data[0].ACLR
reset_n => internal_incoming_ext_ram_bus_data[1].ACLR
reset_n => internal_incoming_ext_ram_bus_data[2].ACLR
reset_n => internal_incoming_ext_ram_bus_data[3].ACLR
reset_n => internal_incoming_ext_ram_bus_data[4].ACLR
reset_n => internal_incoming_ext_ram_bus_data[5].ACLR
reset_n => internal_incoming_ext_ram_bus_data[6].ACLR
reset_n => internal_incoming_ext_ram_bus_data[7].ACLR
reset_n => internal_incoming_ext_ram_bus_data[8].ACLR
reset_n => internal_incoming_ext_ram_bus_data[9].ACLR
reset_n => internal_incoming_ext_ram_bus_data[10].ACLR
reset_n => internal_incoming_ext_ram_bus_data[11].ACLR
reset_n => internal_incoming_ext_ram_bus_data[12].ACLR
reset_n => internal_incoming_ext_ram_bus_data[13].ACLR
reset_n => internal_incoming_ext_ram_bus_data[14].ACLR
reset_n => internal_incoming_ext_ram_bus_data[15].ACLR
reset_n => internal_incoming_ext_ram_bus_data[16].ACLR
reset_n => internal_incoming_ext_ram_bus_data[17].ACLR
reset_n => internal_incoming_ext_ram_bus_data[18].ACLR
reset_n => internal_incoming_ext_ram_bus_data[19].ACLR
reset_n => internal_incoming_ext_ram_bus_data[20].ACLR
reset_n => internal_incoming_ext_ram_bus_data[21].ACLR
reset_n => internal_incoming_ext_ram_bus_data[22].ACLR
reset_n => internal_incoming_ext_ram_bus_data[23].ACLR
reset_n => internal_incoming_ext_ram_bus_data[24].ACLR
reset_n => internal_incoming_ext_ram_bus_data[25].ACLR
reset_n => internal_incoming_ext_ram_bus_data[26].ACLR
reset_n => internal_incoming_ext_ram_bus_data[27].ACLR
reset_n => internal_incoming_ext_ram_bus_data[28].ACLR
reset_n => internal_incoming_ext_ram_bus_data[29].ACLR
reset_n => internal_incoming_ext_ram_bus_data[30].ACLR
reset_n => internal_incoming_ext_ram_bus_data[31].ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_lan91c111_s1.ACLR
reset_n => ext_ram_bus_avalon_slave_slavearbiterlockenable.ACLR
reset_n => ext_ram_bus_avalon_slave_arb_share_counter[0].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_share_counter[1].ACLR
reset_n => ext_ram_bus_avalon_slave_arb_share_counter[2].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => write_n_to_the_ext_flash~reg0.PRESET
reset_n => select_n_to_the_ext_ram~reg0.PRESET
reset_n => select_n_to_the_ext_flash~reg0.PRESET
reset_n => reset_to_the_lan91c111~reg0.PRESET
reset_n => be_n_to_the_ext_ram[0]~reg0.PRESET
reset_n => be_n_to_the_ext_ram[1]~reg0.PRESET
reset_n => be_n_to_the_ext_ram[2]~reg0.PRESET
reset_n => be_n_to_the_ext_ram[3]~reg0.PRESET
reset_n => byteenablen_to_the_lan91c111[3]~reg0.PRESET
reset_n => byteenablen_to_the_lan91c111[2]~reg0.PRESET
reset_n => byteenablen_to_the_lan91c111[1]~reg0.PRESET
reset_n => byteenablen_to_the_lan91c111[0]~reg0.PRESET
reset_n => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1].ACLR
reset_n => cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1].ACLR
reset_n => cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0].ACLR
reset_n => d1_ext_ram_bus_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_irq_from_the_lan91c111~reg0.ACLR
reset_n => ext_ram_bus_address[22]~reg0.ACLR
reset_n => ext_ram_bus_address[21]~reg0.ACLR
reset_n => ext_ram_bus_address[20]~reg0.ACLR
reset_n => ext_ram_bus_address[19]~reg0.ACLR
reset_n => ext_ram_bus_address[18]~reg0.ACLR
reset_n => ext_ram_bus_address[17]~reg0.ACLR
reset_n => ext_ram_bus_address[16]~reg0.ACLR
reset_n => ext_ram_bus_address[15]~reg0.ACLR
reset_n => ext_ram_bus_address[14]~reg0.ACLR
reset_n => ext_ram_bus_address[13]~reg0.ACLR
reset_n => ext_ram_bus_address[12]~reg0.ACLR
reset_n => ext_ram_bus_address[11]~reg0.ACLR
reset_n => ext_ram_bus_address[10]~reg0.ACLR
reset_n => ext_ram_bus_address[9]~reg0.ACLR
reset_n => ext_ram_bus_address[8]~reg0.ACLR
reset_n => ext_ram_bus_address[7]~reg0.ACLR
reset_n => ext_ram_bus_address[6]~reg0.ACLR
reset_n => ext_ram_bus_address[5]~reg0.ACLR
reset_n => ext_ram_bus_address[4]~reg0.ACLR
reset_n => ext_ram_bus_address[3]~reg0.ACLR
reset_n => ext_ram_bus_address[2]~reg0.ACLR
reset_n => ext_ram_bus_address[1]~reg0.ACLR
reset_n => ext_ram_bus_address[0]~reg0.ACLR
reset_n => ior_n_to_the_lan91c111~reg0.PRESET
reset_n => iow_n_to_the_lan91c111~reg0.PRESET
reset_n => read_n_to_the_ext_flash~reg0.PRESET
reset_n => read_n_to_the_ext_ram~reg0.PRESET
reset_n => reset_to_the_lan91c111~reg0.DATAIN
be_n_to_the_ext_ram[0] <= be_n_to_the_ext_ram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_n_to_the_ext_ram[1] <= be_n_to_the_ext_ram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_n_to_the_ext_ram[2] <= be_n_to_the_ext_ram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_n_to_the_ext_ram[3] <= be_n_to_the_ext_ram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenablen_to_the_lan91c111[0] <= byteenablen_to_the_lan91c111[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenablen_to_the_lan91c111[1] <= byteenablen_to_the_lan91c111[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenablen_to_the_lan91c111[2] <= byteenablen_to_the_lan91c111[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenablen_to_the_lan91c111[3] <= byteenablen_to_the_lan91c111[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_ext_flash_s1 <= A_WE_StdLogic~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_ext_flash_s1 <= ext_ram_bus_avalon_slave_grant_vector~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_ext_ram_s1 <= ext_ram_bus_avalon_slave_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_lan91c111_s1 <= ext_ram_bus_avalon_slave_grant_vector~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_ext_flash_s1 <= internal_cpu_data_master_qualified_request_ext_flash_s1~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_ext_ram_s1 <= internal_cpu_data_master_qualified_request_ext_ram_s1~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_lan91c111_s1 <= internal_cpu_data_master_qualified_request_lan91c111_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_ext_flash_s1 <= cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_ext_ram_s1 <= cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_lan91c111_s1 <= cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_ext_flash_s1 <= internal_cpu_data_master_requests_ext_flash_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_ext_ram_s1 <= internal_cpu_data_master_requests_ext_ram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_lan91c111_s1 <= internal_cpu_data_master_requests_lan91c111_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_ext_flash_s1 <= ext_ram_bus_avalon_slave_grant_vector~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_ext_ram_s1 <= ext_ram_bus_avalon_slave_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_lan91c111_s1 <= ext_ram_bus_avalon_slave_grant_vector~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_ext_flash_s1 <= internal_cpu_instruction_master_qualified_request_ext_flash_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_ext_ram_s1 <= internal_cpu_instruction_master_qualified_request_ext_ram_s1~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_lan91c111_s1 <= internal_cpu_instruction_master_qualified_request_lan91c111_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_ext_flash_s1 <= cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_ext_ram_s1 <= cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_lan91c111_s1 <= cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_ext_flash_s1 <= internal_cpu_instruction_master_requests_ext_flash_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_ext_ram_s1 <= internal_cpu_instruction_master_requests_ext_ram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_lan91c111_s1 <= internal_cpu_instruction_master_requests_lan91c111_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_ext_ram_bus_avalon_slave_end_xfer <= d1_ext_ram_bus_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
d1_irq_from_the_lan91c111 <= d1_irq_from_the_lan91c111~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_flash_s1_wait_counter_eq_0 <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
ext_flash_s1_wait_counter_eq_1 <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[0] <= ext_ram_bus_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[1] <= ext_ram_bus_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[2] <= ext_ram_bus_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[3] <= ext_ram_bus_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[4] <= ext_ram_bus_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[5] <= ext_ram_bus_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[6] <= ext_ram_bus_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[7] <= ext_ram_bus_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[8] <= ext_ram_bus_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[9] <= ext_ram_bus_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[10] <= ext_ram_bus_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[11] <= ext_ram_bus_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[12] <= ext_ram_bus_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[13] <= ext_ram_bus_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[14] <= ext_ram_bus_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[15] <= ext_ram_bus_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[16] <= ext_ram_bus_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[17] <= ext_ram_bus_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[18] <= ext_ram_bus_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[19] <= ext_ram_bus_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[20] <= ext_ram_bus_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[21] <= ext_ram_bus_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_address[22] <= ext_ram_bus_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_bus_data[0] <= ext_ram_bus_data[0]~0
ext_ram_bus_data[1] <= ext_ram_bus_data[1]~31
ext_ram_bus_data[2] <= ext_ram_bus_data[2]~30
ext_ram_bus_data[3] <= ext_ram_bus_data[3]~29
ext_ram_bus_data[4] <= ext_ram_bus_data[4]~28
ext_ram_bus_data[5] <= ext_ram_bus_data[5]~27
ext_ram_bus_data[6] <= ext_ram_bus_data[6]~26
ext_ram_bus_data[7] <= ext_ram_bus_data[7]~25
ext_ram_bus_data[8] <= ext_ram_bus_data[8]~24
ext_ram_bus_data[9] <= ext_ram_bus_data[9]~23
ext_ram_bus_data[10] <= ext_ram_bus_data[10]~22
ext_ram_bus_data[11] <= ext_ram_bus_data[11]~21
ext_ram_bus_data[12] <= ext_ram_bus_data[12]~20
ext_ram_bus_data[13] <= ext_ram_bus_data[13]~19
ext_ram_bus_data[14] <= ext_ram_bus_data[14]~18
ext_ram_bus_data[15] <= ext_ram_bus_data[15]~17
ext_ram_bus_data[16] <= ext_ram_bus_data[16]~16
ext_ram_bus_data[17] <= ext_ram_bus_data[17]~15
ext_ram_bus_data[18] <= ext_ram_bus_data[18]~14
ext_ram_bus_data[19] <= ext_ram_bus_data[19]~13
ext_ram_bus_data[20] <= ext_ram_bus_data[20]~12
ext_ram_bus_data[21] <= ext_ram_bus_data[21]~11
ext_ram_bus_data[22] <= ext_ram_bus_data[22]~10
ext_ram_bus_data[23] <= ext_ram_bus_data[23]~9
ext_ram_bus_data[24] <= ext_ram_bus_data[24]~8
ext_ram_bus_data[25] <= ext_ram_bus_data[25]~7
ext_ram_bus_data[26] <= ext_ram_bus_data[26]~6
ext_ram_bus_data[27] <= ext_ram_bus_data[27]~5
ext_ram_bus_data[28] <= ext_ram_bus_data[28]~4
ext_ram_bus_data[29] <= ext_ram_bus_data[29]~3
ext_ram_bus_data[30] <= ext_ram_bus_data[30]~2
ext_ram_bus_data[31] <= ext_ram_bus_data[31]~1
incoming_ext_ram_bus_data[0] <= incoming_ext_ram_bus_data~31.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[1] <= incoming_ext_ram_bus_data~30.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[2] <= incoming_ext_ram_bus_data~29.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[3] <= incoming_ext_ram_bus_data~28.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[4] <= incoming_ext_ram_bus_data~27.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[5] <= incoming_ext_ram_bus_data~26.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[6] <= incoming_ext_ram_bus_data~25.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[7] <= incoming_ext_ram_bus_data~24.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[8] <= incoming_ext_ram_bus_data~23.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[9] <= incoming_ext_ram_bus_data~22.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[10] <= incoming_ext_ram_bus_data~21.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[11] <= incoming_ext_ram_bus_data~20.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[12] <= incoming_ext_ram_bus_data~19.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[13] <= incoming_ext_ram_bus_data~18.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[14] <= incoming_ext_ram_bus_data~17.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[15] <= incoming_ext_ram_bus_data~16.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[16] <= incoming_ext_ram_bus_data~15.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[17] <= incoming_ext_ram_bus_data~14.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[18] <= incoming_ext_ram_bus_data~13.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[19] <= incoming_ext_ram_bus_data~12.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[20] <= incoming_ext_ram_bus_data~11.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[21] <= incoming_ext_ram_bus_data~10.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[22] <= incoming_ext_ram_bus_data~9.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[23] <= incoming_ext_ram_bus_data~8.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[24] <= incoming_ext_ram_bus_data~7.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[25] <= incoming_ext_ram_bus_data~6.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[26] <= incoming_ext_ram_bus_data~5.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[27] <= incoming_ext_ram_bus_data~4.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[28] <= incoming_ext_ram_bus_data~3.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[29] <= incoming_ext_ram_bus_data~2.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[30] <= incoming_ext_ram_bus_data~1.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data[31] <= incoming_ext_ram_bus_data~0.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[0] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~7.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[1] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~6.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[2] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~5.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[3] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~4.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[4] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~3.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[5] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~2.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[6] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~1.DB_MAX_OUTPUT_PORT_TYPE
incoming_ext_ram_bus_data_with_Xs_converted_to_0[7] <= incoming_ext_ram_bus_data_with_Xs_converted_to_0~0.DB_MAX_OUTPUT_PORT_TYPE
ior_n_to_the_lan91c111 <= ior_n_to_the_lan91c111~reg0.DB_MAX_OUTPUT_PORT_TYPE
iow_n_to_the_lan91c111 <= iow_n_to_the_lan91c111~reg0.DB_MAX_OUTPUT_PORT_TYPE
lan91c111_s1_wait_counter_eq_0 <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
lan91c111_s1_wait_counter_eq_1 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_ext_flash <= read_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_ext_ram <= read_n_to_the_ext_ram~reg0.DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_ext_flash_s1 <= cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_ext_ram_s1 <= cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_lan91c111_s1 <= cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
reset_to_the_lan91c111 <= reset_to_the_lan91c111~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_ext_flash <= select_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_ext_ram <= select_n_to_the_ext_ram~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_n_to_the_ext_flash <= write_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_n_to_the_ext_ram <= write_n_to_the_ext_ram~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|high_res_timer_s1_arbitrator:the_high_res_timer_s1
clk => d1_reasons_to_wait.CLK
clk => d1_high_res_timer_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => high_res_timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => high_res_timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => high_res_timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_read => high_res_timer_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_high_res_timer_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_high_res_timer_s1~0.IN0
cpu_data_master_write => high_res_timer_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_high_res_timer_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_high_res_timer_s1~0.IN0
cpu_data_master_writedata[0] => high_res_timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => high_res_timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => high_res_timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => high_res_timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => high_res_timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => high_res_timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => high_res_timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => high_res_timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => high_res_timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => high_res_timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => high_res_timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => high_res_timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => high_res_timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => high_res_timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => high_res_timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => high_res_timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
high_res_timer_s1_irq => high_res_timer_s1_irq_from_sa.DATAIN
high_res_timer_s1_readdata[0] => high_res_timer_s1_readdata_from_sa[0].DATAIN
high_res_timer_s1_readdata[1] => high_res_timer_s1_readdata_from_sa[1].DATAIN
high_res_timer_s1_readdata[2] => high_res_timer_s1_readdata_from_sa[2].DATAIN
high_res_timer_s1_readdata[3] => high_res_timer_s1_readdata_from_sa[3].DATAIN
high_res_timer_s1_readdata[4] => high_res_timer_s1_readdata_from_sa[4].DATAIN
high_res_timer_s1_readdata[5] => high_res_timer_s1_readdata_from_sa[5].DATAIN
high_res_timer_s1_readdata[6] => high_res_timer_s1_readdata_from_sa[6].DATAIN
high_res_timer_s1_readdata[7] => high_res_timer_s1_readdata_from_sa[7].DATAIN
high_res_timer_s1_readdata[8] => high_res_timer_s1_readdata_from_sa[8].DATAIN
high_res_timer_s1_readdata[9] => high_res_timer_s1_readdata_from_sa[9].DATAIN
high_res_timer_s1_readdata[10] => high_res_timer_s1_readdata_from_sa[10].DATAIN
high_res_timer_s1_readdata[11] => high_res_timer_s1_readdata_from_sa[11].DATAIN
high_res_timer_s1_readdata[12] => high_res_timer_s1_readdata_from_sa[12].DATAIN
high_res_timer_s1_readdata[13] => high_res_timer_s1_readdata_from_sa[13].DATAIN
high_res_timer_s1_readdata[14] => high_res_timer_s1_readdata_from_sa[14].DATAIN
high_res_timer_s1_readdata[15] => high_res_timer_s1_readdata_from_sa[15].DATAIN
reset_n => high_res_timer_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_high_res_timer_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_high_res_timer_s1 <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_high_res_timer_s1 <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_high_res_timer_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_high_res_timer_s1 <= internal_cpu_data_master_requests_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_high_res_timer_s1_end_xfer <= d1_high_res_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_chipselect <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_irq_from_sa <= high_res_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[0] <= high_res_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[1] <= high_res_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[2] <= high_res_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[3] <= high_res_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[4] <= high_res_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[5] <= high_res_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[6] <= high_res_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[7] <= high_res_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[8] <= high_res_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[9] <= high_res_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[10] <= high_res_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[11] <= high_res_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[12] <= high_res_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[13] <= high_res_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[14] <= high_res_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[15] <= high_res_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_write_n <= high_res_timer_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|high_res_timer:the_high_res_timer
address[0] => Equal6.IN63
address[0] => Equal5.IN63
address[0] => Equal4.IN63
address[0] => Equal3.IN63
address[0] => Equal2.IN63
address[0] => Equal1.IN63
address[1] => Equal6.IN62
address[1] => Equal5.IN62
address[1] => Equal4.IN62
address[1] => Equal3.IN62
address[1] => Equal2.IN62
address[1] => Equal1.IN62
address[2] => Equal6.IN61
address[2] => Equal5.IN61
address[2] => Equal4.IN61
address[2] => Equal3.IN61
address[2] => Equal2.IN61
address[2] => Equal1.IN61
chipselect => period_h_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].ACLR
reset_n => period_l_register[3].ACLR
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[2].ACLR
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => period_h_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN51
cpu_data_master_address_to_slave[4] => Equal0.IN50
cpu_data_master_address_to_slave[5] => Equal0.IN49
cpu_data_master_address_to_slave[6] => Equal0.IN48
cpu_data_master_address_to_slave[7] => Equal0.IN47
cpu_data_master_address_to_slave[8] => Equal0.IN46
cpu_data_master_address_to_slave[9] => Equal0.IN45
cpu_data_master_address_to_slave[10] => Equal0.IN44
cpu_data_master_address_to_slave[11] => Equal0.IN43
cpu_data_master_address_to_slave[12] => Equal0.IN42
cpu_data_master_address_to_slave[13] => Equal0.IN41
cpu_data_master_address_to_slave[14] => Equal0.IN40
cpu_data_master_address_to_slave[15] => Equal0.IN39
cpu_data_master_address_to_slave[16] => Equal0.IN38
cpu_data_master_address_to_slave[17] => Equal0.IN37
cpu_data_master_address_to_slave[18] => Equal0.IN36
cpu_data_master_address_to_slave[19] => Equal0.IN35
cpu_data_master_address_to_slave[20] => Equal0.IN34
cpu_data_master_address_to_slave[21] => Equal0.IN33
cpu_data_master_address_to_slave[22] => Equal0.IN32
cpu_data_master_address_to_slave[23] => Equal0.IN31
cpu_data_master_address_to_slave[24] => Equal0.IN30
cpu_data_master_address_to_slave[25] => Equal0.IN29
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN1
av_chipselect => fifo_rd~0.IN1
av_chipselect => process_2~3.IN1
av_chipselect => process_2~0.IN0
av_chipselect => internal_av_waitrequest~1.IN0
av_read_n => internal_av_waitrequest~0.IN0
av_read_n => process_2~3.IN0
av_read_n => fifo_rd~0.IN0
av_write_n => internal_av_waitrequest~0.IN1
av_write_n => process_2~0.IN1
av_writedata[0] => ien_AF~0.DATAB
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[1] => ien_AE~0.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => pause_irq.CLK
clk => r_val.CLK
clk => t_dav.CLK
clk => fifo_AE.CLK
clk => fifo_AF.CLK
clk => fifo_wr.CLK
clk => rvalid.CLK
clk => read_0.CLK
clk => ien_AE.CLK
clk => ien_AF.CLK
clk => ac.CLK
clk => woverflow.CLK
clk => internal_av_waitrequest.CLK
clk => readyfordata~reg0.CLK
clk => dataavailable~reg0.CLK
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
rst_n => pause_irq.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => fifo_AE.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_wr.ACLR
rst_n => rvalid.ACLR
rst_n => read_0.ACLR
rst_n => ien_AE.ACLR
rst_n => ien_AF.ACLR
rst_n => ac.ACLR
rst_n => woverflow.ACLR
rst_n => internal_av_waitrequest.PRESET
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_cg21:auto_generated.data[0]
data[1] => scfifo_cg21:auto_generated.data[1]
data[2] => scfifo_cg21:auto_generated.data[2]
data[3] => scfifo_cg21:auto_generated.data[3]
data[4] => scfifo_cg21:auto_generated.data[4]
data[5] => scfifo_cg21:auto_generated.data[5]
data[6] => scfifo_cg21:auto_generated.data[6]
data[7] => scfifo_cg21:auto_generated.data[7]
q[0] <= scfifo_cg21:auto_generated.q[0]
q[1] <= scfifo_cg21:auto_generated.q[1]
q[2] <= scfifo_cg21:auto_generated.q[2]
q[3] <= scfifo_cg21:auto_generated.q[3]
q[4] <= scfifo_cg21:auto_generated.q[4]
q[5] <= scfifo_cg21:auto_generated.q[5]
q[6] <= scfifo_cg21:auto_generated.q[6]
q[7] <= scfifo_cg21:auto_generated.q[7]
wrreq => scfifo_cg21:auto_generated.wrreq
rdreq => scfifo_cg21:auto_generated.rdreq
clock => scfifo_cg21:auto_generated.clock
aclr => scfifo_cg21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_cg21:auto_generated.empty
full <= scfifo_cg21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_cg21:auto_generated.usedw[0]
usedw[1] <= scfifo_cg21:auto_generated.usedw[1]
usedw[2] <= scfifo_cg21:auto_generated.usedw[2]
usedw[3] <= scfifo_cg21:auto_generated.usedw[3]
usedw[4] <= scfifo_cg21:auto_generated.usedw[4]
usedw[5] <= scfifo_cg21:auto_generated.usedw[5]


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated
aclr => a_dpfifo_jm21:dpfifo.aclr
clock => a_dpfifo_jm21:dpfifo.clock
data[0] => a_dpfifo_jm21:dpfifo.data[0]
data[1] => a_dpfifo_jm21:dpfifo.data[1]
data[2] => a_dpfifo_jm21:dpfifo.data[2]
data[3] => a_dpfifo_jm21:dpfifo.data[3]
data[4] => a_dpfifo_jm21:dpfifo.data[4]
data[5] => a_dpfifo_jm21:dpfifo.data[5]
data[6] => a_dpfifo_jm21:dpfifo.data[6]
data[7] => a_dpfifo_jm21:dpfifo.data[7]
empty <= a_dpfifo_jm21:dpfifo.empty
full <= a_dpfifo_jm21:dpfifo.full
q[0] <= a_dpfifo_jm21:dpfifo.q[0]
q[1] <= a_dpfifo_jm21:dpfifo.q[1]
q[2] <= a_dpfifo_jm21:dpfifo.q[2]
q[3] <= a_dpfifo_jm21:dpfifo.q[3]
q[4] <= a_dpfifo_jm21:dpfifo.q[4]
q[5] <= a_dpfifo_jm21:dpfifo.q[5]
q[6] <= a_dpfifo_jm21:dpfifo.q[6]
q[7] <= a_dpfifo_jm21:dpfifo.q[7]
rdreq => a_dpfifo_jm21:dpfifo.rreq
usedw[0] <= a_dpfifo_jm21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_jm21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_jm21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_jm21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_jm21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_jm21:dpfifo.usedw[5]
wrreq => a_dpfifo_jm21:dpfifo.wreq


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_vcb:rd_ptr_count.aclr
aclr => cntr_vcb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ga21:FIFOram.inclock
clock => dpram_ga21:FIFOram.outclock
clock => cntr_vcb:rd_ptr_count.clock
clock => cntr_vcb:wr_ptr.clock
data[0] => dpram_ga21:FIFOram.data[0]
data[1] => dpram_ga21:FIFOram.data[1]
data[2] => dpram_ga21:FIFOram.data[2]
data[3] => dpram_ga21:FIFOram.data[3]
data[4] => dpram_ga21:FIFOram.data[4]
data[5] => dpram_ga21:FIFOram.data[5]
data[6] => dpram_ga21:FIFOram.data[6]
data[7] => dpram_ga21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ga21:FIFOram.q[0]
q[1] <= dpram_ga21:FIFOram.q[1]
q[2] <= dpram_ga21:FIFOram.q[2]
q[3] <= dpram_ga21:FIFOram.q[3]
q[4] <= dpram_ga21:FIFOram.q[4]
q[5] <= dpram_ga21:FIFOram.q[5]
q[6] <= dpram_ga21:FIFOram.q[6]
q[7] <= dpram_ga21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_vcb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_vcb:rd_ptr_count.sclr
sclr => cntr_vcb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ga21:FIFOram.wren
wreq => cntr_vcb:wr_ptr.cnt_en


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_bd7:count_usedw.aclr
clock => cntr_bd7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_bd7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_bd7:count_usedw.updown


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|a_fefifo_7cf:fifo_state|cntr_bd7:count_usedw
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|dpram_ga21:FIFOram
data[0] => altsyncram_kml1:altsyncram1.data_a[0]
data[1] => altsyncram_kml1:altsyncram1.data_a[1]
data[2] => altsyncram_kml1:altsyncram1.data_a[2]
data[3] => altsyncram_kml1:altsyncram1.data_a[3]
data[4] => altsyncram_kml1:altsyncram1.data_a[4]
data[5] => altsyncram_kml1:altsyncram1.data_a[5]
data[6] => altsyncram_kml1:altsyncram1.data_a[6]
data[7] => altsyncram_kml1:altsyncram1.data_a[7]
inclock => altsyncram_kml1:altsyncram1.clock0
outclock => altsyncram_kml1:altsyncram1.clock1
outclocken => altsyncram_kml1:altsyncram1.clocken1
q[0] <= altsyncram_kml1:altsyncram1.q_b[0]
q[1] <= altsyncram_kml1:altsyncram1.q_b[1]
q[2] <= altsyncram_kml1:altsyncram1.q_b[2]
q[3] <= altsyncram_kml1:altsyncram1.q_b[3]
q[4] <= altsyncram_kml1:altsyncram1.q_b[4]
q[5] <= altsyncram_kml1:altsyncram1.q_b[5]
q[6] <= altsyncram_kml1:altsyncram1.q_b[6]
q[7] <= altsyncram_kml1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_kml1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_kml1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_kml1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_kml1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_kml1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_kml1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_kml1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_kml1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_kml1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_kml1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_kml1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_kml1:altsyncram1.address_a[5]
wren => altsyncram_kml1:altsyncram1.wren_a


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|dpram_ga21:FIFOram|altsyncram_kml1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|cntr_vcb:rd_ptr_count
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|cntr_vcb:wr_ptr
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_cg21:auto_generated.data[0]
data[1] => scfifo_cg21:auto_generated.data[1]
data[2] => scfifo_cg21:auto_generated.data[2]
data[3] => scfifo_cg21:auto_generated.data[3]
data[4] => scfifo_cg21:auto_generated.data[4]
data[5] => scfifo_cg21:auto_generated.data[5]
data[6] => scfifo_cg21:auto_generated.data[6]
data[7] => scfifo_cg21:auto_generated.data[7]
q[0] <= scfifo_cg21:auto_generated.q[0]
q[1] <= scfifo_cg21:auto_generated.q[1]
q[2] <= scfifo_cg21:auto_generated.q[2]
q[3] <= scfifo_cg21:auto_generated.q[3]
q[4] <= scfifo_cg21:auto_generated.q[4]
q[5] <= scfifo_cg21:auto_generated.q[5]
q[6] <= scfifo_cg21:auto_generated.q[6]
q[7] <= scfifo_cg21:auto_generated.q[7]
wrreq => scfifo_cg21:auto_generated.wrreq
rdreq => scfifo_cg21:auto_generated.rdreq
clock => scfifo_cg21:auto_generated.clock
aclr => scfifo_cg21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_cg21:auto_generated.empty
full <= scfifo_cg21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_cg21:auto_generated.usedw[0]
usedw[1] <= scfifo_cg21:auto_generated.usedw[1]
usedw[2] <= scfifo_cg21:auto_generated.usedw[2]
usedw[3] <= scfifo_cg21:auto_generated.usedw[3]
usedw[4] <= scfifo_cg21:auto_generated.usedw[4]
usedw[5] <= scfifo_cg21:auto_generated.usedw[5]


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated
aclr => a_dpfifo_jm21:dpfifo.aclr
clock => a_dpfifo_jm21:dpfifo.clock
data[0] => a_dpfifo_jm21:dpfifo.data[0]
data[1] => a_dpfifo_jm21:dpfifo.data[1]
data[2] => a_dpfifo_jm21:dpfifo.data[2]
data[3] => a_dpfifo_jm21:dpfifo.data[3]
data[4] => a_dpfifo_jm21:dpfifo.data[4]
data[5] => a_dpfifo_jm21:dpfifo.data[5]
data[6] => a_dpfifo_jm21:dpfifo.data[6]
data[7] => a_dpfifo_jm21:dpfifo.data[7]
empty <= a_dpfifo_jm21:dpfifo.empty
full <= a_dpfifo_jm21:dpfifo.full
q[0] <= a_dpfifo_jm21:dpfifo.q[0]
q[1] <= a_dpfifo_jm21:dpfifo.q[1]
q[2] <= a_dpfifo_jm21:dpfifo.q[2]
q[3] <= a_dpfifo_jm21:dpfifo.q[3]
q[4] <= a_dpfifo_jm21:dpfifo.q[4]
q[5] <= a_dpfifo_jm21:dpfifo.q[5]
q[6] <= a_dpfifo_jm21:dpfifo.q[6]
q[7] <= a_dpfifo_jm21:dpfifo.q[7]
rdreq => a_dpfifo_jm21:dpfifo.rreq
usedw[0] <= a_dpfifo_jm21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_jm21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_jm21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_jm21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_jm21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_jm21:dpfifo.usedw[5]
wrreq => a_dpfifo_jm21:dpfifo.wreq


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_vcb:rd_ptr_count.aclr
aclr => cntr_vcb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ga21:FIFOram.inclock
clock => dpram_ga21:FIFOram.outclock
clock => cntr_vcb:rd_ptr_count.clock
clock => cntr_vcb:wr_ptr.clock
data[0] => dpram_ga21:FIFOram.data[0]
data[1] => dpram_ga21:FIFOram.data[1]
data[2] => dpram_ga21:FIFOram.data[2]
data[3] => dpram_ga21:FIFOram.data[3]
data[4] => dpram_ga21:FIFOram.data[4]
data[5] => dpram_ga21:FIFOram.data[5]
data[6] => dpram_ga21:FIFOram.data[6]
data[7] => dpram_ga21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ga21:FIFOram.q[0]
q[1] <= dpram_ga21:FIFOram.q[1]
q[2] <= dpram_ga21:FIFOram.q[2]
q[3] <= dpram_ga21:FIFOram.q[3]
q[4] <= dpram_ga21:FIFOram.q[4]
q[5] <= dpram_ga21:FIFOram.q[5]
q[6] <= dpram_ga21:FIFOram.q[6]
q[7] <= dpram_ga21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_vcb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_vcb:rd_ptr_count.sclr
sclr => cntr_vcb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ga21:FIFOram.wren
wreq => cntr_vcb:wr_ptr.cnt_en


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_bd7:count_usedw.aclr
clock => cntr_bd7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_bd7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_bd7:count_usedw.updown


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|a_fefifo_7cf:fifo_state|cntr_bd7:count_usedw
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|dpram_ga21:FIFOram
data[0] => altsyncram_kml1:altsyncram1.data_a[0]
data[1] => altsyncram_kml1:altsyncram1.data_a[1]
data[2] => altsyncram_kml1:altsyncram1.data_a[2]
data[3] => altsyncram_kml1:altsyncram1.data_a[3]
data[4] => altsyncram_kml1:altsyncram1.data_a[4]
data[5] => altsyncram_kml1:altsyncram1.data_a[5]
data[6] => altsyncram_kml1:altsyncram1.data_a[6]
data[7] => altsyncram_kml1:altsyncram1.data_a[7]
inclock => altsyncram_kml1:altsyncram1.clock0
outclock => altsyncram_kml1:altsyncram1.clock1
outclocken => altsyncram_kml1:altsyncram1.clocken1
q[0] <= altsyncram_kml1:altsyncram1.q_b[0]
q[1] <= altsyncram_kml1:altsyncram1.q_b[1]
q[2] <= altsyncram_kml1:altsyncram1.q_b[2]
q[3] <= altsyncram_kml1:altsyncram1.q_b[3]
q[4] <= altsyncram_kml1:altsyncram1.q_b[4]
q[5] <= altsyncram_kml1:altsyncram1.q_b[5]
q[6] <= altsyncram_kml1:altsyncram1.q_b[6]
q[7] <= altsyncram_kml1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_kml1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_kml1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_kml1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_kml1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_kml1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_kml1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_kml1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_kml1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_kml1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_kml1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_kml1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_kml1:altsyncram1.address_a[5]
wren => altsyncram_kml1:altsyncram1.wren_a


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|dpram_ga21:FIFOram|altsyncram_kml1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|cntr_vcb:rd_ptr_count
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cg21:auto_generated|a_dpfifo_jm21:dpfifo|cntr_vcb:wr_ptr
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR


|NiosII_stratix_1s10_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat~7.DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat~6.DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat~5.DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat~4.DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat~3.DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat~2.DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat~1.DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat~0.DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_lcd_display_control_slave_end_xfer~reg0.CLK
clk => lcd_display_control_slave_wait_counter[5].CLK
clk => lcd_display_control_slave_wait_counter[4].CLK
clk => lcd_display_control_slave_wait_counter[3].CLK
clk => lcd_display_control_slave_wait_counter[2].CLK
clk => lcd_display_control_slave_wait_counter[1].CLK
clk => lcd_display_control_slave_wait_counter[0].CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => lcd_display_control_slave_address[0].DATAIN
cpu_data_master_address_to_slave[3] => lcd_display_control_slave_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN51
cpu_data_master_address_to_slave[5] => Equal0.IN50
cpu_data_master_address_to_slave[6] => Equal0.IN49
cpu_data_master_address_to_slave[7] => Equal0.IN48
cpu_data_master_address_to_slave[8] => Equal0.IN47
cpu_data_master_address_to_slave[9] => Equal0.IN46
cpu_data_master_address_to_slave[10] => Equal0.IN45
cpu_data_master_address_to_slave[11] => Equal0.IN44
cpu_data_master_address_to_slave[12] => Equal0.IN43
cpu_data_master_address_to_slave[13] => Equal0.IN42
cpu_data_master_address_to_slave[14] => Equal0.IN41
cpu_data_master_address_to_slave[15] => Equal0.IN40
cpu_data_master_address_to_slave[16] => Equal0.IN39
cpu_data_master_address_to_slave[17] => Equal0.IN38
cpu_data_master_address_to_slave[18] => Equal0.IN37
cpu_data_master_address_to_slave[19] => Equal0.IN36
cpu_data_master_address_to_slave[20] => Equal0.IN35
cpu_data_master_address_to_slave[21] => Equal0.IN34
cpu_data_master_address_to_slave[22] => Equal0.IN33
cpu_data_master_address_to_slave[23] => Equal0.IN32
cpu_data_master_address_to_slave[24] => Equal0.IN31
cpu_data_master_address_to_slave[25] => Equal0.IN30
cpu_data_master_byteenable[0] => lcd_display_control_slave_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => lcd_display_control_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_lcd_display_control_slave~0.IN0
cpu_data_master_write => lcd_display_control_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_requests_lcd_display_control_slave~0.IN1
cpu_data_master_writedata[0] => lcd_display_control_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => lcd_display_control_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => lcd_display_control_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => lcd_display_control_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => lcd_display_control_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => lcd_display_control_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => lcd_display_control_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => lcd_display_control_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
lcd_display_control_slave_readdata[0] => lcd_display_control_slave_readdata_from_sa[0].DATAIN
lcd_display_control_slave_readdata[1] => lcd_display_control_slave_readdata_from_sa[1].DATAIN
lcd_display_control_slave_readdata[2] => lcd_display_control_slave_readdata_from_sa[2].DATAIN
lcd_display_control_slave_readdata[3] => lcd_display_control_slave_readdata_from_sa[3].DATAIN
lcd_display_control_slave_readdata[4] => lcd_display_control_slave_readdata_from_sa[4].DATAIN
lcd_display_control_slave_readdata[5] => lcd_display_control_slave_readdata_from_sa[5].DATAIN
lcd_display_control_slave_readdata[6] => lcd_display_control_slave_readdata_from_sa[6].DATAIN
lcd_display_control_slave_readdata[7] => lcd_display_control_slave_readdata_from_sa[7].DATAIN
reset_n => d1_lcd_display_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_display_control_slave_wait_counter[5].ACLR
reset_n => lcd_display_control_slave_wait_counter[4].ACLR
reset_n => lcd_display_control_slave_wait_counter[3].ACLR
reset_n => lcd_display_control_slave_wait_counter[2].ACLR
reset_n => lcd_display_control_slave_wait_counter[1].ACLR
reset_n => lcd_display_control_slave_wait_counter[0].ACLR
cpu_data_master_granted_lcd_display_control_slave <= internal_cpu_data_master_requests_lcd_display_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_lcd_display_control_slave <= internal_cpu_data_master_requests_lcd_display_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_lcd_display_control_slave <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_lcd_display_control_slave <= internal_cpu_data_master_requests_lcd_display_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_display_control_slave_end_xfer <= d1_lcd_display_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_begintransfer <= lcd_display_control_slave_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_read <= lcd_display_control_slave_read~1.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[0] <= lcd_display_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[1] <= lcd_display_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[2] <= lcd_display_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[3] <= lcd_display_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[4] <= lcd_display_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[5] <= lcd_display_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[6] <= lcd_display_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_readdata_from_sa[7] <= lcd_display_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_wait_counter_eq_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_write <= lcd_display_control_slave_write~3.DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_display_control_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|lcd_display:the_lcd_display
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[0]~0.OE
address[0] => LCD_data[1]~1.OE
address[0] => LCD_data[2]~2.OE
address[0] => LCD_data[3]~3.OE
address[0] => LCD_data[4]~4.OE
address[0] => LCD_data[5]~5.OE
address[0] => LCD_data[6]~6.OE
address[0] => LCD_data[7]~7.OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E~0.IN0
write => LCD_E~0.IN1
writedata[0] => LCD_data[0]~0.DATAIN
writedata[1] => LCD_data[1]~1.DATAIN
writedata[2] => LCD_data[2]~2.DATAIN
writedata[3] => LCD_data[3]~3.DATAIN
writedata[4] => LCD_data[4]~4.DATAIN
writedata[5] => LCD_data[5]~5.DATAIN
writedata[6] => LCD_data[6]~6.DATAIN
writedata[7] => LCD_data[7]~7.DATAIN
LCD_E <= LCD_E~0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <= LCD_data[0]~0
LCD_data[1] <= LCD_data[1]~1
LCD_data[2] <= LCD_data[2]~2
LCD_data[3] <= LCD_data[3]~3
LCD_data[4] <= LCD_data[4]~4
LCD_data[5] <= LCD_data[5]~5
LCD_data[6] <= LCD_data[6]~6
LCD_data[7] <= LCD_data[7]~7
readdata[0] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|led_pio_s1_arbitrator:the_led_pio_s1
clk => d1_reasons_to_wait.CLK
clk => d1_led_pio_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => led_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => led_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN51
cpu_data_master_address_to_slave[5] => Equal0.IN50
cpu_data_master_address_to_slave[6] => Equal0.IN49
cpu_data_master_address_to_slave[7] => Equal0.IN48
cpu_data_master_address_to_slave[8] => Equal0.IN47
cpu_data_master_address_to_slave[9] => Equal0.IN46
cpu_data_master_address_to_slave[10] => Equal0.IN45
cpu_data_master_address_to_slave[11] => Equal0.IN44
cpu_data_master_address_to_slave[12] => Equal0.IN43
cpu_data_master_address_to_slave[13] => Equal0.IN42
cpu_data_master_address_to_slave[14] => Equal0.IN41
cpu_data_master_address_to_slave[15] => Equal0.IN40
cpu_data_master_address_to_slave[16] => Equal0.IN39
cpu_data_master_address_to_slave[17] => Equal0.IN38
cpu_data_master_address_to_slave[18] => Equal0.IN37
cpu_data_master_address_to_slave[19] => Equal0.IN36
cpu_data_master_address_to_slave[20] => Equal0.IN35
cpu_data_master_address_to_slave[21] => Equal0.IN34
cpu_data_master_address_to_slave[22] => Equal0.IN33
cpu_data_master_address_to_slave[23] => Equal0.IN32
cpu_data_master_address_to_slave[24] => Equal0.IN31
cpu_data_master_address_to_slave[25] => Equal0.IN30
cpu_data_master_byteenable[0] => led_pio_s1_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => led_pio_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_led_pio_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_led_pio_s1~0.IN0
cpu_data_master_write => led_pio_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_led_pio_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_led_pio_s1~0.IN0
cpu_data_master_writedata[0] => led_pio_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => led_pio_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => led_pio_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => led_pio_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => led_pio_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => led_pio_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => led_pio_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => led_pio_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
led_pio_s1_readdata[0] => led_pio_s1_readdata_from_sa[0].DATAIN
led_pio_s1_readdata[1] => led_pio_s1_readdata_from_sa[1].DATAIN
led_pio_s1_readdata[2] => led_pio_s1_readdata_from_sa[2].DATAIN
led_pio_s1_readdata[3] => led_pio_s1_readdata_from_sa[3].DATAIN
led_pio_s1_readdata[4] => led_pio_s1_readdata_from_sa[4].DATAIN
led_pio_s1_readdata[5] => led_pio_s1_readdata_from_sa[5].DATAIN
led_pio_s1_readdata[6] => led_pio_s1_readdata_from_sa[6].DATAIN
led_pio_s1_readdata[7] => led_pio_s1_readdata_from_sa[7].DATAIN
reset_n => led_pio_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_led_pio_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_led_pio_s1 <= internal_cpu_data_master_qualified_request_led_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_led_pio_s1 <= internal_cpu_data_master_qualified_request_led_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_led_pio_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_led_pio_s1 <= internal_cpu_data_master_requests_led_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_led_pio_s1_end_xfer <= d1_led_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_led_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[0] <= led_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[1] <= led_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[2] <= led_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[3] <= led_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[4] <= led_pio_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[5] <= led_pio_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[6] <= led_pio_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[7] <= led_pio_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_write_n <= led_pio_s1_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|led_pio:the_led_pio
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0~0.IN1
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process_0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out~7.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|onchip_ram_s1_arbitrator:the_onchip_ram_s1
clk => d1_reasons_to_wait.CLK
clk => onchip_ram_s1_arb_share_counter[2].CLK
clk => onchip_ram_s1_arb_share_counter[1].CLK
clk => onchip_ram_s1_arb_share_counter[0].CLK
clk => onchip_ram_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_ram_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_ram_s1.CLK
clk => cpu_instruction_master_read_data_valid_onchip_ram_s1_shift_register.CLK
clk => onchip_ram_s1_saved_chosen_master_vector[1].CLK
clk => onchip_ram_s1_saved_chosen_master_vector[0].CLK
clk => onchip_ram_s1_arb_addend[1].CLK
clk => onchip_ram_s1_arb_addend[0].CLK
clk => onchip_ram_s1_reg_firsttransfer.CLK
clk => d1_onchip_ram_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_address_to_slave[16] => Equal0.IN51
cpu_data_master_address_to_slave[17] => Equal0.IN50
cpu_data_master_address_to_slave[18] => Equal0.IN49
cpu_data_master_address_to_slave[19] => Equal0.IN48
cpu_data_master_address_to_slave[20] => Equal0.IN47
cpu_data_master_address_to_slave[21] => Equal0.IN46
cpu_data_master_address_to_slave[22] => Equal0.IN45
cpu_data_master_address_to_slave[23] => Equal0.IN44
cpu_data_master_address_to_slave[24] => Equal0.IN43
cpu_data_master_address_to_slave[25] => Equal0.IN42
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~26.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~25.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_ram_s1_shift_register_in~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_onchip_ram_s1~0.IN1
cpu_data_master_read => internal_cpu_data_master_requests_onchip_ram_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_onchip_ram_s1~1.IN1
cpu_data_master_write => onchip_ram_s1_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_onchip_ram_s1~1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_onchip_ram_s1~0.IN1
cpu_data_master_writedata[0] => onchip_ram_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_ram_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_ram_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_ram_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_ram_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_ram_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_ram_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_ram_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_ram_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_ram_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_ram_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_ram_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_ram_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_ram_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_ram_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_ram_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_ram_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_ram_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_ram_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_ram_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_ram_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_ram_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_ram_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_ram_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_ram_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_ram_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_ram_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_ram_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_ram_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_ram_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_ram_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_ram_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~22.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~21.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~20.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~9.DATAA
cpu_instruction_master_address_to_slave[16] => Equal1.IN51
cpu_instruction_master_address_to_slave[17] => Equal1.IN50
cpu_instruction_master_address_to_slave[18] => Equal1.IN49
cpu_instruction_master_address_to_slave[19] => Equal1.IN48
cpu_instruction_master_address_to_slave[20] => Equal1.IN47
cpu_instruction_master_address_to_slave[21] => Equal1.IN46
cpu_instruction_master_address_to_slave[22] => Equal1.IN45
cpu_instruction_master_address_to_slave[23] => Equal1.IN44
cpu_instruction_master_address_to_slave[24] => Equal1.IN43
cpu_instruction_master_address_to_slave[25] => Equal1.IN42
cpu_instruction_master_latency_counter[0] => LessThan0.IN4
cpu_instruction_master_latency_counter[1] => LessThan0.IN3
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_ram_s1_shift_register_in~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_onchip_ram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_ram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_ram_s1~0.IN0
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => internal_cpu_instruction_master_qualified_request_onchip_ram_s1~0.IN1
onchip_ram_s1_readdata[0] => onchip_ram_s1_readdata_from_sa[0].DATAIN
onchip_ram_s1_readdata[1] => onchip_ram_s1_readdata_from_sa[1].DATAIN
onchip_ram_s1_readdata[2] => onchip_ram_s1_readdata_from_sa[2].DATAIN
onchip_ram_s1_readdata[3] => onchip_ram_s1_readdata_from_sa[3].DATAIN
onchip_ram_s1_readdata[4] => onchip_ram_s1_readdata_from_sa[4].DATAIN
onchip_ram_s1_readdata[5] => onchip_ram_s1_readdata_from_sa[5].DATAIN
onchip_ram_s1_readdata[6] => onchip_ram_s1_readdata_from_sa[6].DATAIN
onchip_ram_s1_readdata[7] => onchip_ram_s1_readdata_from_sa[7].DATAIN
onchip_ram_s1_readdata[8] => onchip_ram_s1_readdata_from_sa[8].DATAIN
onchip_ram_s1_readdata[9] => onchip_ram_s1_readdata_from_sa[9].DATAIN
onchip_ram_s1_readdata[10] => onchip_ram_s1_readdata_from_sa[10].DATAIN
onchip_ram_s1_readdata[11] => onchip_ram_s1_readdata_from_sa[11].DATAIN
onchip_ram_s1_readdata[12] => onchip_ram_s1_readdata_from_sa[12].DATAIN
onchip_ram_s1_readdata[13] => onchip_ram_s1_readdata_from_sa[13].DATAIN
onchip_ram_s1_readdata[14] => onchip_ram_s1_readdata_from_sa[14].DATAIN
onchip_ram_s1_readdata[15] => onchip_ram_s1_readdata_from_sa[15].DATAIN
onchip_ram_s1_readdata[16] => onchip_ram_s1_readdata_from_sa[16].DATAIN
onchip_ram_s1_readdata[17] => onchip_ram_s1_readdata_from_sa[17].DATAIN
onchip_ram_s1_readdata[18] => onchip_ram_s1_readdata_from_sa[18].DATAIN
onchip_ram_s1_readdata[19] => onchip_ram_s1_readdata_from_sa[19].DATAIN
onchip_ram_s1_readdata[20] => onchip_ram_s1_readdata_from_sa[20].DATAIN
onchip_ram_s1_readdata[21] => onchip_ram_s1_readdata_from_sa[21].DATAIN
onchip_ram_s1_readdata[22] => onchip_ram_s1_readdata_from_sa[22].DATAIN
onchip_ram_s1_readdata[23] => onchip_ram_s1_readdata_from_sa[23].DATAIN
onchip_ram_s1_readdata[24] => onchip_ram_s1_readdata_from_sa[24].DATAIN
onchip_ram_s1_readdata[25] => onchip_ram_s1_readdata_from_sa[25].DATAIN
onchip_ram_s1_readdata[26] => onchip_ram_s1_readdata_from_sa[26].DATAIN
onchip_ram_s1_readdata[27] => onchip_ram_s1_readdata_from_sa[27].DATAIN
onchip_ram_s1_readdata[28] => onchip_ram_s1_readdata_from_sa[28].DATAIN
onchip_ram_s1_readdata[29] => onchip_ram_s1_readdata_from_sa[29].DATAIN
onchip_ram_s1_readdata[30] => onchip_ram_s1_readdata_from_sa[30].DATAIN
onchip_ram_s1_readdata[31] => onchip_ram_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_ram_s1_reg_firsttransfer.PRESET
reset_n => onchip_ram_s1_arb_addend[0].PRESET
reset_n => onchip_ram_s1_arb_addend[1].ACLR
reset_n => onchip_ram_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_ram_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_ram_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1.ACLR
reset_n => onchip_ram_s1_slavearbiterlockenable.ACLR
reset_n => onchip_ram_s1_arb_share_counter[0].ACLR
reset_n => onchip_ram_s1_arb_share_counter[1].ACLR
reset_n => onchip_ram_s1_arb_share_counter[2].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_ram_s1_end_xfer~reg0.PRESET
reset_n => cpu_instruction_master_read_data_valid_onchip_ram_s1_shift_register.ACLR
reset_n => cpu_data_master_read_data_valid_onchip_ram_s1_shift_register.ACLR
cpu_data_master_granted_onchip_ram_s1 <= onchip_ram_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_onchip_ram_s1 <= internal_cpu_data_master_qualified_request_onchip_ram_s1~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_onchip_ram_s1 <= cpu_data_master_read_data_valid_onchip_ram_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_onchip_ram_s1 <= internal_cpu_data_master_requests_onchip_ram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_onchip_ram_s1 <= onchip_ram_s1_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_onchip_ram_s1 <= internal_cpu_instruction_master_qualified_request_onchip_ram_s1~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_onchip_ram_s1 <= cpu_instruction_master_read_data_valid_onchip_ram_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_onchip_ram_s1 <= internal_cpu_instruction_master_requests_onchip_ram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_ram_s1_end_xfer <= d1_onchip_ram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[0] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[1] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[2] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[3] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[4] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[5] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[6] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[7] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[8] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[9] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[10] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[11] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[12] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_address[13] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_byteenable[0] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_byteenable[1] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_byteenable[2] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_byteenable[3] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_chipselect <= onchip_ram_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_clken <= <VCC>
onchip_ram_s1_readdata_from_sa[0] <= onchip_ram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[1] <= onchip_ram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[2] <= onchip_ram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[3] <= onchip_ram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[4] <= onchip_ram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[5] <= onchip_ram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[6] <= onchip_ram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[7] <= onchip_ram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[8] <= onchip_ram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[9] <= onchip_ram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[10] <= onchip_ram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[11] <= onchip_ram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[12] <= onchip_ram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[13] <= onchip_ram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[14] <= onchip_ram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[15] <= onchip_ram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[16] <= onchip_ram_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[17] <= onchip_ram_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[18] <= onchip_ram_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[19] <= onchip_ram_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[20] <= onchip_ram_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[21] <= onchip_ram_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[22] <= onchip_ram_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[23] <= onchip_ram_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[24] <= onchip_ram_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[25] <= onchip_ram_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[26] <= onchip_ram_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[27] <= onchip_ram_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[28] <= onchip_ram_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[29] <= onchip_ram_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[30] <= onchip_ram_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_readdata_from_sa[31] <= onchip_ram_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_write <= onchip_ram_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_ram_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_onchip_ram_s1 <= cpu_data_master_read_data_valid_onchip_ram_s1_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|onchip_ram:the_onchip_ram
address[0] => altsyncram:the_altsyncram.address_a[0]
address[1] => altsyncram:the_altsyncram.address_a[1]
address[2] => altsyncram:the_altsyncram.address_a[2]
address[3] => altsyncram:the_altsyncram.address_a[3]
address[4] => altsyncram:the_altsyncram.address_a[4]
address[5] => altsyncram:the_altsyncram.address_a[5]
address[6] => altsyncram:the_altsyncram.address_a[6]
address[7] => altsyncram:the_altsyncram.address_a[7]
address[8] => altsyncram:the_altsyncram.address_a[8]
address[9] => altsyncram:the_altsyncram.address_a[9]
address[10] => altsyncram:the_altsyncram.address_a[10]
address[11] => altsyncram:the_altsyncram.address_a[11]
address[12] => altsyncram:the_altsyncram.address_a[12]
address[13] => altsyncram:the_altsyncram.address_a[13]
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
chipselect => wren.IN0
clk => altsyncram:the_altsyncram.clock0
clken => altsyncram:the_altsyncram.clocken0
write => wren.IN1
writedata[0] => altsyncram:the_altsyncram.data_a[0]
writedata[1] => altsyncram:the_altsyncram.data_a[1]
writedata[2] => altsyncram:the_altsyncram.data_a[2]
writedata[3] => altsyncram:the_altsyncram.data_a[3]
writedata[4] => altsyncram:the_altsyncram.data_a[4]
writedata[5] => altsyncram:the_altsyncram.data_a[5]
writedata[6] => altsyncram:the_altsyncram.data_a[6]
writedata[7] => altsyncram:the_altsyncram.data_a[7]
writedata[8] => altsyncram:the_altsyncram.data_a[8]
writedata[9] => altsyncram:the_altsyncram.data_a[9]
writedata[10] => altsyncram:the_altsyncram.data_a[10]
writedata[11] => altsyncram:the_altsyncram.data_a[11]
writedata[12] => altsyncram:the_altsyncram.data_a[12]
writedata[13] => altsyncram:the_altsyncram.data_a[13]
writedata[14] => altsyncram:the_altsyncram.data_a[14]
writedata[15] => altsyncram:the_altsyncram.data_a[15]
writedata[16] => altsyncram:the_altsyncram.data_a[16]
writedata[17] => altsyncram:the_altsyncram.data_a[17]
writedata[18] => altsyncram:the_altsyncram.data_a[18]
writedata[19] => altsyncram:the_altsyncram.data_a[19]
writedata[20] => altsyncram:the_altsyncram.data_a[20]
writedata[21] => altsyncram:the_altsyncram.data_a[21]
writedata[22] => altsyncram:the_altsyncram.data_a[22]
writedata[23] => altsyncram:the_altsyncram.data_a[23]
writedata[24] => altsyncram:the_altsyncram.data_a[24]
writedata[25] => altsyncram:the_altsyncram.data_a[25]
writedata[26] => altsyncram:the_altsyncram.data_a[26]
writedata[27] => altsyncram:the_altsyncram.data_a[27]
writedata[28] => altsyncram:the_altsyncram.data_a[28]
writedata[29] => altsyncram:the_altsyncram.data_a[29]
writedata[30] => altsyncram:the_altsyncram.data_a[30]
writedata[31] => altsyncram:the_altsyncram.data_a[31]
readdata[0] <= altsyncram:the_altsyncram.q_a[0]
readdata[1] <= altsyncram:the_altsyncram.q_a[1]
readdata[2] <= altsyncram:the_altsyncram.q_a[2]
readdata[3] <= altsyncram:the_altsyncram.q_a[3]
readdata[4] <= altsyncram:the_altsyncram.q_a[4]
readdata[5] <= altsyncram:the_altsyncram.q_a[5]
readdata[6] <= altsyncram:the_altsyncram.q_a[6]
readdata[7] <= altsyncram:the_altsyncram.q_a[7]
readdata[8] <= altsyncram:the_altsyncram.q_a[8]
readdata[9] <= altsyncram:the_altsyncram.q_a[9]
readdata[10] <= altsyncram:the_altsyncram.q_a[10]
readdata[11] <= altsyncram:the_altsyncram.q_a[11]
readdata[12] <= altsyncram:the_altsyncram.q_a[12]
readdata[13] <= altsyncram:the_altsyncram.q_a[13]
readdata[14] <= altsyncram:the_altsyncram.q_a[14]
readdata[15] <= altsyncram:the_altsyncram.q_a[15]
readdata[16] <= altsyncram:the_altsyncram.q_a[16]
readdata[17] <= altsyncram:the_altsyncram.q_a[17]
readdata[18] <= altsyncram:the_altsyncram.q_a[18]
readdata[19] <= altsyncram:the_altsyncram.q_a[19]
readdata[20] <= altsyncram:the_altsyncram.q_a[20]
readdata[21] <= altsyncram:the_altsyncram.q_a[21]
readdata[22] <= altsyncram:the_altsyncram.q_a[22]
readdata[23] <= altsyncram:the_altsyncram.q_a[23]
readdata[24] <= altsyncram:the_altsyncram.q_a[24]
readdata[25] <= altsyncram:the_altsyncram.q_a[25]
readdata[26] <= altsyncram:the_altsyncram.q_a[26]
readdata[27] <= altsyncram:the_altsyncram.q_a[27]
readdata[28] <= altsyncram:the_altsyncram.q_a[28]
readdata[29] <= altsyncram:the_altsyncram.q_a[29]
readdata[30] <= altsyncram:the_altsyncram.q_a[30]
readdata[31] <= altsyncram:the_altsyncram.q_a[31]


|NiosII_stratix_1s10_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram
wren_a => altsyncram_s191:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s191:auto_generated.data_a[0]
data_a[1] => altsyncram_s191:auto_generated.data_a[1]
data_a[2] => altsyncram_s191:auto_generated.data_a[2]
data_a[3] => altsyncram_s191:auto_generated.data_a[3]
data_a[4] => altsyncram_s191:auto_generated.data_a[4]
data_a[5] => altsyncram_s191:auto_generated.data_a[5]
data_a[6] => altsyncram_s191:auto_generated.data_a[6]
data_a[7] => altsyncram_s191:auto_generated.data_a[7]
data_a[8] => altsyncram_s191:auto_generated.data_a[8]
data_a[9] => altsyncram_s191:auto_generated.data_a[9]
data_a[10] => altsyncram_s191:auto_generated.data_a[10]
data_a[11] => altsyncram_s191:auto_generated.data_a[11]
data_a[12] => altsyncram_s191:auto_generated.data_a[12]
data_a[13] => altsyncram_s191:auto_generated.data_a[13]
data_a[14] => altsyncram_s191:auto_generated.data_a[14]
data_a[15] => altsyncram_s191:auto_generated.data_a[15]
data_a[16] => altsyncram_s191:auto_generated.data_a[16]
data_a[17] => altsyncram_s191:auto_generated.data_a[17]
data_a[18] => altsyncram_s191:auto_generated.data_a[18]
data_a[19] => altsyncram_s191:auto_generated.data_a[19]
data_a[20] => altsyncram_s191:auto_generated.data_a[20]
data_a[21] => altsyncram_s191:auto_generated.data_a[21]
data_a[22] => altsyncram_s191:auto_generated.data_a[22]
data_a[23] => altsyncram_s191:auto_generated.data_a[23]
data_a[24] => altsyncram_s191:auto_generated.data_a[24]
data_a[25] => altsyncram_s191:auto_generated.data_a[25]
data_a[26] => altsyncram_s191:auto_generated.data_a[26]
data_a[27] => altsyncram_s191:auto_generated.data_a[27]
data_a[28] => altsyncram_s191:auto_generated.data_a[28]
data_a[29] => altsyncram_s191:auto_generated.data_a[29]
data_a[30] => altsyncram_s191:auto_generated.data_a[30]
data_a[31] => altsyncram_s191:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s191:auto_generated.address_a[0]
address_a[1] => altsyncram_s191:auto_generated.address_a[1]
address_a[2] => altsyncram_s191:auto_generated.address_a[2]
address_a[3] => altsyncram_s191:auto_generated.address_a[3]
address_a[4] => altsyncram_s191:auto_generated.address_a[4]
address_a[5] => altsyncram_s191:auto_generated.address_a[5]
address_a[6] => altsyncram_s191:auto_generated.address_a[6]
address_a[7] => altsyncram_s191:auto_generated.address_a[7]
address_a[8] => altsyncram_s191:auto_generated.address_a[8]
address_a[9] => altsyncram_s191:auto_generated.address_a[9]
address_a[10] => altsyncram_s191:auto_generated.address_a[10]
address_a[11] => altsyncram_s191:auto_generated.address_a[11]
address_a[12] => altsyncram_s191:auto_generated.address_a[12]
address_a[13] => altsyncram_s191:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_s191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_s191:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_s191:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_s191:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_s191:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s191:auto_generated.q_a[0]
q_a[1] <= altsyncram_s191:auto_generated.q_a[1]
q_a[2] <= altsyncram_s191:auto_generated.q_a[2]
q_a[3] <= altsyncram_s191:auto_generated.q_a[3]
q_a[4] <= altsyncram_s191:auto_generated.q_a[4]
q_a[5] <= altsyncram_s191:auto_generated.q_a[5]
q_a[6] <= altsyncram_s191:auto_generated.q_a[6]
q_a[7] <= altsyncram_s191:auto_generated.q_a[7]
q_a[8] <= altsyncram_s191:auto_generated.q_a[8]
q_a[9] <= altsyncram_s191:auto_generated.q_a[9]
q_a[10] <= altsyncram_s191:auto_generated.q_a[10]
q_a[11] <= altsyncram_s191:auto_generated.q_a[11]
q_a[12] <= altsyncram_s191:auto_generated.q_a[12]
q_a[13] <= altsyncram_s191:auto_generated.q_a[13]
q_a[14] <= altsyncram_s191:auto_generated.q_a[14]
q_a[15] <= altsyncram_s191:auto_generated.q_a[15]
q_a[16] <= altsyncram_s191:auto_generated.q_a[16]
q_a[17] <= altsyncram_s191:auto_generated.q_a[17]
q_a[18] <= altsyncram_s191:auto_generated.q_a[18]
q_a[19] <= altsyncram_s191:auto_generated.q_a[19]
q_a[20] <= altsyncram_s191:auto_generated.q_a[20]
q_a[21] <= altsyncram_s191:auto_generated.q_a[21]
q_a[22] <= altsyncram_s191:auto_generated.q_a[22]
q_a[23] <= altsyncram_s191:auto_generated.q_a[23]
q_a[24] <= altsyncram_s191:auto_generated.q_a[24]
q_a[25] <= altsyncram_s191:auto_generated.q_a[25]
q_a[26] <= altsyncram_s191:auto_generated.q_a[26]
q_a[27] <= altsyncram_s191:auto_generated.q_a[27]
q_a[28] <= altsyncram_s191:auto_generated.q_a[28]
q_a[29] <= altsyncram_s191:auto_generated.q_a[29]
q_a[30] <= altsyncram_s191:auto_generated.q_a[30]
q_a[31] <= altsyncram_s191:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NiosII_stratix_1s10_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_s191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[13] => ram_block1a0.PORTAADDR13
address_a[13] => ram_block1a1.PORTAADDR13
address_a[13] => ram_block1a2.PORTAADDR13
address_a[13] => ram_block1a3.PORTAADDR13
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a3.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a1.PORTADATAIN
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a1.PORTADATAIN2
data_a[11] => ram_block1a1.PORTADATAIN3
data_a[12] => ram_block1a1.PORTADATAIN4
data_a[13] => ram_block1a1.PORTADATAIN5
data_a[14] => ram_block1a1.PORTADATAIN6
data_a[15] => ram_block1a1.PORTADATAIN7
data_a[16] => ram_block1a2.PORTADATAIN
data_a[17] => ram_block1a2.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a2.PORTADATAIN3
data_a[20] => ram_block1a2.PORTADATAIN4
data_a[21] => ram_block1a2.PORTADATAIN5
data_a[22] => ram_block1a2.PORTADATAIN6
data_a[23] => ram_block1a2.PORTADATAIN7
data_a[24] => ram_block1a3.PORTADATAIN
data_a[25] => ram_block1a3.PORTADATAIN1
data_a[26] => ram_block1a3.PORTADATAIN2
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a3.PORTADATAIN4
data_a[29] => ram_block1a3.PORTADATAIN5
data_a[30] => ram_block1a3.PORTADATAIN6
data_a[31] => ram_block1a3.PORTADATAIN7
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a1.PORTADATAOUT
q_a[9] <= ram_block1a1.PORTADATAOUT1
q_a[10] <= ram_block1a1.PORTADATAOUT2
q_a[11] <= ram_block1a1.PORTADATAOUT3
q_a[12] <= ram_block1a1.PORTADATAOUT4
q_a[13] <= ram_block1a1.PORTADATAOUT5
q_a[14] <= ram_block1a1.PORTADATAOUT6
q_a[15] <= ram_block1a1.PORTADATAOUT7
q_a[16] <= ram_block1a2.PORTADATAOUT
q_a[17] <= ram_block1a2.PORTADATAOUT1
q_a[18] <= ram_block1a2.PORTADATAOUT2
q_a[19] <= ram_block1a2.PORTADATAOUT3
q_a[20] <= ram_block1a2.PORTADATAOUT4
q_a[21] <= ram_block1a2.PORTADATAOUT5
q_a[22] <= ram_block1a2.PORTADATAOUT6
q_a[23] <= ram_block1a2.PORTADATAOUT7
q_a[24] <= ram_block1a3.PORTADATAOUT
q_a[25] <= ram_block1a3.PORTADATAOUT1
q_a[26] <= ram_block1a3.PORTADATAOUT2
q_a[27] <= ram_block1a3.PORTADATAOUT3
q_a[28] <= ram_block1a3.PORTADATAOUT4
q_a[29] <= ram_block1a3.PORTADATAOUT5
q_a[30] <= ram_block1a3.PORTADATAOUT6
q_a[31] <= ram_block1a3.PORTADATAOUT7
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|NiosII_stratix_1s10_standard|pll_s1_arbitrator:the_pll_s1
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[2] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_address_to_slave[3] => ~NO_FANOUT~
NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[0] => pll_s1_address[0].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[1] => pll_s1_address[1].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[2] => pll_s1_address[2].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_read => pll_s1_in_a_read_cycle.IN0
NiosII_stratix_1s10_standard_clock_0_out_read => pll_s1_read~0.IN0
NiosII_stratix_1s10_standard_clock_0_out_read => internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.IN0
NiosII_stratix_1s10_standard_clock_0_out_write => pll_s1_write~0.IN0
NiosII_stratix_1s10_standard_clock_0_out_write => internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.IN1
NiosII_stratix_1s10_standard_clock_0_out_writedata[0] => pll_s1_writedata[0].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[1] => pll_s1_writedata[1].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[2] => pll_s1_writedata[2].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[3] => pll_s1_writedata[3].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[4] => pll_s1_writedata[4].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[5] => pll_s1_writedata[5].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[6] => pll_s1_writedata[6].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[7] => pll_s1_writedata[7].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[8] => pll_s1_writedata[8].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[9] => pll_s1_writedata[9].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[10] => pll_s1_writedata[10].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[11] => pll_s1_writedata[11].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[12] => pll_s1_writedata[12].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[13] => pll_s1_writedata[13].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[14] => pll_s1_writedata[14].DATAIN
NiosII_stratix_1s10_standard_clock_0_out_writedata[15] => pll_s1_writedata[15].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_pll_s1_end_xfer~reg0.CLK
pll_s1_readdata[0] => pll_s1_readdata_from_sa[0].DATAIN
pll_s1_readdata[1] => pll_s1_readdata_from_sa[1].DATAIN
pll_s1_readdata[2] => pll_s1_readdata_from_sa[2].DATAIN
pll_s1_readdata[3] => pll_s1_readdata_from_sa[3].DATAIN
pll_s1_readdata[4] => pll_s1_readdata_from_sa[4].DATAIN
pll_s1_readdata[5] => pll_s1_readdata_from_sa[5].DATAIN
pll_s1_readdata[6] => pll_s1_readdata_from_sa[6].DATAIN
pll_s1_readdata[7] => pll_s1_readdata_from_sa[7].DATAIN
pll_s1_readdata[8] => pll_s1_readdata_from_sa[8].DATAIN
pll_s1_readdata[9] => pll_s1_readdata_from_sa[9].DATAIN
pll_s1_readdata[10] => pll_s1_readdata_from_sa[10].DATAIN
pll_s1_readdata[11] => pll_s1_readdata_from_sa[11].DATAIN
pll_s1_readdata[12] => pll_s1_readdata_from_sa[12].DATAIN
pll_s1_readdata[13] => pll_s1_readdata_from_sa[13].DATAIN
pll_s1_readdata[14] => pll_s1_readdata_from_sa[14].DATAIN
pll_s1_readdata[15] => pll_s1_readdata_from_sa[15].DATAIN
pll_s1_resetrequest => pll_s1_resetrequest_from_sa.DATAIN
reset_n => pll_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_pll_s1_end_xfer~reg0.PRESET
NiosII_stratix_1s10_standard_clock_0_out_granted_pll_s1 <= internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_qualified_request_pll_s1 <= internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1 <= internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.DB_MAX_OUTPUT_PORT_TYPE
d1_pll_s1_end_xfer <= d1_pll_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[0] <= NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[1] <= NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[2] <= NiosII_stratix_1s10_standard_clock_0_out_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_chipselect <= internal_NiosII_stratix_1s10_standard_clock_0_out_requests_pll_s1~0.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_read <= pll_s1_read~0.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[0] <= pll_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[1] <= pll_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[2] <= pll_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[3] <= pll_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[4] <= pll_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[5] <= pll_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[6] <= pll_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[7] <= pll_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[8] <= pll_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[9] <= pll_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[10] <= pll_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[11] <= pll_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[12] <= pll_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[13] <= pll_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[14] <= pll_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[15] <= pll_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_resetrequest_from_sa <= pll_s1_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_write <= pll_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[0] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[1] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[2] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[3] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[4] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[5] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[6] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[7] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[8] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[9] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[10] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[11] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[12] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[13] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[14] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[15] <= NiosII_stratix_1s10_standard_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|pll:the_pll
address[0] => Equal1.IN5
address[0] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[0] => A_WE_StdLogicVector~0.OUTPUTSELECT
address[1] => Equal1.IN4
address[2] => Equal1.IN3
chipselect => control_reg_en.IN1
clk => altpllpll:the_pll.inclk0
clk => countup[5].CLK
clk => countup[4].CLK
clk => countup[3].CLK
clk => countup[2].CLK
clk => countup[1].CLK
clk => countup[0].CLK
clk => count_done.CLK
clk => status_reg_out[15].CLK
clk => status_reg_out[14].CLK
clk => status_reg_out[13].CLK
clk => status_reg_out[12].CLK
clk => status_reg_out[11].CLK
clk => status_reg_out[10].CLK
clk => status_reg_out[9].CLK
clk => status_reg_out[8].CLK
clk => status_reg_out[7].CLK
clk => status_reg_out[6].CLK
clk => status_reg_out[5].CLK
clk => status_reg_out[4].CLK
clk => status_reg_out[3].CLK
clk => status_reg_out[2].CLK
clk => status_reg_out[1].CLK
clk => status_reg_out[0].CLK
clk => control_reg_out[15].CLK
clk => control_reg_out[14].CLK
clk => control_reg_out[13].CLK
clk => control_reg_out[12].CLK
clk => control_reg_out[11].CLK
clk => control_reg_out[10].CLK
clk => control_reg_out[9].CLK
clk => control_reg_out[8].CLK
clk => control_reg_out[7].CLK
clk => control_reg_out[6].CLK
clk => control_reg_out[5].CLK
clk => control_reg_out[4].CLK
clk => control_reg_out[3].CLK
clk => control_reg_out[2].CLK
clk => control_reg_out[1].CLK
clk => control_reg_out[0].CLK
clk => not_areset.CLK
read => ~NO_FANOUT~
reset_n => control_reg_out[0].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => status_reg_out[15].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[0].ACLR
write => control_reg_en~0.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN
c0 <= altpllpll:the_pll.c0
e0 <= altpllpll:the_pll.e0
readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= count_done.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|pll:the_pll|altpllpll:the_pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
e0 <= altpll:altpll_component.extclk[0]


|NiosII_stratix_1s10_standard|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => pll.EXTCLKENA1
extclkena[2] => pll.EXTCLKENA2
extclkena[3] => pll.EXTCLKENA3
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= pll.EXTCLK
extclk[1] <= <UNC>
extclk[2] <= <UNC>
extclk[3] <= <UNC>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|NiosII_stratix_1s10_standard|reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1
clk => d1_reasons_to_wait.CLK
clk => d1_reconfig_request_pio_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => reconfig_request_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => reconfig_request_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN51
cpu_data_master_address_to_slave[5] => Equal0.IN50
cpu_data_master_address_to_slave[6] => Equal0.IN49
cpu_data_master_address_to_slave[7] => Equal0.IN48
cpu_data_master_address_to_slave[8] => Equal0.IN47
cpu_data_master_address_to_slave[9] => Equal0.IN46
cpu_data_master_address_to_slave[10] => Equal0.IN45
cpu_data_master_address_to_slave[11] => Equal0.IN44
cpu_data_master_address_to_slave[12] => Equal0.IN43
cpu_data_master_address_to_slave[13] => Equal0.IN42
cpu_data_master_address_to_slave[14] => Equal0.IN41
cpu_data_master_address_to_slave[15] => Equal0.IN40
cpu_data_master_address_to_slave[16] => Equal0.IN39
cpu_data_master_address_to_slave[17] => Equal0.IN38
cpu_data_master_address_to_slave[18] => Equal0.IN37
cpu_data_master_address_to_slave[19] => Equal0.IN36
cpu_data_master_address_to_slave[20] => Equal0.IN35
cpu_data_master_address_to_slave[21] => Equal0.IN34
cpu_data_master_address_to_slave[22] => Equal0.IN33
cpu_data_master_address_to_slave[23] => Equal0.IN32
cpu_data_master_address_to_slave[24] => Equal0.IN31
cpu_data_master_address_to_slave[25] => Equal0.IN30
cpu_data_master_read => reconfig_request_pio_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_reconfig_request_pio_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_reconfig_request_pio_s1~0.IN0
cpu_data_master_write => reconfig_request_pio_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_reconfig_request_pio_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_reconfig_request_pio_s1~0.IN0
cpu_data_master_writedata[0] => reconfig_request_pio_s1_writedata.DATAIN
cpu_data_master_writedata[1] => ~NO_FANOUT~
cpu_data_master_writedata[2] => ~NO_FANOUT~
cpu_data_master_writedata[3] => ~NO_FANOUT~
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reconfig_request_pio_s1_readdata => reconfig_request_pio_s1_readdata_from_sa.DATAIN
reset_n => reconfig_request_pio_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_reconfig_request_pio_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_reconfig_request_pio_s1 <= internal_cpu_data_master_qualified_request_reconfig_request_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_reconfig_request_pio_s1 <= internal_cpu_data_master_qualified_request_reconfig_request_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_reconfig_request_pio_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_reconfig_request_pio_s1 <= internal_cpu_data_master_requests_reconfig_request_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_reconfig_request_pio_s1_end_xfer <= d1_reconfig_request_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_reconfig_request_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_readdata_from_sa <= reconfig_request_pio_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_write_n <= reconfig_request_pio_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
reconfig_request_pio_s1_writedata <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|reconfig_request_pio:the_reconfig_request_pio
address[0] => Equal1.IN63
address[0] => Equal0.IN63
address[1] => Equal1.IN62
address[1] => Equal0.IN62
chipselect => process_2~0.IN1
clk => readdata~reg0.CLK
clk => data_out.CLK
clk => data_dir.CLK
reset_n => data_out.ACLR
reset_n => data_dir.ACLR
reset_n => readdata~reg0.ACLR
write_n => process_2~0.IN0
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <= bidir_port~0
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sdram_s1_arbitrator:the_sdram_s1
clk => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.clk
clk => d1_reasons_to_wait.CLK
clk => sdram_s1_arb_share_counter[5].CLK
clk => sdram_s1_arb_share_counter[4].CLK
clk => sdram_s1_arb_share_counter[3].CLK
clk => sdram_s1_arb_share_counter[2].CLK
clk => sdram_s1_arb_share_counter[1].CLK
clk => sdram_s1_arb_share_counter[0].CLK
clk => sdram_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_sdram_s1.CLK
clk => last_cycle_cpu_data_master_granted_slave_sdram_s1.CLK
clk => sdram_s1_saved_chosen_master_vector[1].CLK
clk => sdram_s1_saved_chosen_master_vector[0].CLK
clk => sdram_s1_arb_addend[1].CLK
clk => sdram_s1_arb_addend[0].CLK
clk => sdram_s1_reg_firsttransfer.CLK
clk => d1_sdram_s1_end_xfer~reg0.CLK
clk => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.clk
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~39.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~38.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~37.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~36.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~35.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~34.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~33.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~32.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~31.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~30.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~29.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~28.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~27.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~26.DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~25.DATAB
cpu_data_master_address_to_slave[17] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_address_to_slave[18] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_address_to_slave[19] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_address_to_slave[20] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_address_to_slave[21] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_address_to_slave[22] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[23] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[24] => Equal0.IN51
cpu_data_master_address_to_slave[25] => Equal0.IN50
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~43.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~42.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~41.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~40.DATAB
cpu_data_master_read => sdram_s1_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_sdram_s1~1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sdram_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sdram_s1~2.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sdram_s1~0.IN1
cpu_data_master_write => in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_sdram_s1~2.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sdram_s1~0.IN1
cpu_data_master_writedata[0] => sdram_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sdram_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sdram_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sdram_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sdram_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sdram_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sdram_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sdram_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sdram_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sdram_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sdram_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sdram_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sdram_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sdram_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sdram_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sdram_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => sdram_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => sdram_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => sdram_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => sdram_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => sdram_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => sdram_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => sdram_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => sdram_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => sdram_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => sdram_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => sdram_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => sdram_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => sdram_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => sdram_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => sdram_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => sdram_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~39.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~38.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~37.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~36.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~35.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~34.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~33.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~32.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~31.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~30.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~29.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~28.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~27.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~26.DATAA
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~25.DATAA
cpu_instruction_master_address_to_slave[17] => A_WE_StdLogicVector~24.DATAA
cpu_instruction_master_address_to_slave[18] => A_WE_StdLogicVector~23.DATAA
cpu_instruction_master_address_to_slave[19] => A_WE_StdLogicVector~22.DATAA
cpu_instruction_master_address_to_slave[20] => A_WE_StdLogicVector~21.DATAA
cpu_instruction_master_address_to_slave[21] => A_WE_StdLogicVector~20.DATAA
cpu_instruction_master_address_to_slave[22] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[23] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[24] => Equal1.IN51
cpu_instruction_master_address_to_slave[25] => Equal1.IN50
cpu_instruction_master_latency_counter[0] => LessThan0.IN4
cpu_instruction_master_latency_counter[0] => Equal2.IN63
cpu_instruction_master_latency_counter[1] => LessThan0.IN3
cpu_instruction_master_latency_counter[1] => Equal2.IN62
cpu_instruction_master_read => sdram_s1_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_sdram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sdram_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_sdram_s1~0.IN0
reset_n => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.reset_n
reset_n => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.reset_n
reset_n => sdram_s1_reset_n.DATAIN
reset_n => sdram_s1_reg_firsttransfer.PRESET
reset_n => sdram_s1_arb_addend[0].PRESET
reset_n => sdram_s1_arb_addend[1].ACLR
reset_n => sdram_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_sdram_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_sdram_s1.ACLR
reset_n => sdram_s1_slavearbiterlockenable.ACLR
reset_n => d1_sdram_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sdram_s1_arb_share_counter[5].ACLR
reset_n => sdram_s1_arb_share_counter[4].ACLR
reset_n => sdram_s1_arb_share_counter[3].ACLR
reset_n => sdram_s1_arb_share_counter[2].ACLR
reset_n => sdram_s1_arb_share_counter[1].ACLR
reset_n => sdram_s1_arb_share_counter[0].ACLR
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdata[16] => sdram_s1_readdata_from_sa[16].DATAIN
sdram_s1_readdata[17] => sdram_s1_readdata_from_sa[17].DATAIN
sdram_s1_readdata[18] => sdram_s1_readdata_from_sa[18].DATAIN
sdram_s1_readdata[19] => sdram_s1_readdata_from_sa[19].DATAIN
sdram_s1_readdata[20] => sdram_s1_readdata_from_sa[20].DATAIN
sdram_s1_readdata[21] => sdram_s1_readdata_from_sa[21].DATAIN
sdram_s1_readdata[22] => sdram_s1_readdata_from_sa[22].DATAIN
sdram_s1_readdata[23] => sdram_s1_readdata_from_sa[23].DATAIN
sdram_s1_readdata[24] => sdram_s1_readdata_from_sa[24].DATAIN
sdram_s1_readdata[25] => sdram_s1_readdata_from_sa[25].DATAIN
sdram_s1_readdata[26] => sdram_s1_readdata_from_sa[26].DATAIN
sdram_s1_readdata[27] => sdram_s1_readdata_from_sa[27].DATAIN
sdram_s1_readdata[28] => sdram_s1_readdata_from_sa[28].DATAIN
sdram_s1_readdata[29] => sdram_s1_readdata_from_sa[29].DATAIN
sdram_s1_readdata[30] => sdram_s1_readdata_from_sa[30].DATAIN
sdram_s1_readdata[31] => sdram_s1_readdata_from_sa[31].DATAIN
sdram_s1_readdatavalid => rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.read
sdram_s1_readdatavalid => rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.read
sdram_s1_readdatavalid => cpu_data_master_read_data_valid_sdram_s1~0.IN1
sdram_s1_readdatavalid => cpu_instruction_master_read_data_valid_sdram_s1~0.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN0
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN
cpu_data_master_granted_sdram_s1 <= internal_cpu_data_master_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sdram_s1 <= internal_cpu_data_master_qualified_request_sdram_s1~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1 <= cpu_data_master_read_data_valid_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.fifo_contains_ones_n
cpu_data_master_requests_sdram_s1 <= internal_cpu_data_master_requests_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_sdram_s1 <= sdram_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_sdram_s1 <= internal_cpu_instruction_master_qualified_request_sdram_s1~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1 <= cpu_instruction_master_read_data_valid_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.fifo_contains_ones_n
cpu_instruction_master_requests_sdram_s1 <= internal_cpu_instruction_master_requests_sdram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_s1_end_xfer <= d1_sdram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[0] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[1] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[2] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[3] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[4] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[5] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[6] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[7] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[8] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[9] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[10] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[11] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[12] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[13] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[14] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[15] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[16] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[17] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[18] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[19] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[20] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[21] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[0] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[1] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[2] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[3] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_chipselect <= sdram_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_read_n <= sdram_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[0] <= sdram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[1] <= sdram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[2] <= sdram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[3] <= sdram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[4] <= sdram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[5] <= sdram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[6] <= sdram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[7] <= sdram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[8] <= sdram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[9] <= sdram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[10] <= sdram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[11] <= sdram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[12] <= sdram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[13] <= sdram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[14] <= sdram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[15] <= sdram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[16] <= sdram_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[17] <= sdram_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[18] <= sdram_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[19] <= sdram_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[20] <= sdram_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[21] <= sdram_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[22] <= sdram_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[23] <= sdram_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[24] <= sdram_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[25] <= sdram_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[26] <= sdram_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[27] <= sdram_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[28] <= sdram_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[29] <= sdram_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[30] <= sdram_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[31] <= sdram_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_waitrequest_from_sa <= sdram_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1
clear_fifo => process_13~0.IN1
clear_fifo => process_12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => process_1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => stage_6~0.DATAA
data_in => A_WE_StdLogicVector~15.DATAB
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => process_0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => process_12~5.IN1
read => process_12~1.IN0
read => process_10~3.IN1
read => process_8~3.IN1
read => process_6~3.IN1
read => process_4~3.IN1
read => process_2~3.IN1
read => process_1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => process_12~4.IN1
sync_reset => process_12~0.IN0
sync_reset => process_10~2.IN1
sync_reset => process_8~2.IN1
sync_reset => process_6~2.IN1
sync_reset => process_4~2.IN1
sync_reset => process_2~2.IN1
sync_reset => process_0~2.IN1
write => process_15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => process_12~6.IN0
write => process_12~2.IN1
write => process_10~4.IN0
write => process_10~0.IN1
write => process_8~4.IN0
write => process_8~0.IN1
write => process_6~4.IN0
write => process_6~0.IN1
write => process_4~4.IN0
write => process_4~0.IN1
write => process_2~4.IN0
write => process_2~0.IN1
write => process_1~2.IN1
write => process_1~0.IN1
write => process_0~3.IN1
write => process_0~0.IN1
write => process_13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1
clear_fifo => process_13~0.IN1
clear_fifo => process_12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => process_1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => stage_6~0.DATAA
data_in => A_WE_StdLogicVector~15.DATAB
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => process_0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => process_12~5.IN1
read => process_12~1.IN0
read => process_10~3.IN1
read => process_8~3.IN1
read => process_6~3.IN1
read => process_4~3.IN1
read => process_2~3.IN1
read => process_1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => process_12~4.IN1
sync_reset => process_12~0.IN0
sync_reset => process_10~2.IN1
sync_reset => process_8~2.IN1
sync_reset => process_6~2.IN1
sync_reset => process_4~2.IN1
sync_reset => process_2~2.IN1
sync_reset => process_0~2.IN1
write => process_15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => process_12~6.IN0
write => process_12~2.IN1
write => process_10~4.IN0
write => process_10~0.IN1
write => process_8~4.IN0
write => process_8~0.IN1
write => process_6~4.IN0
write => process_6~0.IN1
write => process_4~4.IN0
write => process_4~0.IN1
write => process_2~4.IN0
write => process_2~0.IN1
write => process_1~2.IN1
write => process_1~0.IN1
write => process_0~3.IN1
write => process_0~0.IN1
write => process_13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sdram:the_sdram
az_addr[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[36]
az_addr[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[37]
az_addr[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[38]
az_addr[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[39]
az_addr[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[40]
az_addr[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[41]
az_addr[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[42]
az_addr[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[43]
az_addr[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[44]
az_addr[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[45]
az_addr[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[46]
az_addr[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[47]
az_addr[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[48]
az_addr[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[49]
az_addr[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[50]
az_addr[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[51]
az_addr[16] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[52]
az_addr[17] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[53]
az_addr[18] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[54]
az_addr[19] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[55]
az_addr[20] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[56]
az_addr[21] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[57]
az_be_n[0] => module_input1[32].DATAA
az_be_n[1] => module_input1[33].DATAA
az_be_n[2] => module_input1[34].DATAA
az_be_n[3] => module_input1[35].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[0]
az_data[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[1]
az_data[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[2]
az_data[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[3]
az_data[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[4]
az_data[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[5]
az_data[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[6]
az_data[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[7]
az_data[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[8]
az_data[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[9]
az_data[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[10]
az_data[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[11]
az_data[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[12]
az_data[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[13]
az_data[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[14]
az_data[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[15]
az_data[16] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[16]
az_data[17] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[17]
az_data[18] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[18]
az_data[19] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[19]
az_data[20] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[20]
az_data[21] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[21]
az_data[22] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[22]
az_data[23] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[23]
az_data[24] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[24]
az_data[25] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[25]
az_data[26] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[26]
az_data[27] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[27]
az_data[28] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[28]
az_data[29] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[29]
az_data[30] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[30]
az_data[31] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[31]
az_rd_n => module_input~0.IN1
az_wr_n => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[58]
az_wr_n => module_input1[32].OUTPUTSELECT
az_wr_n => module_input1[33].OUTPUTSELECT
az_wr_n => module_input1[34].OUTPUTSELECT
az_wr_n => module_input1[35].OUTPUTSELECT
az_wr_n => module_input~0.IN0
clk => refresh_counter[12].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[0].CLK
clk => refresh_request.CLK
clk => init_done.CLK
clk => i_state[2].CLK
clk => i_state[1].CLK
clk => i_state[0].CLK
clk => i_next[2].CLK
clk => i_next[1].CLK
clk => i_next[0].CLK
clk => i_cmd[3].CLK
clk => i_cmd[2].CLK
clk => i_cmd[1].CLK
clk => i_cmd[0].CLK
clk => i_addr[11].CLK
clk => i_addr[10].CLK
clk => i_addr[9].CLK
clk => i_addr[8].CLK
clk => i_addr[7].CLK
clk => i_addr[6].CLK
clk => i_addr[5].CLK
clk => i_addr[4].CLK
clk => i_addr[3].CLK
clk => i_addr[2].CLK
clk => i_addr[1].CLK
clk => i_addr[0].CLK
clk => i_count[2].CLK
clk => i_count[1].CLK
clk => i_count[0].CLK
clk => i_refs[2].CLK
clk => i_refs[1].CLK
clk => i_refs[0].CLK
clk => m_state[8].CLK
clk => m_state[7].CLK
clk => m_state[6].CLK
clk => m_state[5].CLK
clk => m_state[4].CLK
clk => m_state[3].CLK
clk => m_state[2].CLK
clk => m_state[1].CLK
clk => m_state[0].CLK
clk => m_next[8].CLK
clk => m_next[7].CLK
clk => m_next[6].CLK
clk => m_next[5].CLK
clk => m_next[4].CLK
clk => m_next[3].CLK
clk => m_next[2].CLK
clk => m_next[1].CLK
clk => m_next[0].CLK
clk => m_cmd[3].CLK
clk => m_cmd[2].CLK
clk => m_cmd[1].CLK
clk => m_cmd[0].CLK
clk => m_bank[1].CLK
clk => m_bank[0].CLK
clk => m_addr[11].CLK
clk => m_addr[10].CLK
clk => m_addr[9].CLK
clk => m_addr[8].CLK
clk => m_addr[7].CLK
clk => m_addr[6].CLK
clk => m_addr[5].CLK
clk => m_addr[4].CLK
clk => m_addr[3].CLK
clk => m_addr[2].CLK
clk => m_addr[1].CLK
clk => m_addr[0].CLK
clk => m_data[31].CLK
clk => m_data[30].CLK
clk => m_data[29].CLK
clk => m_data[28].CLK
clk => m_data[27].CLK
clk => m_data[26].CLK
clk => m_data[25].CLK
clk => m_data[24].CLK
clk => m_data[23].CLK
clk => m_data[22].CLK
clk => m_data[21].CLK
clk => m_data[20].CLK
clk => m_data[19].CLK
clk => m_data[18].CLK
clk => m_data[17].CLK
clk => m_data[16].CLK
clk => m_data[15].CLK
clk => m_data[14].CLK
clk => m_data[13].CLK
clk => m_data[12].CLK
clk => m_data[11].CLK
clk => m_data[10].CLK
clk => m_data[9].CLK
clk => m_data[8].CLK
clk => m_data[7].CLK
clk => m_data[6].CLK
clk => m_data[5].CLK
clk => m_data[4].CLK
clk => m_data[3].CLK
clk => m_data[2].CLK
clk => m_data[1].CLK
clk => m_data[0].CLK
clk => m_dqm[3].CLK
clk => m_dqm[2].CLK
clk => m_dqm[1].CLK
clk => m_dqm[0].CLK
clk => m_count[2].CLK
clk => m_count[1].CLK
clk => m_count[0].CLK
clk => ack_refresh_request.CLK
clk => f_pop.CLK
clk => oe.CLK
clk => active_cs_n.CLK
clk => active_rnw.CLK
clk => active_addr[21].CLK
clk => active_addr[20].CLK
clk => active_addr[19].CLK
clk => active_addr[18].CLK
clk => active_addr[17].CLK
clk => active_addr[16].CLK
clk => active_addr[15].CLK
clk => active_addr[14].CLK
clk => active_addr[13].CLK
clk => active_addr[12].CLK
clk => active_addr[11].CLK
clk => active_addr[10].CLK
clk => active_addr[9].CLK
clk => active_addr[8].CLK
clk => active_addr[7].CLK
clk => active_addr[6].CLK
clk => active_addr[5].CLK
clk => active_addr[4].CLK
clk => active_addr[3].CLK
clk => active_addr[2].CLK
clk => active_addr[1].CLK
clk => active_addr[0].CLK
clk => active_data[31].CLK
clk => active_data[30].CLK
clk => active_data[29].CLK
clk => active_data[28].CLK
clk => active_data[27].CLK
clk => active_data[26].CLK
clk => active_data[25].CLK
clk => active_data[24].CLK
clk => active_data[23].CLK
clk => active_data[22].CLK
clk => active_data[21].CLK
clk => active_data[20].CLK
clk => active_data[19].CLK
clk => active_data[18].CLK
clk => active_data[17].CLK
clk => active_data[16].CLK
clk => active_data[15].CLK
clk => active_data[14].CLK
clk => active_data[13].CLK
clk => active_data[12].CLK
clk => active_data[11].CLK
clk => active_data[10].CLK
clk => active_data[9].CLK
clk => active_data[8].CLK
clk => active_data[7].CLK
clk => active_data[6].CLK
clk => active_data[5].CLK
clk => active_data[4].CLK
clk => active_data[3].CLK
clk => active_data[2].CLK
clk => active_data[1].CLK
clk => active_data[0].CLK
clk => active_dqm[3].CLK
clk => active_dqm[2].CLK
clk => active_dqm[1].CLK
clk => active_dqm[0].CLK
clk => rd_valid[2].CLK
clk => rd_valid[1].CLK
clk => rd_valid[0].CLK
clk => za_data[31]~reg0.CLK
clk => za_data[30]~reg0.CLK
clk => za_data[29]~reg0.CLK
clk => za_data[28]~reg0.CLK
clk => za_data[27]~reg0.CLK
clk => za_data[26]~reg0.CLK
clk => za_data[25]~reg0.CLK
clk => za_data[24]~reg0.CLK
clk => za_data[23]~reg0.CLK
clk => za_data[22]~reg0.CLK
clk => za_data[21]~reg0.CLK
clk => za_data[20]~reg0.CLK
clk => za_data[19]~reg0.CLK
clk => za_data[18]~reg0.CLK
clk => za_data[17]~reg0.CLK
clk => za_data[16]~reg0.CLK
clk => za_data[15]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_valid~reg0.CLK
clk => sdram_input_efifo_module:the_sdram_input_efifo_module.clk
reset_n => sdram_input_efifo_module:the_sdram_input_efifo_module.reset_n
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_data[16]~reg0.ACLR
reset_n => za_data[17]~reg0.ACLR
reset_n => za_data[18]~reg0.ACLR
reset_n => za_data[19]~reg0.ACLR
reset_n => za_data[20]~reg0.ACLR
reset_n => za_data[21]~reg0.ACLR
reset_n => za_data[22]~reg0.ACLR
reset_n => za_data[23]~reg0.ACLR
reset_n => za_data[24]~reg0.ACLR
reset_n => za_data[25]~reg0.ACLR
reset_n => za_data[26]~reg0.ACLR
reset_n => za_data[27]~reg0.ACLR
reset_n => za_data[28]~reg0.ACLR
reset_n => za_data[29]~reg0.ACLR
reset_n => za_data[30]~reg0.ACLR
reset_n => za_data[31]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[12].PRESET
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[10].ACLR
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[7].PRESET
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[4].ACLR
reset_n => refresh_counter[3].PRESET
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_state[2].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[0].ACLR
reset_n => i_next[2].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[0].ACLR
reset_n => i_cmd[3].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[0].PRESET
reset_n => i_count[2].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[0].ACLR
reset_n => m_state[8].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[1].ACLR
reset_n => m_state[0].PRESET
reset_n => m_next[8].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[1].ACLR
reset_n => m_next[0].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[0].PRESET
reset_n => m_bank[1].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_data[31].ACLR
reset_n => m_data[30].ACLR
reset_n => m_data[29].ACLR
reset_n => m_data[28].ACLR
reset_n => m_data[27].ACLR
reset_n => m_data[26].ACLR
reset_n => m_data[25].ACLR
reset_n => m_data[24].ACLR
reset_n => m_data[23].ACLR
reset_n => m_data[22].ACLR
reset_n => m_data[21].ACLR
reset_n => m_data[20].ACLR
reset_n => m_data[19].ACLR
reset_n => m_data[18].ACLR
reset_n => m_data[17].ACLR
reset_n => m_data[16].ACLR
reset_n => m_data[15].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_dqm[3].ACLR
reset_n => m_dqm[2].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_count[2].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[0].ACLR
reset_n => ack_refresh_request.ACLR
reset_n => f_pop.ACLR
reset_n => oe.ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[31].ENA
reset_n => active_data[30].ENA
reset_n => active_data[29].ENA
reset_n => active_data[28].ENA
reset_n => active_data[27].ENA
reset_n => active_data[26].ENA
reset_n => active_data[25].ENA
reset_n => active_data[24].ENA
reset_n => active_data[23].ENA
reset_n => active_data[22].ENA
reset_n => active_data[21].ENA
reset_n => active_data[20].ENA
reset_n => active_data[19].ENA
reset_n => active_data[18].ENA
reset_n => active_data[17].ENA
reset_n => active_data[16].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[3].ENA
reset_n => active_dqm[2].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_input_efifo_module:the_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr~11.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr~10.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr~9.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr~8.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr~7.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr~6.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr~5.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr~4.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr~3.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr~2.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr~1.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba~1.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba~0.DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= aggreg~2.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= aggreg~0.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <= zs_dq[0]~0
zs_dq[1] <= zs_dq[1]~1
zs_dq[2] <= zs_dq[2]~2
zs_dq[3] <= zs_dq[3]~3
zs_dq[4] <= zs_dq[4]~4
zs_dq[5] <= zs_dq[5]~5
zs_dq[6] <= zs_dq[6]~6
zs_dq[7] <= zs_dq[7]~7
zs_dq[8] <= zs_dq[8]~8
zs_dq[9] <= zs_dq[9]~9
zs_dq[10] <= zs_dq[10]~10
zs_dq[11] <= zs_dq[11]~11
zs_dq[12] <= zs_dq[12]~12
zs_dq[13] <= zs_dq[13]~13
zs_dq[14] <= zs_dq[14]~14
zs_dq[15] <= zs_dq[15]~15
zs_dq[16] <= zs_dq[16]~16
zs_dq[17] <= zs_dq[17]~17
zs_dq[18] <= zs_dq[18]~18
zs_dq[19] <= zs_dq[19]~19
zs_dq[20] <= zs_dq[20]~20
zs_dq[21] <= zs_dq[21]~21
zs_dq[22] <= zs_dq[22]~22
zs_dq[23] <= zs_dq[23]~23
zs_dq[24] <= zs_dq[24]~24
zs_dq[25] <= zs_dq[25]~25
zs_dq[26] <= zs_dq[26]~26
zs_dq[27] <= zs_dq[27]~27
zs_dq[28] <= zs_dq[28]~28
zs_dq[29] <= zs_dq[29]~29
zs_dq[30] <= zs_dq[30]~30
zs_dq[31] <= zs_dq[31]~31
zs_dqm[0] <= zs_dqm~3.DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm~2.DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm~1.DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= aggreg~1.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= aggreg~3.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => wr_address.CLK
clk => rd_address.CLK
clk => entries[1].CLK
clk => entries[0].CLK
clk => entry_0[58].CLK
clk => entry_0[57].CLK
clk => entry_0[56].CLK
clk => entry_0[55].CLK
clk => entry_0[54].CLK
clk => entry_0[53].CLK
clk => entry_0[52].CLK
clk => entry_0[51].CLK
clk => entry_0[50].CLK
clk => entry_0[49].CLK
clk => entry_0[48].CLK
clk => entry_0[47].CLK
clk => entry_0[46].CLK
clk => entry_0[45].CLK
clk => entry_0[44].CLK
clk => entry_0[43].CLK
clk => entry_0[42].CLK
clk => entry_0[41].CLK
clk => entry_0[40].CLK
clk => entry_0[39].CLK
clk => entry_0[38].CLK
clk => entry_0[37].CLK
clk => entry_0[36].CLK
clk => entry_0[35].CLK
clk => entry_0[34].CLK
clk => entry_0[33].CLK
clk => entry_0[32].CLK
clk => entry_0[31].CLK
clk => entry_0[30].CLK
clk => entry_0[29].CLK
clk => entry_0[28].CLK
clk => entry_0[27].CLK
clk => entry_0[26].CLK
clk => entry_0[25].CLK
clk => entry_0[24].CLK
clk => entry_0[23].CLK
clk => entry_0[22].CLK
clk => entry_0[21].CLK
clk => entry_0[20].CLK
clk => entry_0[19].CLK
clk => entry_0[18].CLK
clk => entry_0[17].CLK
clk => entry_0[16].CLK
clk => entry_0[15].CLK
clk => entry_0[14].CLK
clk => entry_0[13].CLK
clk => entry_0[12].CLK
clk => entry_0[11].CLK
clk => entry_0[10].CLK
clk => entry_0[9].CLK
clk => entry_0[8].CLK
clk => entry_0[7].CLK
clk => entry_0[6].CLK
clk => entry_0[5].CLK
clk => entry_0[4].CLK
clk => entry_0[3].CLK
clk => entry_0[2].CLK
clk => entry_0[1].CLK
clk => entry_0[0].CLK
clk => entry_1[58].CLK
clk => entry_1[57].CLK
clk => entry_1[56].CLK
clk => entry_1[55].CLK
clk => entry_1[54].CLK
clk => entry_1[53].CLK
clk => entry_1[52].CLK
clk => entry_1[51].CLK
clk => entry_1[50].CLK
clk => entry_1[49].CLK
clk => entry_1[48].CLK
clk => entry_1[47].CLK
clk => entry_1[46].CLK
clk => entry_1[45].CLK
clk => entry_1[44].CLK
clk => entry_1[43].CLK
clk => entry_1[42].CLK
clk => entry_1[41].CLK
clk => entry_1[40].CLK
clk => entry_1[39].CLK
clk => entry_1[38].CLK
clk => entry_1[37].CLK
clk => entry_1[36].CLK
clk => entry_1[35].CLK
clk => entry_1[34].CLK
clk => entry_1[33].CLK
clk => entry_1[32].CLK
clk => entry_1[31].CLK
clk => entry_1[30].CLK
clk => entry_1[29].CLK
clk => entry_1[28].CLK
clk => entry_1[27].CLK
clk => entry_1[26].CLK
clk => entry_1[25].CLK
clk => entry_1[24].CLK
clk => entry_1[23].CLK
clk => entry_1[22].CLK
clk => entry_1[21].CLK
clk => entry_1[20].CLK
clk => entry_1[19].CLK
clk => entry_1[18].CLK
clk => entry_1[17].CLK
clk => entry_1[16].CLK
clk => entry_1[15].CLK
clk => entry_1[14].CLK
clk => entry_1[13].CLK
clk => entry_1[12].CLK
clk => entry_1[11].CLK
clk => entry_1[10].CLK
clk => entry_1[9].CLK
clk => entry_1[8].CLK
clk => entry_1[7].CLK
clk => entry_1[6].CLK
clk => entry_1[5].CLK
clk => entry_1[4].CLK
clk => entry_1[3].CLK
clk => entry_1[2].CLK
clk => entry_1[1].CLK
clk => entry_1[0].CLK
rd => Mux3.IN4
rd => Mux2.IN2
rd => Mux1.IN4
rd => Mux0.IN4
reset_n => wr_address.ACLR
reset_n => rd_address.ACLR
reset_n => entries[1].ACLR
reset_n => entries[0].ACLR
wr => process_2~0.IN1
wr => Mux3.IN5
wr => Mux2.IN3
wr => Mux1.IN5
wr => Mux0.IN5
wr_data[0] => entry_1~58.DATAA
wr_data[0] => entry_0~58.DATAB
wr_data[1] => entry_1~57.DATAA
wr_data[1] => entry_0~57.DATAB
wr_data[2] => entry_1~56.DATAA
wr_data[2] => entry_0~56.DATAB
wr_data[3] => entry_1~55.DATAA
wr_data[3] => entry_0~55.DATAB
wr_data[4] => entry_1~54.DATAA
wr_data[4] => entry_0~54.DATAB
wr_data[5] => entry_1~53.DATAA
wr_data[5] => entry_0~53.DATAB
wr_data[6] => entry_1~52.DATAA
wr_data[6] => entry_0~52.DATAB
wr_data[7] => entry_1~51.DATAA
wr_data[7] => entry_0~51.DATAB
wr_data[8] => entry_1~50.DATAA
wr_data[8] => entry_0~50.DATAB
wr_data[9] => entry_1~49.DATAA
wr_data[9] => entry_0~49.DATAB
wr_data[10] => entry_1~48.DATAA
wr_data[10] => entry_0~48.DATAB
wr_data[11] => entry_1~47.DATAA
wr_data[11] => entry_0~47.DATAB
wr_data[12] => entry_1~46.DATAA
wr_data[12] => entry_0~46.DATAB
wr_data[13] => entry_1~45.DATAA
wr_data[13] => entry_0~45.DATAB
wr_data[14] => entry_1~44.DATAA
wr_data[14] => entry_0~44.DATAB
wr_data[15] => entry_1~43.DATAA
wr_data[15] => entry_0~43.DATAB
wr_data[16] => entry_1~42.DATAA
wr_data[16] => entry_0~42.DATAB
wr_data[17] => entry_1~41.DATAA
wr_data[17] => entry_0~41.DATAB
wr_data[18] => entry_1~40.DATAA
wr_data[18] => entry_0~40.DATAB
wr_data[19] => entry_1~39.DATAA
wr_data[19] => entry_0~39.DATAB
wr_data[20] => entry_1~38.DATAA
wr_data[20] => entry_0~38.DATAB
wr_data[21] => entry_1~37.DATAA
wr_data[21] => entry_0~37.DATAB
wr_data[22] => entry_1~36.DATAA
wr_data[22] => entry_0~36.DATAB
wr_data[23] => entry_1~35.DATAA
wr_data[23] => entry_0~35.DATAB
wr_data[24] => entry_1~34.DATAA
wr_data[24] => entry_0~34.DATAB
wr_data[25] => entry_1~33.DATAA
wr_data[25] => entry_0~33.DATAB
wr_data[26] => entry_1~32.DATAA
wr_data[26] => entry_0~32.DATAB
wr_data[27] => entry_1~31.DATAA
wr_data[27] => entry_0~31.DATAB
wr_data[28] => entry_1~30.DATAA
wr_data[28] => entry_0~30.DATAB
wr_data[29] => entry_1~29.DATAA
wr_data[29] => entry_0~29.DATAB
wr_data[30] => entry_1~28.DATAA
wr_data[30] => entry_0~28.DATAB
wr_data[31] => entry_1~27.DATAA
wr_data[31] => entry_0~27.DATAB
wr_data[32] => entry_1~26.DATAA
wr_data[32] => entry_0~26.DATAB
wr_data[33] => entry_1~25.DATAA
wr_data[33] => entry_0~25.DATAB
wr_data[34] => entry_1~24.DATAA
wr_data[34] => entry_0~24.DATAB
wr_data[35] => entry_1~23.DATAA
wr_data[35] => entry_0~23.DATAB
wr_data[36] => entry_1~22.DATAA
wr_data[36] => entry_0~22.DATAB
wr_data[37] => entry_1~21.DATAA
wr_data[37] => entry_0~21.DATAB
wr_data[38] => entry_1~20.DATAA
wr_data[38] => entry_0~20.DATAB
wr_data[39] => entry_1~19.DATAA
wr_data[39] => entry_0~19.DATAB
wr_data[40] => entry_1~18.DATAA
wr_data[40] => entry_0~18.DATAB
wr_data[41] => entry_1~17.DATAA
wr_data[41] => entry_0~17.DATAB
wr_data[42] => entry_1~16.DATAA
wr_data[42] => entry_0~16.DATAB
wr_data[43] => entry_1~15.DATAA
wr_data[43] => entry_0~15.DATAB
wr_data[44] => entry_1~14.DATAA
wr_data[44] => entry_0~14.DATAB
wr_data[45] => entry_1~13.DATAA
wr_data[45] => entry_0~13.DATAB
wr_data[46] => entry_1~12.DATAA
wr_data[46] => entry_0~12.DATAB
wr_data[47] => entry_1~11.DATAA
wr_data[47] => entry_0~11.DATAB
wr_data[48] => entry_1~10.DATAA
wr_data[48] => entry_0~10.DATAB
wr_data[49] => entry_1~9.DATAA
wr_data[49] => entry_0~9.DATAB
wr_data[50] => entry_1~8.DATAA
wr_data[50] => entry_0~8.DATAB
wr_data[51] => entry_1~7.DATAA
wr_data[51] => entry_0~7.DATAB
wr_data[52] => entry_1~6.DATAA
wr_data[52] => entry_0~6.DATAB
wr_data[53] => entry_1~5.DATAA
wr_data[53] => entry_0~5.DATAB
wr_data[54] => entry_1~4.DATAA
wr_data[54] => entry_0~4.DATAB
wr_data[55] => entry_1~3.DATAA
wr_data[55] => entry_0~3.DATAB
wr_data[56] => entry_1~2.DATAA
wr_data[56] => entry_0~2.DATAB
wr_data[57] => entry_1~1.DATAA
wr_data[57] => entry_0~1.DATAB
wr_data[58] => entry_1~0.DATAA
wr_data[58] => entry_0~0.DATAB
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data~58.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data~57.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data~56.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data~55.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data~54.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data~53.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data~52.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data~51.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data~50.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data~49.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data~48.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data~47.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data~46.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data~45.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data~44.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data~43.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data~42.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data~41.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data~40.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data~39.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data~38.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data~37.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data~36.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data~35.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data~34.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data~33.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data~32.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data~31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data~30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data~29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data~28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data~27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data~26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data~25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data~24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data~23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data~22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data~21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data~20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data~19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data~18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data~17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data~16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data~15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data~14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data~13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data~12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data~11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data~10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data~9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data~8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data~7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data~6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data~5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data~4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data~3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data~2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data~1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1
clk => d1_reasons_to_wait.CLK
clk => d1_seven_seg_pio_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => seven_seg_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => seven_seg_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN51
cpu_data_master_address_to_slave[5] => Equal0.IN50
cpu_data_master_address_to_slave[6] => Equal0.IN49
cpu_data_master_address_to_slave[7] => Equal0.IN48
cpu_data_master_address_to_slave[8] => Equal0.IN47
cpu_data_master_address_to_slave[9] => Equal0.IN46
cpu_data_master_address_to_slave[10] => Equal0.IN45
cpu_data_master_address_to_slave[11] => Equal0.IN44
cpu_data_master_address_to_slave[12] => Equal0.IN43
cpu_data_master_address_to_slave[13] => Equal0.IN42
cpu_data_master_address_to_slave[14] => Equal0.IN41
cpu_data_master_address_to_slave[15] => Equal0.IN40
cpu_data_master_address_to_slave[16] => Equal0.IN39
cpu_data_master_address_to_slave[17] => Equal0.IN38
cpu_data_master_address_to_slave[18] => Equal0.IN37
cpu_data_master_address_to_slave[19] => Equal0.IN36
cpu_data_master_address_to_slave[20] => Equal0.IN35
cpu_data_master_address_to_slave[21] => Equal0.IN34
cpu_data_master_address_to_slave[22] => Equal0.IN33
cpu_data_master_address_to_slave[23] => Equal0.IN32
cpu_data_master_address_to_slave[24] => Equal0.IN31
cpu_data_master_address_to_slave[25] => Equal0.IN30
cpu_data_master_read => seven_seg_pio_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_seven_seg_pio_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_seven_seg_pio_s1~0.IN0
cpu_data_master_write => seven_seg_pio_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_seven_seg_pio_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_seven_seg_pio_s1~0.IN0
cpu_data_master_writedata[0] => seven_seg_pio_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => seven_seg_pio_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => seven_seg_pio_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => seven_seg_pio_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => seven_seg_pio_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => seven_seg_pio_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => seven_seg_pio_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => seven_seg_pio_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => seven_seg_pio_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => seven_seg_pio_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => seven_seg_pio_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => seven_seg_pio_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => seven_seg_pio_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => seven_seg_pio_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => seven_seg_pio_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => seven_seg_pio_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => seven_seg_pio_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_seven_seg_pio_s1_end_xfer~reg0.PRESET
seven_seg_pio_s1_readdata[0] => seven_seg_pio_s1_readdata_from_sa[0].DATAIN
seven_seg_pio_s1_readdata[1] => seven_seg_pio_s1_readdata_from_sa[1].DATAIN
seven_seg_pio_s1_readdata[2] => seven_seg_pio_s1_readdata_from_sa[2].DATAIN
seven_seg_pio_s1_readdata[3] => seven_seg_pio_s1_readdata_from_sa[3].DATAIN
seven_seg_pio_s1_readdata[4] => seven_seg_pio_s1_readdata_from_sa[4].DATAIN
seven_seg_pio_s1_readdata[5] => seven_seg_pio_s1_readdata_from_sa[5].DATAIN
seven_seg_pio_s1_readdata[6] => seven_seg_pio_s1_readdata_from_sa[6].DATAIN
seven_seg_pio_s1_readdata[7] => seven_seg_pio_s1_readdata_from_sa[7].DATAIN
seven_seg_pio_s1_readdata[8] => seven_seg_pio_s1_readdata_from_sa[8].DATAIN
seven_seg_pio_s1_readdata[9] => seven_seg_pio_s1_readdata_from_sa[9].DATAIN
seven_seg_pio_s1_readdata[10] => seven_seg_pio_s1_readdata_from_sa[10].DATAIN
seven_seg_pio_s1_readdata[11] => seven_seg_pio_s1_readdata_from_sa[11].DATAIN
seven_seg_pio_s1_readdata[12] => seven_seg_pio_s1_readdata_from_sa[12].DATAIN
seven_seg_pio_s1_readdata[13] => seven_seg_pio_s1_readdata_from_sa[13].DATAIN
seven_seg_pio_s1_readdata[14] => seven_seg_pio_s1_readdata_from_sa[14].DATAIN
seven_seg_pio_s1_readdata[15] => seven_seg_pio_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_seven_seg_pio_s1 <= internal_cpu_data_master_qualified_request_seven_seg_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_seven_seg_pio_s1 <= internal_cpu_data_master_qualified_request_seven_seg_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_seven_seg_pio_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_seven_seg_pio_s1 <= internal_cpu_data_master_requests_seven_seg_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_seven_seg_pio_s1_end_xfer <= d1_seven_seg_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_seven_seg_pio_s1~1.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[0] <= seven_seg_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[1] <= seven_seg_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[2] <= seven_seg_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[3] <= seven_seg_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[4] <= seven_seg_pio_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[5] <= seven_seg_pio_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[6] <= seven_seg_pio_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[7] <= seven_seg_pio_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[8] <= seven_seg_pio_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[9] <= seven_seg_pio_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[10] <= seven_seg_pio_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[11] <= seven_seg_pio_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[12] <= seven_seg_pio_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[13] <= seven_seg_pio_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[14] <= seven_seg_pio_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_readdata_from_sa[15] <= seven_seg_pio_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_write_n <= seven_seg_pio_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
seven_seg_pio_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|seven_seg_pio:the_seven_seg_pio
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0~0.IN1
clk => data_out[15].CLK
clk => data_out[14].CLK
clk => data_out[13].CLK
clk => data_out[12].CLK
clk => data_out[11].CLK
clk => data_out[10].CLK
clk => data_out[9].CLK
clk => data_out[8].CLK
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[15].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process_0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out~15.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
clk => d1_reasons_to_wait.CLK
clk => d1_sys_clk_timer_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sys_clk_timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sys_clk_timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sys_clk_timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_read => sys_clk_timer_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sys_clk_timer_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sys_clk_timer_s1~0.IN0
cpu_data_master_write => sys_clk_timer_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_sys_clk_timer_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sys_clk_timer_s1~0.IN0
cpu_data_master_writedata[0] => sys_clk_timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sys_clk_timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sys_clk_timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sys_clk_timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sys_clk_timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sys_clk_timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sys_clk_timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sys_clk_timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sys_clk_timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sys_clk_timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sys_clk_timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sys_clk_timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sys_clk_timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sys_clk_timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sys_clk_timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sys_clk_timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => sys_clk_timer_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sys_clk_timer_s1_end_xfer~reg0.PRESET
sys_clk_timer_s1_irq => sys_clk_timer_s1_irq_from_sa.DATAIN
sys_clk_timer_s1_readdata[0] => sys_clk_timer_s1_readdata_from_sa[0].DATAIN
sys_clk_timer_s1_readdata[1] => sys_clk_timer_s1_readdata_from_sa[1].DATAIN
sys_clk_timer_s1_readdata[2] => sys_clk_timer_s1_readdata_from_sa[2].DATAIN
sys_clk_timer_s1_readdata[3] => sys_clk_timer_s1_readdata_from_sa[3].DATAIN
sys_clk_timer_s1_readdata[4] => sys_clk_timer_s1_readdata_from_sa[4].DATAIN
sys_clk_timer_s1_readdata[5] => sys_clk_timer_s1_readdata_from_sa[5].DATAIN
sys_clk_timer_s1_readdata[6] => sys_clk_timer_s1_readdata_from_sa[6].DATAIN
sys_clk_timer_s1_readdata[7] => sys_clk_timer_s1_readdata_from_sa[7].DATAIN
sys_clk_timer_s1_readdata[8] => sys_clk_timer_s1_readdata_from_sa[8].DATAIN
sys_clk_timer_s1_readdata[9] => sys_clk_timer_s1_readdata_from_sa[9].DATAIN
sys_clk_timer_s1_readdata[10] => sys_clk_timer_s1_readdata_from_sa[10].DATAIN
sys_clk_timer_s1_readdata[11] => sys_clk_timer_s1_readdata_from_sa[11].DATAIN
sys_clk_timer_s1_readdata[12] => sys_clk_timer_s1_readdata_from_sa[12].DATAIN
sys_clk_timer_s1_readdata[13] => sys_clk_timer_s1_readdata_from_sa[13].DATAIN
sys_clk_timer_s1_readdata[14] => sys_clk_timer_s1_readdata_from_sa[14].DATAIN
sys_clk_timer_s1_readdata[15] => sys_clk_timer_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sys_clk_timer_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sys_clk_timer_s1 <= internal_cpu_data_master_requests_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sys_clk_timer_s1_end_xfer <= d1_sys_clk_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_chipselect <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_irq_from_sa <= sys_clk_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[0] <= sys_clk_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[1] <= sys_clk_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[2] <= sys_clk_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[3] <= sys_clk_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[4] <= sys_clk_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[5] <= sys_clk_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[6] <= sys_clk_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[7] <= sys_clk_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[8] <= sys_clk_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[9] <= sys_clk_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[10] <= sys_clk_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[11] <= sys_clk_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[12] <= sys_clk_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[13] <= sys_clk_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[14] <= sys_clk_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[15] <= sys_clk_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_write_n <= sys_clk_timer_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sys_clk_timer:the_sys_clk_timer
address[0] => Equal6.IN63
address[0] => Equal5.IN63
address[0] => Equal4.IN63
address[0] => Equal3.IN63
address[0] => Equal2.IN63
address[0] => Equal1.IN63
address[1] => Equal6.IN62
address[1] => Equal5.IN62
address[1] => Equal4.IN62
address[1] => Equal3.IN62
address[1] => Equal2.IN62
address[1] => Equal1.IN62
address[2] => Equal6.IN61
address[2] => Equal5.IN61
address[2] => Equal4.IN61
address[2] => Equal3.IN61
address[2] => Equal2.IN61
address[2] => Equal1.IN61
chipselect => period_h_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].PRESET
reset_n => period_h_register[2].PRESET
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].PRESET
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].PRESET
reset_n => internal_counter[17].PRESET
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => period_h_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN51
cpu_data_master_address_to_slave[4] => Equal0.IN50
cpu_data_master_address_to_slave[5] => Equal0.IN49
cpu_data_master_address_to_slave[6] => Equal0.IN48
cpu_data_master_address_to_slave[7] => Equal0.IN47
cpu_data_master_address_to_slave[8] => Equal0.IN46
cpu_data_master_address_to_slave[9] => Equal0.IN45
cpu_data_master_address_to_slave[10] => Equal0.IN44
cpu_data_master_address_to_slave[11] => Equal0.IN43
cpu_data_master_address_to_slave[12] => Equal0.IN42
cpu_data_master_address_to_slave[13] => Equal0.IN41
cpu_data_master_address_to_slave[14] => Equal0.IN40
cpu_data_master_address_to_slave[15] => Equal0.IN39
cpu_data_master_address_to_slave[16] => Equal0.IN38
cpu_data_master_address_to_slave[17] => Equal0.IN37
cpu_data_master_address_to_slave[18] => Equal0.IN36
cpu_data_master_address_to_slave[19] => Equal0.IN35
cpu_data_master_address_to_slave[20] => Equal0.IN34
cpu_data_master_address_to_slave[21] => Equal0.IN33
cpu_data_master_address_to_slave[22] => Equal0.IN32
cpu_data_master_address_to_slave[23] => Equal0.IN31
cpu_data_master_address_to_slave[24] => Equal0.IN30
cpu_data_master_address_to_slave[25] => Equal0.IN29
cpu_data_master_read => sysid_control_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave~2.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave~0.IN0
cpu_data_master_write => internal_cpu_data_master_requests_sysid_control_slave~0.IN1
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_data_master_granted_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sysid_control_slave <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[25].DATAIN
address => readdata[22].DATAIN
address => readdata[17].DATAIN
address => readdata[14].DATAIN
address => readdata[13].DATAIN
address => readdata[6].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[1].DATAIN
address => readdata[29].DATAIN
address => readdata[26].DATAIN
address => readdata[24].DATAIN
address => readdata[11].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[2].DATAIN
address => readdata[0].DATAIN
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <GND>
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= <VCC>
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <GND>
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= <GND>
readdata[16] <= <VCC>
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= <GND>
readdata[19] <= <VCC>
readdata[20] <= <VCC>
readdata[21] <= <GND>
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= <VCC>
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= <VCC>
readdata[28] <= <GND>
readdata[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|NiosII_stratix_1s10_standard|uart1_s1_arbitrator:the_uart1_s1
clk => d1_reasons_to_wait.CLK
clk => d1_uart1_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => uart1_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => uart1_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => uart1_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_read => uart1_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_uart1_s1~0.IN0
cpu_data_master_write => uart1_s1_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_requests_uart1_s1~0.IN1
cpu_data_master_writedata[0] => uart1_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => uart1_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => uart1_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => uart1_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => uart1_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => uart1_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => uart1_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => uart1_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => uart1_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => uart1_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => uart1_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => uart1_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => uart1_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => uart1_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => uart1_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => uart1_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart1_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_uart1_s1_end_xfer~reg0.PRESET
uart1_s1_dataavailable => uart1_s1_dataavailable_from_sa.DATAIN
uart1_s1_irq => uart1_s1_irq_from_sa.DATAIN
uart1_s1_readdata[0] => uart1_s1_readdata_from_sa[0].DATAIN
uart1_s1_readdata[1] => uart1_s1_readdata_from_sa[1].DATAIN
uart1_s1_readdata[2] => uart1_s1_readdata_from_sa[2].DATAIN
uart1_s1_readdata[3] => uart1_s1_readdata_from_sa[3].DATAIN
uart1_s1_readdata[4] => uart1_s1_readdata_from_sa[4].DATAIN
uart1_s1_readdata[5] => uart1_s1_readdata_from_sa[5].DATAIN
uart1_s1_readdata[6] => uart1_s1_readdata_from_sa[6].DATAIN
uart1_s1_readdata[7] => uart1_s1_readdata_from_sa[7].DATAIN
uart1_s1_readdata[8] => uart1_s1_readdata_from_sa[8].DATAIN
uart1_s1_readdata[9] => uart1_s1_readdata_from_sa[9].DATAIN
uart1_s1_readdata[10] => uart1_s1_readdata_from_sa[10].DATAIN
uart1_s1_readdata[11] => uart1_s1_readdata_from_sa[11].DATAIN
uart1_s1_readdata[12] => uart1_s1_readdata_from_sa[12].DATAIN
uart1_s1_readdata[13] => uart1_s1_readdata_from_sa[13].DATAIN
uart1_s1_readdata[14] => uart1_s1_readdata_from_sa[14].DATAIN
uart1_s1_readdata[15] => uart1_s1_readdata_from_sa[15].DATAIN
uart1_s1_readyfordata => uart1_s1_readyfordata_from_sa.DATAIN
cpu_data_master_granted_uart1_s1 <= internal_cpu_data_master_requests_uart1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_uart1_s1 <= internal_cpu_data_master_requests_uart1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_uart1_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_uart1_s1 <= internal_cpu_data_master_requests_uart1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_uart1_s1_end_xfer <= d1_uart1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_begintransfer <= uart1_s1_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_chipselect <= internal_cpu_data_master_requests_uart1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_dataavailable_from_sa <= uart1_s1_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_irq_from_sa <= uart1_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_read_n <= uart1_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[0] <= uart1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[1] <= uart1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[2] <= uart1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[3] <= uart1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[4] <= uart1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[5] <= uart1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[6] <= uart1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[7] <= uart1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[8] <= uart1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[9] <= uart1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[10] <= uart1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[11] <= uart1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[12] <= uart1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[13] <= uart1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[14] <= uart1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readdata_from_sa[15] <= uart1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_readyfordata_from_sa <= uart1_s1_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_write_n <= uart1_s1_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uart1_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|uart1:the_uart1
address[0] => uart1_regs:the_uart1_regs.address[0]
address[1] => uart1_regs:the_uart1_regs.address[1]
address[2] => uart1_regs:the_uart1_regs.address[2]
begintransfer => uart1_rx:the_uart1_rx.begintransfer
begintransfer => uart1_tx:the_uart1_tx.begintransfer
chipselect => uart1_regs:the_uart1_regs.chipselect
clk => uart1_regs:the_uart1_regs.clk
clk => uart1_rx:the_uart1_rx.clk
clk => uart1_tx:the_uart1_tx.clk
read_n => uart1_regs:the_uart1_regs.read_n
reset_n => uart1_regs:the_uart1_regs.reset_n
reset_n => uart1_rx:the_uart1_rx.reset_n
reset_n => uart1_tx:the_uart1_tx.reset_n
rxd => uart1_rx:the_uart1_rx.rxd
write_n => uart1_regs:the_uart1_regs.write_n
writedata[0] => uart1_regs:the_uart1_regs.writedata[0]
writedata[1] => uart1_regs:the_uart1_regs.writedata[1]
writedata[2] => uart1_regs:the_uart1_regs.writedata[2]
writedata[3] => uart1_regs:the_uart1_regs.writedata[3]
writedata[4] => uart1_regs:the_uart1_regs.writedata[4]
writedata[5] => uart1_regs:the_uart1_regs.writedata[5]
writedata[6] => uart1_regs:the_uart1_regs.writedata[6]
writedata[7] => uart1_regs:the_uart1_regs.writedata[7]
writedata[8] => uart1_regs:the_uart1_regs.writedata[8]
writedata[9] => uart1_regs:the_uart1_regs.writedata[9]
writedata[10] => uart1_regs:the_uart1_regs.writedata[10]
writedata[11] => uart1_regs:the_uart1_regs.writedata[11]
writedata[12] => uart1_regs:the_uart1_regs.writedata[12]
writedata[13] => uart1_regs:the_uart1_regs.writedata[13]
writedata[14] => uart1_regs:the_uart1_regs.writedata[14]
writedata[15] => uart1_regs:the_uart1_regs.writedata[15]
dataavailable <= uart1_regs:the_uart1_regs.dataavailable
irq <= uart1_regs:the_uart1_regs.irq
readdata[0] <= uart1_regs:the_uart1_regs.readdata[0]
readdata[1] <= uart1_regs:the_uart1_regs.readdata[1]
readdata[2] <= uart1_regs:the_uart1_regs.readdata[2]
readdata[3] <= uart1_regs:the_uart1_regs.readdata[3]
readdata[4] <= uart1_regs:the_uart1_regs.readdata[4]
readdata[5] <= uart1_regs:the_uart1_regs.readdata[5]
readdata[6] <= uart1_regs:the_uart1_regs.readdata[6]
readdata[7] <= uart1_regs:the_uart1_regs.readdata[7]
readdata[8] <= uart1_regs:the_uart1_regs.readdata[8]
readdata[9] <= uart1_regs:the_uart1_regs.readdata[9]
readdata[10] <= uart1_regs:the_uart1_regs.readdata[10]
readdata[11] <= uart1_regs:the_uart1_regs.readdata[11]
readdata[12] <= uart1_regs:the_uart1_regs.readdata[12]
readdata[13] <= uart1_regs:the_uart1_regs.readdata[13]
readdata[14] <= uart1_regs:the_uart1_regs.readdata[14]
readdata[15] <= uart1_regs:the_uart1_regs.readdata[15]
readyfordata <= uart1_regs:the_uart1_regs.readyfordata
txd <= uart1_tx:the_uart1_tx.txd


|NiosII_stratix_1s10_standard|uart1:the_uart1|uart1_tx:the_uart1_tx
baud_divisor[0] => baud_rate_counter~8.DATAB
baud_divisor[1] => baud_rate_counter~7.DATAB
baud_divisor[2] => baud_rate_counter~6.DATAB
baud_divisor[3] => baud_rate_counter~5.DATAB
baud_divisor[4] => baud_rate_counter~4.DATAB
baud_divisor[5] => baud_rate_counter~3.DATAB
baud_divisor[6] => baud_rate_counter~2.DATAB
baud_divisor[7] => baud_rate_counter~1.DATAB
baud_divisor[8] => baud_rate_counter~0.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => do_load_shifter.CLK
clk => internal_tx_ready.CLK
clk => tx_overrun~reg0.CLK
clk => tx_shift_empty~reg0.CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[0].CLK
clk => baud_clk_en.CLK
clk => pre_txd.CLK
clk => txd~reg0.CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk_en => do_load_shifter.ENA
clk_en => internal_tx_ready.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd~0.IN1
reset_n => pre_txd.PRESET
reset_n => baud_clk_en.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => internal_tx_ready.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
status_wr_strobe => tx_overrun~1.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1
tx_overrun <= tx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= internal_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_shift_empty <= tx_shift_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|uart1:the_uart1|uart1_rx:the_uart1_rx
baud_divisor[0] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[0]
baud_divisor[0] => baud_load_value[0].DATAA
baud_divisor[1] => baud_load_value[0].DATAB
baud_divisor[1] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[1]
baud_divisor[1] => baud_load_value[1].DATAA
baud_divisor[2] => baud_load_value[1].DATAB
baud_divisor[2] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[2]
baud_divisor[2] => baud_load_value[2].DATAA
baud_divisor[3] => baud_load_value[2].DATAB
baud_divisor[3] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[3]
baud_divisor[3] => baud_load_value[3].DATAA
baud_divisor[4] => baud_load_value[3].DATAB
baud_divisor[4] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[4]
baud_divisor[4] => baud_load_value[4].DATAA
baud_divisor[5] => baud_load_value[4].DATAB
baud_divisor[5] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[5]
baud_divisor[5] => baud_load_value[5].DATAA
baud_divisor[6] => baud_load_value[5].DATAB
baud_divisor[6] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[6]
baud_divisor[6] => baud_load_value[6].DATAA
baud_divisor[7] => baud_load_value[6].DATAB
baud_divisor[7] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[7]
baud_divisor[7] => baud_load_value[7].DATAA
baud_divisor[8] => baud_load_value[7].DATAB
baud_divisor[8] => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.baud_divisor[8]
baud_divisor[8] => baud_load_value[8].DATAA
begintransfer => rx_rd_strobe_onset.IN0
clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
clk => delayed_unxsync_rxdxx1.CLK
clk => delayed_unxsync_rxdxx2.CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[0].CLK
clk => baud_clk_en.CLK
clk => do_start_rx.CLK
clk => delayed_unxrx_in_processxx3.CLK
clk => rx_data[7]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => framing_error~reg0.CLK
clk => break_detect~reg0.CLK
clk => rx_overrun~reg0.CLK
clk => internal_rx_char_ready.CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].CLK
clk => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.clk
clk_en => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.clk_en
clk_en => delayed_unxsync_rxdxx1.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ENA
clk_en => delayed_unxsync_rxdxx2.ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => do_start_rx.ENA
clk_en => delayed_unxrx_in_processxx3.ENA
clk_en => framing_error~reg0.ENA
clk_en => break_detect~reg0.ENA
clk_en => rx_overrun~reg0.ENA
clk_en => internal_rx_char_ready.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ENA
reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
reset_n => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.reset_n
reset_n => delayed_unxrx_in_processxx3.ACLR
reset_n => do_start_rx.ACLR
reset_n => baud_clk_en.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => delayed_unxsync_rxdxx2.ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ACLR
reset_n => delayed_unxsync_rxdxx1.ACLR
reset_n => rx_overrun~reg0.ACLR
reset_n => break_detect~reg0.ACLR
reset_n => framing_error~reg0.ACLR
reset_n => internal_rx_char_ready.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[0]~reg0.ACLR
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => uart1_rx_stimulus_source:the_uart1_rx_stimulus_source.rxd
status_wr_strobe => rx_overrun~1.OUTPUTSELECT
status_wr_strobe => break_detect~1.OUTPUTSELECT
status_wr_strobe => framing_error~1.OUTPUTSELECT
break_detect <= break_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE
framing_error <= framing_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error <= <GND>
rx_char_ready <= internal_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_overrun <= rx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|uart1:the_uart1|uart1_rx:the_uart1_rx|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN
source_rxd <= rxd.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|uart1:the_uart1|uart1_regs:the_uart1_regs
address[0] => Equal3.IN5
address[0] => Equal2.IN5
address[0] => Equal1.IN5
address[0] => Equal0.IN5
address[1] => Equal3.IN4
address[1] => Equal2.IN4
address[1] => Equal1.IN4
address[1] => Equal0.IN4
address[2] => Equal3.IN3
address[2] => Equal2.IN3
address[2] => Equal1.IN3
address[2] => Equal0.IN3
break_detect => selected_read_data~26.IN1
break_detect => qualified_irq~7.IN1
break_detect => status_reg[8].IN1
chipselect => control_wr_strobe~0.IN1
chipselect => rx_rd_strobe~0.IN0
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => irq~reg0.CLK
clk => internal_tx_data[7].CLK
clk => internal_tx_data[6].CLK
clk => internal_tx_data[5].CLK
clk => internal_tx_data[4].CLK
clk => internal_tx_data[3].CLK
clk => internal_tx_data[2].CLK
clk => internal_tx_data[1].CLK
clk => internal_tx_data[0].CLK
clk => control_reg[9].CLK
clk => control_reg[8].CLK
clk => control_reg[7].CLK
clk => control_reg[6].CLK
clk => control_reg[5].CLK
clk => control_reg[4].CLK
clk => control_reg[3].CLK
clk => control_reg[2].CLK
clk => control_reg[1].CLK
clk => control_reg[0].CLK
clk => d1_rx_char_ready.CLK
clk => d1_tx_ready.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => selected_read_data~25.IN1
framing_error => qualified_irq~9.IN1
framing_error => any_error~2.IN1
parity_error => selected_read_data~24.IN1
parity_error => qualified_irq~11.IN1
parity_error => any_error~1.IN1
read_n => rx_rd_strobe~0.IN1
reset_n => internal_tx_data[0].ACLR
reset_n => internal_tx_data[1].ACLR
reset_n => internal_tx_data[2].ACLR
reset_n => internal_tx_data[3].ACLR
reset_n => internal_tx_data[4].ACLR
reset_n => internal_tx_data[5].ACLR
reset_n => internal_tx_data[6].ACLR
reset_n => internal_tx_data[7].ACLR
reset_n => d1_tx_ready.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
rx_char_ready => selected_read_data~31.IN1
rx_char_ready => qualified_irq~13.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data~0.IN1
rx_data[1] => selected_read_data~1.IN1
rx_data[2] => selected_read_data~2.IN1
rx_data[3] => selected_read_data~3.IN1
rx_data[4] => selected_read_data~4.IN1
rx_data[5] => selected_read_data~5.IN1
rx_data[6] => selected_read_data~6.IN1
rx_data[7] => selected_read_data~7.IN1
rx_overrun => selected_read_data~27.IN1
rx_overrun => qualified_irq~5.IN1
rx_overrun => any_error~0.IN0
tx_overrun => selected_read_data~28.IN1
tx_overrun => qualified_irq~3.IN1
tx_overrun => any_error~0.IN1
tx_ready => selected_read_data~30.IN1
tx_ready => qualified_irq~15.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => qualified_irq~1.IN1
tx_shift_empty => selected_read_data~29.IN1
write_n => control_wr_strobe~0.IN0
writedata[0] => internal_tx_data[0].DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => internal_tx_data[1].DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => internal_tx_data[2].DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => internal_tx_data[3].DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => internal_tx_data[4].DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => internal_tx_data[5].DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => internal_tx_data[6].DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => internal_tx_data[7].DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
baud_divisor[0] <= <GND>
baud_divisor[1] <= <VCC>
baud_divisor[2] <= <GND>
baud_divisor[3] <= <GND>
baud_divisor[4] <= <VCC>
baud_divisor[5] <= <VCC>
baud_divisor[6] <= <GND>
baud_divisor[7] <= <VCC>
baud_divisor[8] <= <VCC>
dataavailable <= d1_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
do_force_break <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= d1_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_rd_strobe <= rx_rd_strobe~1.DB_MAX_OUTPUT_PORT_TYPE
status_wr_strobe <= status_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= internal_tx_data[0].DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= internal_tx_data[1].DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= internal_tx_data[2].DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= internal_tx_data[3].DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= internal_tx_data[4].DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= internal_tx_data[5].DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= internal_tx_data[6].DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= internal_tx_data[7].DB_MAX_OUTPUT_PORT_TYPE
tx_wr_strobe <= internal_tx_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NiosII_stratix_1s10_standard|NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


