

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 08:03:17 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.282 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i256 %x_V_read to i16" [firmware/myproject.cpp:50]   --->   Operation 8 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %p_Val2_6 to i22" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i22 26, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 13 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:51]   --->   Operation 14 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:52]   --->   Operation 15 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %trunc_ln1117 to i23" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i16 %p_Val2_6 to i24" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i16 %p_Val2_6 to i23" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %p_Val2_6 to i25" [firmware/myproject.cpp:50]   --->   Operation 19 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i22 %r_V_17 to i38" [firmware/myproject.cpp:51]   --->   Operation 20 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %p_Val2_6 to i38" [firmware/myproject.cpp:51]   --->   Operation 21 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i38 %sext_ln1116_5, %sext_ln1118_37" [firmware/myproject.cpp:51]   --->   Operation 22 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i25 147, %sext_ln1118_20" [firmware/myproject.cpp:51]   --->   Operation 23 'mul' 'r_V_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_22 = mul i24 94, %sext_ln1118_18" [firmware/myproject.cpp:51]   --->   Operation 24 'mul' 'r_V_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul i23 54, %sext_ln1118_19" [firmware/myproject.cpp:51]   --->   Operation 25 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_30 = mul i24 69, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 26 'mul' 'r_V_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_36 = mul i23 -53, %sext_ln1118_1" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_39 = mul i23 53, %sext_ln1118_19" [firmware/myproject.cpp:53]   --->   Operation 28 'mul' 'r_V_39' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %trunc_ln1117 to i22" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %trunc_ln1117 to i24" [firmware/myproject.cpp:50]   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %trunc_ln1117 to i20" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %trunc_ln1117, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i20 %shl_ln to i21" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln1117, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %shl_ln1118_1 to i21" [firmware/myproject.cpp:50]   --->   Operation 35 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = add i21 %sext_ln1118_4, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 36 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%sext_ln1116 = sext i21 %r_V to i37" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %tmp_1 to i36" [firmware/myproject.cpp:51]   --->   Operation 38 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %tmp_1 to i39" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %tmp_1 to i37" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1116, %sext_ln1118_8" [firmware/myproject.cpp:50]   --->   Operation 41 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %tmp_1 to i51" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %trunc_ln1117, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 43 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %shl_ln1118_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%r_V_61 = add i20 %sext_ln1118_11, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 45 'add' 'r_V_61' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i20 %r_V_61 to i36" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i36 %sext_ln1116_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 47 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 75, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 48 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i23 38, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 49 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %tmp_1 to i23" [firmware/myproject.cpp:50]   --->   Operation 50 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %tmp_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %tmp_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %tmp_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 53 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i20 %shl_ln1118_3 to i21" [firmware/myproject.cpp:50]   --->   Operation 54 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i17 %shl_ln1118_4 to i21" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%r_V_6 = add i21 %sext_ln1118_25, %sext_ln1118_26" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%sext_ln1116_2 = sext i21 %r_V_6 to i37" [firmware/myproject.cpp:50]   --->   Operation 58 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i37 %sext_ln1116_2, %sext_ln1118_8" [firmware/myproject.cpp:50]   --->   Operation 59 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 83, %sext_ln1118_23" [firmware/myproject.cpp:50]   --->   Operation 60 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i23 37, %sext_ln1118_21" [firmware/myproject.cpp:50]   --->   Operation 61 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.80ns)   --->   "%r_V_15 = sub i20 0, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 62 'sub' 'r_V_15' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i20 %r_V_15 to i35" [firmware/myproject.cpp:51]   --->   Operation 63 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %tmp_1 to i35" [firmware/myproject.cpp:51]   --->   Operation 64 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln703 = mul i35 %sext_ln703, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 65 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %trunc_ln1117, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 66 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i21 %shl_ln1118_6 to i22" [firmware/myproject.cpp:51]   --->   Operation 67 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %trunc_ln1117, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 68 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i18 %shl_ln1118_7 to i22" [firmware/myproject.cpp:51]   --->   Operation 69 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.81ns)   --->   "%r_V_62 = sub i22 %sext_ln1118_32, %sext_ln1118_33" [firmware/myproject.cpp:51]   --->   Operation 70 'sub' 'r_V_62' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %r_V_62, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 71 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i32 %rhs_V_4 to i35" [firmware/myproject.cpp:51]   --->   Operation 72 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_1 = add i35 %sext_ln728_3, %mul_ln703" [firmware/myproject.cpp:51]   --->   Operation 73 'add' 'ret_V_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %p_Val2_6 to i39" [firmware/myproject.cpp:51]   --->   Operation 74 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i16 %p_Val2_6 to i40" [firmware/myproject.cpp:51]   --->   Operation 75 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %p_Val2_6 to i41" [firmware/myproject.cpp:51]   --->   Operation 76 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i38 %r_V_18 to i51" [firmware/myproject.cpp:51]   --->   Operation 77 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.24ns)   --->   "%r_V_19 = mul i51 %sext_ln1116_6, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 78 'mul' 'r_V_19' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i25 %r_V_20 to i41" [firmware/myproject.cpp:51]   --->   Operation 79 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i41 %sext_ln1116_7, %sext_ln1118_36" [firmware/myproject.cpp:51]   --->   Operation 80 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i24 %r_V_22 to i40" [firmware/myproject.cpp:51]   --->   Operation 81 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i40 %sext_ln1116_8, %sext_ln1118_35" [firmware/myproject.cpp:51]   --->   Operation 82 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i25 187, %sext_ln1118_20" [firmware/myproject.cpp:51]   --->   Operation 83 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i23 %r_V_25 to i39" [firmware/myproject.cpp:51]   --->   Operation 84 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i39 %sext_ln1116_9, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 85 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i24 %r_V_30 to i40" [firmware/myproject.cpp:52]   --->   Operation 86 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i16 %tmp_5 to i36" [firmware/myproject.cpp:54]   --->   Operation 87 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i16 %tmp_5 to i40" [firmware/myproject.cpp:52]   --->   Operation 88 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_31 = mul i40 %sext_ln1116_10, %sext_ln1118_47" [firmware/myproject.cpp:52]   --->   Operation 89 'mul' 'r_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i16 %tmp_5 to i23" [firmware/myproject.cpp:52]   --->   Operation 90 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i23 %r_V_36 to i39" [firmware/myproject.cpp:53]   --->   Operation 91 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_37 = mul i39 %sext_ln1116_11, %sext_ln1118_34" [firmware/myproject.cpp:53]   --->   Operation 92 'mul' 'r_V_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_38 = mul i22 29, %sext_ln1118" [firmware/myproject.cpp:53]   --->   Operation 93 'mul' 'r_V_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i23 %r_V_39 to i39" [firmware/myproject.cpp:53]   --->   Operation 94 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_40 = mul i39 %sext_ln1116_12, %sext_ln1118_34" [firmware/myproject.cpp:53]   --->   Operation 95 'mul' 'r_V_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp_1, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 96 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i19 %shl_ln1118_13 to i20" [firmware/myproject.cpp:53]   --->   Operation 97 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into DSP with root node r_V_51)   --->   "%r_V_50 = sub i20 %sext_ln1118_63, %sext_ln1118_24" [firmware/myproject.cpp:54]   --->   Operation 98 'sub' 'r_V_50' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node r_V_51)   --->   "%sext_ln1116_14 = sext i20 %r_V_50 to i36" [firmware/myproject.cpp:54]   --->   Operation 99 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_51 = mul i36 %sext_ln1116_14, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 100 'mul' 'r_V_51' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_53 = mul i23 50, %sext_ln1118_21" [firmware/myproject.cpp:54]   --->   Operation 101 'mul' 'r_V_53' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_57 = mul i23 42, %sext_ln1118_52" [firmware/myproject.cpp:54]   --->   Operation 102 'mul' 'r_V_57' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %tmp_1 to i40" [firmware/myproject.cpp:50]   --->   Operation 103 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %tmp_1 to i46" [firmware/myproject.cpp:51]   --->   Operation 104 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i37 %r_V_1 to i46" [firmware/myproject.cpp:50]   --->   Operation 105 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i36 %r_V_3 to i46" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %tmp_2 to i46" [firmware/myproject.cpp:50]   --->   Operation 107 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.07ns)   --->   "%mul_ln1193 = mul i46 %sext_ln1193, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 108 'mul' 'mul_ln1193' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (3.15ns)   --->   "%mul_ln1193_1 = mul i46 %sext_ln1118_10, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 109 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i24 %r_V_4 to i36" [firmware/myproject.cpp:50]   --->   Operation 110 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_2 = mul i36 %sext_ln1118_12, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 111 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_2, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 112 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i46 %mul_ln1193_1, %mul_ln1193" [firmware/myproject.cpp:50]   --->   Operation 113 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %tmp_2 to i36" [firmware/myproject.cpp:53]   --->   Operation 114 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %tmp_2 to i39" [firmware/myproject.cpp:50]   --->   Operation 115 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i23 %r_V_5 to i36" [firmware/myproject.cpp:50]   --->   Operation 116 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i36 %sext_ln1118_14, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 117 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192 = sub i46 %sub_ln1193, %shl_ln1" [firmware/myproject.cpp:50]   --->   Operation 118 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %p_Val2_6 to i26" [firmware/myproject.cpp:50]   --->   Operation 119 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %p_Val2_6 to i20" [firmware/myproject.cpp:50]   --->   Operation 120 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i23 125, %sext_ln1118_19" [firmware/myproject.cpp:50]   --->   Operation 121 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %tmp_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i37 %r_V_7 to i46" [firmware/myproject.cpp:50]   --->   Operation 123 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (3.15ns)   --->   "%mul_ln1192_1 = mul i46 %sext_ln1118_27, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 124 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i24 %r_V_8 to i40" [firmware/myproject.cpp:50]   --->   Operation 125 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i40 %sext_ln1116_3, %sext_ln1118_7" [firmware/myproject.cpp:50]   --->   Operation 126 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 75, %sext_ln1118_23" [firmware/myproject.cpp:50]   --->   Operation 127 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i23 %r_V_11 to i39" [firmware/myproject.cpp:50]   --->   Operation 128 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i39 %sext_ln1116_4, %sext_ln1118_13" [firmware/myproject.cpp:50]   --->   Operation 129 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i26 339, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 130 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %tmp_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 131 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %tmp_2 to i25" [firmware/myproject.cpp:50]   --->   Operation 132 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i25 155, %sext_ln1118_31" [firmware/myproject.cpp:50]   --->   Operation 133 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i51 %r_V_19 to i56" [firmware/myproject.cpp:51]   --->   Operation 134 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i16 %tmp_1 to i56" [firmware/myproject.cpp:51]   --->   Operation 135 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (3.74ns)   --->   "%mul_ln1192_7 = mul i56 %sext_ln1118_38, %sext_ln1118_39" [firmware/myproject.cpp:51]   --->   Operation 136 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i16 %tmp_4 to i56" [firmware/myproject.cpp:51]   --->   Operation 137 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (3.74ns)   --->   "%mul_ln1192_8 = mul i56 %sext_ln1118_38, %sext_ln1118_40" [firmware/myproject.cpp:51]   --->   Operation 138 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i41 %r_V_21 to i46" [firmware/myproject.cpp:51]   --->   Operation 139 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (3.45ns)   --->   "%mul_ln1192_9 = mul i46 %sext_ln1192_9, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 140 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i40 %r_V_23 to i46" [firmware/myproject.cpp:51]   --->   Operation 141 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i16 %tmp_4 to i46" [firmware/myproject.cpp:51]   --->   Operation 142 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (3.38ns)   --->   "%mul_ln1192_10 = mul i46 %sext_ln1192_10, %sext_ln1192_11" [firmware/myproject.cpp:51]   --->   Operation 143 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i16 %p_Val2_6 to i36" [firmware/myproject.cpp:51]   --->   Operation 144 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i25 %r_V_24 to i36" [firmware/myproject.cpp:51]   --->   Operation 145 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i36 %sext_ln1118_42, %sext_ln1118_41" [firmware/myproject.cpp:51]   --->   Operation 146 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i39 %r_V_26 to i46" [firmware/myproject.cpp:51]   --->   Operation 147 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.31ns)   --->   "%mul_ln1192_12 = mul i46 %sext_ln1118_43, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 148 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (3.31ns)   --->   "%mul_ln1192_13 = mul i46 %sext_ln1118_43, %sext_ln1192_11" [firmware/myproject.cpp:51]   --->   Operation 149 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i26 302, %sext_ln1118_15" [firmware/myproject.cpp:51]   --->   Operation 150 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i25 193, %sext_ln1118_20" [firmware/myproject.cpp:51]   --->   Operation 151 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %tmp_5 to i39" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i40 %r_V_31 to i46" [firmware/myproject.cpp:52]   --->   Operation 153 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i16 %p_Val2_6 to i46" [firmware/myproject.cpp:53]   --->   Operation 154 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (3.38ns)   --->   "%mul_ln1193_3 = mul i46 %sext_ln1118_48, %sext_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 155 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 104, %sext_ln1118_23" [firmware/myproject.cpp:52]   --->   Operation 156 'mul' 'r_V_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_33 = mul i24 97, %sext_ln1118_30" [firmware/myproject.cpp:52]   --->   Operation 157 'mul' 'r_V_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i16 %tmp_5 to i25" [firmware/myproject.cpp:52]   --->   Operation 158 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i16 %tmp_5 to i26" [firmware/myproject.cpp:52]   --->   Operation 159 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_34 = mul i26 372, %sext_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 160 'mul' 'r_V_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i39 %r_V_37 to i46" [firmware/myproject.cpp:53]   --->   Operation 161 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (3.31ns)   --->   "%mul_ln1192_18 = mul i46 %sext_ln1192_18, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 162 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i22 %r_V_38 to i36" [firmware/myproject.cpp:53]   --->   Operation 163 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_3 = mul i36 %sext_ln1118_55, %sext_ln1118_41" [firmware/myproject.cpp:53]   --->   Operation 164 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln728_3, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 165 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.95ns)   --->   "%add_ln1192_15 = add i46 %rhs_V_7, %mul_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 166 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i39 %r_V_40 to i46" [firmware/myproject.cpp:53]   --->   Operation 167 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (3.31ns)   --->   "%mul_ln1192_19 = mul i46 %sext_ln1118_56, %sext_ln1192_2" [firmware/myproject.cpp:53]   --->   Operation 168 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_6, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 169 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i24 %shl_ln1118_10 to i25" [firmware/myproject.cpp:53]   --->   Operation 170 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %p_Val2_6, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 171 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i20 %shl_ln1118_11 to i25" [firmware/myproject.cpp:53]   --->   Operation 172 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_20)   --->   "%r_V_41 = add i25 %sext_ln1118_57, %sext_ln1118_58" [firmware/myproject.cpp:53]   --->   Operation 173 'add' 'r_V_41' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_20)   --->   "%sext_ln1118_59 = sext i25 %r_V_41 to i36" [firmware/myproject.cpp:53]   --->   Operation 174 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_20 = mul i36 %sext_ln1118_59, %sext_ln1118_41" [firmware/myproject.cpp:53]   --->   Operation 175 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_42 = mul i24 83, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 176 'mul' 'r_V_42' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_43 = mul i24 107, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 177 'mul' 'r_V_43' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_6, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 178 'bitconcatenate' 'shl_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i19 %shl_ln1118_16 to i20" [firmware/myproject.cpp:54]   --->   Operation 179 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%r_V_46 = sub i20 %sext_ln1118_66, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 180 'sub' 'r_V_46' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%sext_ln1116_13 = sext i20 %r_V_46 to i36" [firmware/myproject.cpp:54]   --->   Operation 181 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_47 = mul i36 %sext_ln1116_13, %sext_ln1192" [firmware/myproject.cpp:54]   --->   Operation 182 'mul' 'r_V_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i16 %tmp_5 to i50" [firmware/myproject.cpp:54]   --->   Operation 183 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_48 = mul i23 50, %sext_ln1118_19" [firmware/myproject.cpp:54]   --->   Operation 184 'mul' 'r_V_48' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_49 = mul i23 42, %sext_ln1118_19" [firmware/myproject.cpp:54]   --->   Operation 185 'mul' 'r_V_49' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i36 %r_V_51 to i50" [firmware/myproject.cpp:54]   --->   Operation 186 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (3.07ns)   --->   "%r_V_52 = mul i50 %sext_ln1116_15, %sext_ln1118_67" [firmware/myproject.cpp:54]   --->   Operation 187 'mul' 'r_V_52' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i23 %r_V_53 to i39" [firmware/myproject.cpp:54]   --->   Operation 188 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_54 = mul i39 %sext_ln1116_16, %sext_ln1118_46" [firmware/myproject.cpp:54]   --->   Operation 189 'mul' 'r_V_54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i23 %r_V_57 to i39" [firmware/myproject.cpp:54]   --->   Operation 190 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_58 = mul i39 %sext_ln1116_17, %sext_ln1118_46" [firmware/myproject.cpp:54]   --->   Operation 191 'mul' 'r_V_58' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_59 = mul i25 236, %sext_ln1118_51" [firmware/myproject.cpp:54]   --->   Operation 192 'mul' 'r_V_59' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.28>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln2 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 193 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i20.i20(i20 %r_V_61, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 194 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i46 %shl_ln2, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 195 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i40 %rhs_V to i46" [firmware/myproject.cpp:50]   --->   Operation 196 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %mul_ln728, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 197 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i43 %rhs_V_1 to i46" [firmware/myproject.cpp:50]   --->   Operation 198 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_1 = sub i46 %add_ln1193, %sext_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 199 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %tmp_1 to i19" [firmware/myproject.cpp:50]   --->   Operation 200 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i46 %sext_ln1192_4, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 201 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_2 = sub i46 %add_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 202 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %r_V_9 to i46" [firmware/myproject.cpp:50]   --->   Operation 203 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (3.38ns)   --->   "%mul_ln1192_2 = mul i46 %sext_ln1192_5, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 204 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i46 %sub_ln1192_2, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 205 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i24 %r_V_10 to i36" [firmware/myproject.cpp:50]   --->   Operation 206 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i36 %sext_ln1118_28, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 207 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_3, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 208 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_2 = add i46 %shl_ln1192_1, %add_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 209 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i39 %r_V_12 to i46" [firmware/myproject.cpp:50]   --->   Operation 210 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (3.31ns)   --->   "%mul_ln1192_4 = mul i46 %sext_ln1118_29, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 211 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i26 %r_V_13 to i36" [firmware/myproject.cpp:50]   --->   Operation 212 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i36 %sext_ln1192_6, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 213 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 519, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 214 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %tmp_2 to i21" [firmware/myproject.cpp:53]   --->   Operation 215 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i25 %r_V_14 to i36" [firmware/myproject.cpp:50]   --->   Operation 216 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i36 %sext_ln1192_7, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 217 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%lhs_V = call i55 @_ssdm_op_BitConcatenate.i55.i35.i20(i35 %ret_V_1, i20 0)" [firmware/myproject.cpp:51]   --->   Operation 218 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i55 %lhs_V to i56" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (1.03ns)   --->   "%add_ln1192_7 = add i56 %sext_ln1192_8, %mul_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 220 'add' 'add_ln1192_7' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_6 = sub i56 %add_ln1192_7, %mul_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 221 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_9, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 222 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i56 %sub_ln1192_6, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 223 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_10, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 224 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i56 %shl_ln1192_5, %sub_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 225 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %mul_ln1192_11, i20 0)" [firmware/myproject.cpp:51]   --->   Operation 226 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln1192_9 = add i56 %shl_ln1192_6, %add_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 227 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_12, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 228 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i56 %add_ln1192_9, %shl_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 229 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_13, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 230 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln1192_10 = add i56 %shl_ln1192_8, %sub_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 231 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i26 %r_V_27 to i36" [firmware/myproject.cpp:51]   --->   Operation 232 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_14 = mul i36 %sext_ln1192_12, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 233 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %mul_ln1192_14, i20 0)" [firmware/myproject.cpp:51]   --->   Operation 234 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_11 = add i56 %shl_ln1192_9, %add_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 235 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i25 %r_V_28 to i36" [firmware/myproject.cpp:51]   --->   Operation 236 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i16 %tmp_4 to i36" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i36 %sext_ln1192_13, %sext_ln1192_14" [firmware/myproject.cpp:51]   --->   Operation 238 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %mul_ln1192_15, i20 0)" [firmware/myproject.cpp:51]   --->   Operation 239 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln1192_9 = sub i56 %add_ln1192_11, %shl_ln1192_s" [firmware/myproject.cpp:51]   --->   Operation 240 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i16 %tmp_5 to i34" [firmware/myproject.cpp:54]   --->   Operation 241 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i46 @_ssdm_op_BitConcatenate.i46.i16.i30(i16 %p_Val2_6, i30 0)" [firmware/myproject.cpp:52]   --->   Operation 242 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i24 %r_V_32 to i36" [firmware/myproject.cpp:52]   --->   Operation 243 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_4 = mul i36 %sext_ln1118_49, %sext_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 244 'mul' 'mul_ln1193_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1193_1 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_4, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 245 'bitconcatenate' 'shl_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.95ns)   --->   "%sub_ln1193_1 = sub i46 %mul_ln1193_3, %rhs_V_6" [firmware/myproject.cpp:52]   --->   Operation 246 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i24 %r_V_33 to i36" [firmware/myproject.cpp:52]   --->   Operation 247 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i36 %sext_ln1118_50, %sext_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 248 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_16, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 249 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i46 %sub_ln1193_1, %shl_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 250 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i26 %r_V_34 to i36" [firmware/myproject.cpp:52]   --->   Operation 251 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_5 = mul i36 %sext_ln1193_2, %sext_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 252 'mul' 'mul_ln1193_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 253 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1193_1 = add i46 %shl_ln1192_10, %sub_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 253 'add' 'add_ln1193_1' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 254 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i21 %shl_ln1118_s to i22" [firmware/myproject.cpp:52]   --->   Operation 255 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_5, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 256 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i17 %shl_ln1118_5 to i22" [firmware/myproject.cpp:52]   --->   Operation 257 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1193_6)   --->   "%r_V_35 = add i22 %sext_ln1118_53, %sext_ln1118_54" [firmware/myproject.cpp:52]   --->   Operation 258 'add' 'r_V_35' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1193_6)   --->   "%sext_ln1193_3 = sext i22 %r_V_35 to i36" [firmware/myproject.cpp:52]   --->   Operation 259 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_6 = mul i36 %sext_ln1193_3, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 260 'mul' 'mul_ln1193_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i46 %add_ln1192_15, %mul_ln1192_19" [firmware/myproject.cpp:53]   --->   Operation 261 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_20, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 262 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_13 = sub i46 %add_ln1192_16, %shl_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 263 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i23 %r_V_39 to i36" [firmware/myproject.cpp:53]   --->   Operation 264 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_21 = mul i36 %sext_ln1118_60, %sext_ln1192" [firmware/myproject.cpp:53]   --->   Operation 265 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_21, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 266 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i46 %shl_ln1192_13, %sub_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 267 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i24 %r_V_42 to i36" [firmware/myproject.cpp:53]   --->   Operation 268 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_22 = mul i36 %sext_ln1192_19, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 269 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_22, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 270 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_14 = sub i46 %add_ln1192_17, %shl_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 271 'sub' 'sub_ln1192_14' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_23 = mul i36 %sext_ln1118_60, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 272 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i24 %r_V_43 to i36" [firmware/myproject.cpp:53]   --->   Operation 273 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_24 = mul i36 %sext_ln1192_20, %sext_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 274 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i24 179, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 275 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_5 = mul i21 29, %sext_ln728_1" [firmware/myproject.cpp:53]   --->   Operation 276 'mul' 'mul_ln728_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i16 %tmp_5 to i46" [firmware/myproject.cpp:54]   --->   Operation 277 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i36 %r_V_47 to i46" [firmware/myproject.cpp:54]   --->   Operation 278 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i16 %tmp_1 to i36" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i23 %r_V_48 to i36" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_8 = mul i36 %sext_ln728_8, %sext_ln728_7" [firmware/myproject.cpp:54]   --->   Operation 281 'mul' 'mul_ln1193_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1193_4 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_8, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 282 'bitconcatenate' 'shl_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (3.07ns)   --->   "%mul_ln1193_7 = mul i46 %sext_ln1118_69, %sext_ln1118_68" [firmware/myproject.cpp:54]   --->   Operation 283 'mul' 'mul_ln1193_7' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i16 %tmp_5 to i36" [firmware/myproject.cpp:54]   --->   Operation 284 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1193_5 = sext i23 %r_V_49 to i36" [firmware/myproject.cpp:54]   --->   Operation 285 'sext' 'sext_ln1193_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_9 = mul i36 %sext_ln1193_5, %sext_ln1193_4" [firmware/myproject.cpp:54]   --->   Operation 286 'mul' 'mul_ln1193_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 287 [1/1] (0.95ns)   --->   "%sub_ln1193_3 = sub i46 %mul_ln1193_7, %shl_ln1193_4" [firmware/myproject.cpp:54]   --->   Operation 287 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_7 = mul i24 236, %sext_ln1118_18" [firmware/myproject.cpp:54]   --->   Operation 288 'mul' 'mul_ln728_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i50 %r_V_52 to i56" [firmware/myproject.cpp:54]   --->   Operation 289 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i16 %tmp_5 to i56" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (3.73ns)   --->   "%mul_ln1192_25 = mul i56 %sext_ln1192_27, %sext_ln1192_28" [firmware/myproject.cpp:54]   --->   Operation 291 'mul' 'mul_ln1192_25' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i39 %r_V_54 to i46" [firmware/myproject.cpp:54]   --->   Operation 292 'sext' 'sext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (3.31ns)   --->   "%mul_ln1192_26 = mul i46 %sext_ln1118_70, %sext_ln1118_68" [firmware/myproject.cpp:54]   --->   Operation 293 'mul' 'mul_ln1192_26' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_1, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 294 'bitconcatenate' 'shl_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i18 %shl_ln1118_17 to i19" [firmware/myproject.cpp:54]   --->   Operation 295 'sext' 'sext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_8)   --->   "%r_V_55 = add i19 %sext_ln1118_71, %sext_ln1118_22" [firmware/myproject.cpp:54]   --->   Operation 296 'add' 'r_V_55' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_8)   --->   "%sext_ln728_6 = sext i19 %r_V_55 to i34" [firmware/myproject.cpp:54]   --->   Operation 297 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_8 = mul i34 %sext_ln728_6, %sext_ln728_4" [firmware/myproject.cpp:54]   --->   Operation 298 'mul' 'mul_ln728_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i39 %r_V_58 to i46" [firmware/myproject.cpp:54]   --->   Operation 299 'sext' 'sext_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (3.31ns)   --->   "%mul_ln1192_27 = mul i46 %sext_ln1118_73, %sext_ln1118_68" [firmware/myproject.cpp:54]   --->   Operation 300 'mul' 'mul_ln1192_27' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i25 %r_V_59 to i36" [firmware/myproject.cpp:54]   --->   Operation 301 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_28 = mul i36 %sext_ln1192_31, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 302 'mul' 'mul_ln1192_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !133"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !139"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !145"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !151"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !157"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !163"   --->   Operation 308 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 309 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 312 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i46 %add_ln1192_2, %mul_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 313 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_5, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 314 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i46 %sub_ln1192_3, %shl_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 315 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_1, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 316 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i46 %rhs_V_2, %sub_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 317 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i16 %tmp_2 to i26" [firmware/myproject.cpp:50]   --->   Operation 318 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_6, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 319 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i46 %shl_ln1192_3, %add_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 320 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 321 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i26 548, %sext_ln728_2" [firmware/myproject.cpp:50]   --->   Operation 321 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_2, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 322 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i46 %add_ln1192_4, %rhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 323 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 324 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V = add i46 -731218182144, %sub_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 324 'add' 'ret_V' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V, i32 30, i32 45)" [firmware/myproject.cpp:50]   --->   Operation 325 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 326 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %p_Val2_6, i9 0)" [firmware/myproject.cpp:51]   --->   Operation 327 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i25 %shl_ln1118_8 to i26" [firmware/myproject.cpp:51]   --->   Operation 328 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %p_Val2_6, i7 0)" [firmware/myproject.cpp:51]   --->   Operation 329 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i23 %shl_ln1118_9 to i26" [firmware/myproject.cpp:51]   --->   Operation 330 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.83ns)   --->   "%r_V_63 = sub i26 %sext_ln1118_44, %sext_ln1118_45" [firmware/myproject.cpp:51]   --->   Operation 331 'sub' 'r_V_63' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i56 @_ssdm_op_BitConcatenate.i56.i26.i30(i26 %r_V_63, i30 0)" [firmware/myproject.cpp:51]   --->   Operation 332 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i56 %sub_ln1192_9, %rhs_V_5" [firmware/myproject.cpp:51]   --->   Operation 333 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 334 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i56 -886206371987456, %sub_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 334 'add' 'ret_V_2' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %ret_V_2, i32 40, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 335 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 336 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln1193_2 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_5, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 337 'bitconcatenate' 'shl_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1193_3 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_6, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 338 'bitconcatenate' 'shl_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193_2 = sub i46 %add_ln1193_1, %shl_ln1193_2" [firmware/myproject.cpp:52]   --->   Operation 339 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 340 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_17 = mul i26 1883, %sext_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 340 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 341 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_12 = sub i46 %sub_ln1193_2, %shl_ln1193_3" [firmware/myproject.cpp:52]   --->   Operation 341 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln1192_17, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 342 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_13 = add i46 %shl_ln1192_11, %sub_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 343 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 344 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i46 -319975063552, %add_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 344 'add' 'ret_V_3' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_3, i32 30, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 345 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1192_15 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_23, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 347 'bitconcatenate' 'shl_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i46 %shl_ln1192_15, %sub_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 348 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln1192_16 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1192_24, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 349 'bitconcatenate' 'shl_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_19 = add i46 %shl_ln1192_16, %add_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 350 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %mul_ln728_4, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 351 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i44 %rhs_V_8 to i46" [firmware/myproject.cpp:53]   --->   Operation 352 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_20 = add i46 %sext_ln1192_21, %add_ln1192_19" [firmware/myproject.cpp:53]   --->   Operation 353 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 354 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i24 %shl_ln1118_12 to i25" [firmware/myproject.cpp:53]   --->   Operation 355 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i19 %shl_ln1118_13 to i25" [firmware/myproject.cpp:53]   --->   Operation 356 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.83ns)   --->   "%r_V_64 = add i25 %sext_ln1118_61, %sext_ln1118_62" [firmware/myproject.cpp:53]   --->   Operation 357 'add' 'r_V_64' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %r_V_64, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 358 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i45 %rhs_V_9 to i46" [firmware/myproject.cpp:53]   --->   Operation 359 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_15 = sub i46 %add_ln1192_20, %sext_ln1192_22" [firmware/myproject.cpp:53]   --->   Operation 360 'sub' 'sub_ln1192_15' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i41 @_ssdm_op_BitConcatenate.i41.i21.i20(i21 %mul_ln728_5, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 361 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i41 %rhs_V_10 to i46" [firmware/myproject.cpp:53]   --->   Operation 362 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_21 = add i46 %sext_ln1192_23, %sub_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 363 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_5, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 364 'bitconcatenate' 'shl_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i24 %shl_ln1118_14 to i25" [firmware/myproject.cpp:53]   --->   Operation 365 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp_5, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 366 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i19 %shl_ln1118_15 to i25" [firmware/myproject.cpp:53]   --->   Operation 367 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.83ns)   --->   "%r_V_65 = add i25 %sext_ln1118_64, %sext_ln1118_65" [firmware/myproject.cpp:53]   --->   Operation 368 'add' 'r_V_65' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %r_V_65, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 369 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i45 %rhs_V_11 to i46" [firmware/myproject.cpp:53]   --->   Operation 370 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_16 = sub i46 %add_ln1192_21, %sext_ln1192_24" [firmware/myproject.cpp:53]   --->   Operation 371 'sub' 'sub_ln1192_16' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i16 %tmp_4 to i22" [firmware/myproject.cpp:53]   --->   Operation 372 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_6 = mul i22 59, %sext_ln728_5" [firmware/myproject.cpp:53]   --->   Operation 373 'mul' 'mul_ln728_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_6, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 374 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i42 %rhs_V_12 to i46" [firmware/myproject.cpp:53]   --->   Operation 375 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_17 = sub i46 %sub_ln1192_16, %sext_ln1192_25" [firmware/myproject.cpp:53]   --->   Operation 376 'sub' 'sub_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 377 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i46 -493921239040, %sub_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 377 'add' 'ret_V_4' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_4, i32 30, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 378 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 379 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln1193_5 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %mul_ln1193_9, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 380 'bitconcatenate' 'shl_ln1193_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %mul_ln728_7, i20 0)" [firmware/myproject.cpp:54]   --->   Operation 381 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i44 %rhs_V_13 to i46" [firmware/myproject.cpp:54]   --->   Operation 382 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_18 = sub i46 %sub_ln1193_3, %shl_ln1193_5" [firmware/myproject.cpp:54]   --->   Operation 383 'sub' 'sub_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_23 = add i46 %sub_ln1192_18, %sext_ln1192_26" [firmware/myproject.cpp:54]   --->   Operation 384 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln1192_17 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %add_ln1192_23, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 385 'bitconcatenate' 'shl_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_19 = sub i56 %shl_ln1192_17, %mul_ln1192_25" [firmware/myproject.cpp:54]   --->   Operation 386 'sub' 'sub_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln1192_18 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_26, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 387 'bitconcatenate' 'shl_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln1192_24 = add i56 %shl_ln1192_18, %sub_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 388 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i54 @_ssdm_op_BitConcatenate.i54.i34.i20(i34 %mul_ln728_8, i20 0)" [firmware/myproject.cpp:54]   --->   Operation 389 'bitconcatenate' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i54 %rhs_V_14 to i56" [firmware/myproject.cpp:54]   --->   Operation 390 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_25 = add i56 %sext_ln1192_29, %add_ln1192_24" [firmware/myproject.cpp:54]   --->   Operation 391 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_1, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 392 'bitconcatenate' 'shl_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i21 %shl_ln1118_18 to i25" [firmware/myproject.cpp:54]   --->   Operation 393 'sext' 'sext_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.83ns)   --->   "%r_V_66 = sub i25 %sext_ln1118_61, %sext_ln1118_72" [firmware/myproject.cpp:54]   --->   Operation 394 'sub' 'r_V_66' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%rhs_V_15 = call i55 @_ssdm_op_BitConcatenate.i55.i25.i30(i25 %r_V_66, i30 0)" [firmware/myproject.cpp:54]   --->   Operation 395 'bitconcatenate' 'rhs_V_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i55 %rhs_V_15 to i56" [firmware/myproject.cpp:54]   --->   Operation 396 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln1192_20 = sub i56 %add_ln1192_25, %sext_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 397 'sub' 'sub_ln1192_20' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1192_19 = call i56 @_ssdm_op_BitConcatenate.i56.i46.i10(i46 %mul_ln1192_27, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 398 'bitconcatenate' 'shl_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_26 = add i56 %shl_ln1192_19, %sub_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 399 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln1192_20 = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %mul_ln1192_28, i20 0)" [firmware/myproject.cpp:54]   --->   Operation 400 'bitconcatenate' 'shl_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln1192_21 = sub i56 %add_ln1192_26, %shl_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 401 'sub' 'sub_ln1192_21' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_5, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 402 'bitconcatenate' 'shl_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i18 %shl_ln1118_19 to i22" [firmware/myproject.cpp:54]   --->   Operation 403 'sext' 'sext_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.81ns)   --->   "%r_V_67 = sub i22 %sext_ln1118_53, %sext_ln1118_74" [firmware/myproject.cpp:54]   --->   Operation 404 'sub' 'r_V_67' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%rhs_V_16 = call i52 @_ssdm_op_BitConcatenate.i52.i22.i30(i22 %r_V_67, i30 0)" [firmware/myproject.cpp:54]   --->   Operation 405 'bitconcatenate' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i52 %rhs_V_16 to i56" [firmware/myproject.cpp:54]   --->   Operation 406 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_22 = sub i56 %sub_ln1192_21, %sext_ln1192_32" [firmware/myproject.cpp:54]   --->   Operation 407 'sub' 'sub_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 408 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i56 -449700255760384, %sub_ln1192_22" [firmware/myproject.cpp:54]   --->   Operation 408 'add' 'ret_V_5' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %ret_V_5, i32 40, i32 55)" [firmware/myproject.cpp:54]   --->   Operation 409 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 410 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 411 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'mul' operation of DSP[142] ('r.V', firmware/myproject.cpp:51) [142]  (2.53 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[259] ('r.V', firmware/myproject.cpp:53) [259]  (2.53 ns)

 <State 3>: 3.34ns
The critical path consists of the following:
	'add' operation ('r.V', firmware/myproject.cpp:50) [40]  (0.803 ns)
	'mul' operation of DSP[42] ('r.V', firmware/myproject.cpp:50) [42]  (2.53 ns)

 <State 4>: 4.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_18', firmware/myproject.cpp:53) [263]  (3.31 ns)
	'add' operation ('add_ln1192_15', firmware/myproject.cpp:53) [268]  (0.96 ns)

 <State 5>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln1192_7', firmware/myproject.cpp:51) [158]  (1.04 ns)
	'sub' operation ('sub_ln1192_6', firmware/myproject.cpp:51) [160]  (0 ns)
	'sub' operation ('sub_ln1192_7', firmware/myproject.cpp:51) [167]  (0.811 ns)
	'add' operation ('add_ln1192_8', firmware/myproject.cpp:51) [175]  (0 ns)
	'add' operation ('add_ln1192_9', firmware/myproject.cpp:51) [181]  (0.811 ns)
	'sub' operation ('sub_ln1192_8', firmware/myproject.cpp:51) [188]  (0 ns)
	'add' operation ('add_ln1192_10', firmware/myproject.cpp:51) [191]  (0.811 ns)
	'add' operation ('add_ln1192_11', firmware/myproject.cpp:51) [196]  (0 ns)
	'sub' operation ('sub_ln1192_9', firmware/myproject.cpp:51) [202]  (0.811 ns)

 <State 6>: 4.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192_18', firmware/myproject.cpp:54) [357]  (0 ns)
	'add' operation ('add_ln1192_23', firmware/myproject.cpp:54) [366]  (0.776 ns)
	'sub' operation ('sub_ln1192_19', firmware/myproject.cpp:54) [368]  (0 ns)
	'add' operation ('add_ln1192_24', firmware/myproject.cpp:54) [375]  (0.811 ns)
	'add' operation ('add_ln1192_25', firmware/myproject.cpp:54) [383]  (0 ns)
	'sub' operation ('sub_ln1192_20', firmware/myproject.cpp:54) [389]  (0.811 ns)
	'add' operation ('add_ln1192_26', firmware/myproject.cpp:54) [396]  (0 ns)
	'sub' operation ('sub_ln1192_21', firmware/myproject.cpp:54) [401]  (0.811 ns)
	'sub' operation ('sub_ln1192_22', firmware/myproject.cpp:54) [407]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:54) [408]  (0.811 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
