$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Wed Jun 01 08:18:11 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ ALU_Result [7] $end
$var wire 1 % ALU_Result [6] $end
$var wire 1 & ALU_Result [5] $end
$var wire 1 ' ALU_Result [4] $end
$var wire 1 ( ALU_Result [3] $end
$var wire 1 ) ALU_Result [2] $end
$var wire 1 * ALU_Result [1] $end
$var wire 1 + ALU_Result [0] $end
$var wire 1 , NZVC [3] $end
$var wire 1 - NZVC [2] $end
$var wire 1 . NZVC [1] $end
$var wire 1 / NZVC [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 NZVC[0]~output_o $end
$var wire 1 8 NZVC[1]~output_o $end
$var wire 1 9 NZVC[2]~output_o $end
$var wire 1 : NZVC[3]~output_o $end
$var wire 1 ; ALU_Result[0]~output_o $end
$var wire 1 < ALU_Result[1]~output_o $end
$var wire 1 = ALU_Result[2]~output_o $end
$var wire 1 > ALU_Result[3]~output_o $end
$var wire 1 ? ALU_Result[4]~output_o $end
$var wire 1 @ ALU_Result[5]~output_o $end
$var wire 1 A ALU_Result[6]~output_o $end
$var wire 1 B ALU_Result[7]~output_o $end
$var wire 1 C ALU_Sel[2]~input_o $end
$var wire 1 D ALU_Sel[1]~input_o $end
$var wire 1 E Equal0~1_combout $end
$var wire 1 F Equal0~1clkctrl_outclk $end
$var wire 1 G ALU_Sel[0]~input_o $end
$var wire 1 H Equal0~0_combout $end
$var wire 1 I B[7]~input_o $end
$var wire 1 J Add0|auto_generated|_~0_combout $end
$var wire 1 K A[7]~input_o $end
$var wire 1 L B[6]~input_o $end
$var wire 1 M Add0|auto_generated|_~1_combout $end
$var wire 1 N A[6]~input_o $end
$var wire 1 O A[5]~input_o $end
$var wire 1 P B[5]~input_o $end
$var wire 1 Q Add0|auto_generated|_~2_combout $end
$var wire 1 R A[4]~input_o $end
$var wire 1 S B[4]~input_o $end
$var wire 1 T Add0|auto_generated|_~3_combout $end
$var wire 1 U A[3]~input_o $end
$var wire 1 V B[3]~input_o $end
$var wire 1 W Add0|auto_generated|_~4_combout $end
$var wire 1 X B[2]~input_o $end
$var wire 1 Y Add0|auto_generated|_~5_combout $end
$var wire 1 Z A[2]~input_o $end
$var wire 1 [ B[1]~input_o $end
$var wire 1 \ Add0|auto_generated|_~6_combout $end
$var wire 1 ] A[1]~input_o $end
$var wire 1 ^ A[0]~input_o $end
$var wire 1 _ B[0]~input_o $end
$var wire 1 ` Add0|auto_generated|_~7_combout $end
$var wire 1 a Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 b Add0|auto_generated|result_int[1]~3 $end
$var wire 1 c Add0|auto_generated|result_int[2]~5 $end
$var wire 1 d Add0|auto_generated|result_int[3]~7 $end
$var wire 1 e Add0|auto_generated|result_int[4]~9 $end
$var wire 1 f Add0|auto_generated|result_int[5]~11 $end
$var wire 1 g Add0|auto_generated|result_int[6]~13 $end
$var wire 1 h Add0|auto_generated|result_int[7]~15 $end
$var wire 1 i Add0|auto_generated|result_int[8]~17 $end
$var wire 1 j Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 k NZVC[0]$latch~combout $end
$var wire 1 l Add0~1 $end
$var wire 1 m Add0~3 $end
$var wire 1 n Add0~5 $end
$var wire 1 o Add0~7 $end
$var wire 1 p Add0~9 $end
$var wire 1 q Add0~11 $end
$var wire 1 r Add0~13 $end
$var wire 1 s Add0~14_combout $end
$var wire 1 t Add1~1 $end
$var wire 1 u Add1~3 $end
$var wire 1 v Add1~5 $end
$var wire 1 w Add1~7 $end
$var wire 1 x Add1~9 $end
$var wire 1 y Add1~11 $end
$var wire 1 z Add1~13 $end
$var wire 1 { Add1~14_combout $end
$var wire 1 | NZVC[1]~0_combout $end
$var wire 1 } NZVC[1]~1_combout $end
$var wire 1 ~ NZVC[1]$latch~combout $end
$var wire 1 !! Add1~12_combout $end
$var wire 1 "! Add1~6_combout $end
$var wire 1 #! Add1~8_combout $end
$var wire 1 $! Add1~10_combout $end
$var wire 1 %! Add1~4_combout $end
$var wire 1 &! NZVC[2]~6_combout $end
$var wire 1 '! Add0~12_combout $end
$var wire 1 (! Add0~2_combout $end
$var wire 1 )! Add0~0_combout $end
$var wire 1 *! NZVC[2]~2_combout $end
$var wire 1 +! Add0~10_combout $end
$var wire 1 ,! Add0~8_combout $end
$var wire 1 -! Add0~4_combout $end
$var wire 1 .! Add0~6_combout $end
$var wire 1 /! NZVC[2]~3_combout $end
$var wire 1 0! NZVC[2]~4_combout $end
$var wire 1 1! Add1~0_combout $end
$var wire 1 2! Add1~2_combout $end
$var wire 1 3! NZVC[2]~5_combout $end
$var wire 1 4! NZVC[2]~7_combout $end
$var wire 1 5! NZVC[2]$latch~combout $end
$var wire 1 6! Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 7! NZVC[3]$latch~combout $end
$var wire 1 8! Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 9! ALU_Result[0]$latch~combout $end
$var wire 1 :! Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 ;! ALU_Result[1]$latch~combout $end
$var wire 1 <! Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 =! ALU_Result[2]$latch~combout $end
$var wire 1 >! Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 ?! ALU_Result[3]$latch~combout $end
$var wire 1 @! Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 A! ALU_Result[4]$latch~combout $end
$var wire 1 B! Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 C! ALU_Result[5]$latch~combout $end
$var wire 1 D! Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 E! ALU_Result[6]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
b1 "
b1 #
1+
1*
1)
1(
1'
1&
1%
0$
0/
0.
0-
0,
x0
01
12
x3
14
15
16
07
08
09
0:
1;
1<
1=
1>
1?
1@
1A
0B
0C
0D
1E
1F
1G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
1`
1a
1b
0c
1d
0e
1f
0g
1h
1i
0j
0k
0l
1m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
0x
1y
0z
0{
0|
1}
0~
1!!
1"!
1#!
1$!
1%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
11!
12!
03!
04!
05!
06!
07!
18!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
$end
#100000
b0 !
b1000 !
b1100 !
b1101 !
b10001 #
b10000 #
b11 "
b10 "
0G
1D
0_
1S
1^
1Z
1U
0K
00
1|
0`
1T
0E
1t
0#!
1,!
0b
08!
1v
0%!
1-!
0d
0<!
0w
0"!
1.!
1e
0>!
1{
0s
0i
16!
0F
0}
18!
0u
02!
0/!
1c
0:!
1"!
1>!
1#!
0|
1j
1%!
1<!
1}
#200000
b1111 !
b1110 !
b10001 #
b11 "
1G
1_
0^
1]
10
1|
1`
0t
08!
12!
1(!
1:!
0}
1b
18!
02!
0:!
#300000
b10011 #
b1 "
b1111 !
b10010 #
1^
0D
0_
1[
00
1t
0b
08!
0`
1\
1E
1u
12!
0m
0(!
1F
0u
02!
18!
0%!
1n
0-!
09!
0;!
17!
1~
1k
1%!
0o
0.!
0;
0<
1B
1:
18
17
0+
0*
1$
1,
1.
1/
19!
1p
0,!
1;
1+
1+!
1/!
0/!
#400000
b11111 !
b10111 !
b10011 !
b10001 !
b0 "
b10 "
b10000 !
b10011 #
1_
0G
1D
0^
0]
0Z
0U
1R
10
0t
1`
0|
0E
08!
1u
12!
1m
1(!
0c
1:!
0%!
0n
1-!
0<!
0"!
1o
1.!
0>!
1x
0#!
1,!
0f
0@!
0F
02!
1b
18!
1}
0v
1%!
0-!
1d
1<!
0.!
0,!
0y
0$!
1g
0B!
0:!
1w
1"!
0e
1>!
1z
0!!
0h
0D!
0x
1#!
1f
1@!
0{
1i
06!
1y
1$!
0g
1B!
0j
0z
1!!
1h
1D!
1{
0i
16!
1j
#500000
b10111 #
b10101 #
b11 "
b10001 !
b10100 #
1^
1G
0_
0[
1X
00
1t
0b
08!
1|
0`
0\
1Y
12!
0(!
0%!
1-!
0u
02!
1c
0}
18!
0<!
1%!
1<!
#600000
b10011 !
b1 "
b10010 !
b10101 #
1_
0D
0^
1]
10
0t
1`
1E
08!
12!
1(!
1:!
1F
02!
1b
18!
09!
1;!
0:!
0;
1<
0+
1*
19!
1;
1+
0;!
0<
0*
#700000
b10111 #
b0 "
b10 "
b10011 !
b10110 #
1^
0G
1D
0_
1[
00
1t
0b
08!
0|
0`
1\
0E
1u
12!
0m
0(!
0F
0u
02!
1}
18!
0%!
1n
0-!
1%!
1.!
#800000
b10111 !
b10101 !
b11 "
b10100 !
b10111 #
1_
1G
0^
0]
1Z
10
0t
1`
1|
08!
1u
12!
1m
1(!
0c
1:!
1v
0%!
1-!
0d
0<!
02!
1b
18!
0}
0v
1%!
0-!
1d
1<!
0w
0"!
1e
0>!
0:!
1w
1"!
0e
1>!
1x
0#!
0f
0@!
0x
1#!
1f
1@!
0y
0$!
1g
0B!
1y
1$!
0g
1B!
1z
0!!
0h
0D!
0z
1!!
1h
1D!
0{
1i
06!
1{
0i
16!
0|
0j
1|
1j
1}
0}
#870000
b10 "
0G
00
0|
1}
#900000
b11111 #
b11011 #
b11001 #
b10101 !
b11000 #
1^
0_
0[
0X
1V
10
1t
0b
08!
0`
12!
0(!
0\
1v
0%!
0n
1-!
0Y
0"!
0o
0.!
1W
0u
02!
1c
18!
1"!
1o
1.!
0d
0<!
1,!
0>!
1%!
1<!
0,!
1>!
#1000000
