# -*- mode: makefile -*-

.DEFAULT_GOAL := help
.PHONY: help

# This makefile handles one specific out of several possible scenarios.
# The variables scenario and clkscenario define the scenario to be handled.
# Setting this variable to different values from the command line when invoking make will target a
#   corresponding scenario.
# possible value for clkscenario is only 10; For asynchronous designs we may have other values also.
# possible values for scenario:

scenarios := A B C D E Z  ## Possible scenarios
clkscenario := 10         ## Script parameter for receiver clock half-period to be set
scenario := A             ## Script parameter to be set

# In the above Make includes trailing spaces in the varialbles, we strip those spaces:
scenarios   := $(strip $(scenarios))
clkscenario := $(strip $(clkscenario))
scenario    := $(strip $(scenario))

# A setup is a combination of scenario and receiver clock:
# Setup 1 = scenario=Z, clkr = 10
# Setup 2 = scenario=Z, clkr = 17
# Setup 3 = scenario=A, clkr = 17
# Setup 4 = scenario=A, clkr =  4

# Setting directories:
texdir1 := $(texdirGBase)/$(chapter)
githubdir := $(githubdirBase)/Ch$(chapter)/Communication/`pwd | sed 's-/.*/--'`

# ----------------------------------
# Verilog simulation:
# ----------------------------------
SimSrc :=    SyncReceiver.v  SyncSender.v
tbFile :=   SyncHandshake_tb.v
vcdFile :=   $(tbFile:.v=.vcd)

pngFiles := $(tbFile:.v=-sim.png) $(tbFile:.v=-sim-2.png) 

txtFiles := commInputFile.txt commOutputFile.txt

vGenFiles :=  ScenarioGeneration.v ReportComm.v

SimTbn := $(tbFile)

SimGen = $(vcdFile) $(tbFile:.v=) $(vGenFiles) $(txtFiles) 

SimSpt := 
SimCln := $(SimGen) 
SimRes := $(SimSrc) $(SimTbn) $(pngFiles)

# ---------------------------------
# Yosys synthesis:
# ---------------------------------

SynSrc := 

dotFiles := 

csvFiles := 

texFiles := 

SynGen := 

SynRes := 

# ---------------------------------
# Scripts and other files:
# ---------------------------------
AllSpt := $(SimSpt)
AllSrc := $(SimSrc) $(SynSrc)

# ---------------------------------
# Files to copy and clean:
# ---------------------------------
AllRes = $(SimRes) $(SynRes)
# Files to copy to the Github repository:
src4GitFiles := $(AllRes) $(AllSpt) $(pngGenFiles) Makefile MakefileComp

AllCln := $(SimCln)


tst:
	@echo "==$(vcdFile)=="

# =================================
# =================================
# Verilog simulation:
# =================================
# =================================

# ---------------------------------
# Specific rules:
# ---------------------------------


sim: $(vcdFile)           ### Generate vcd files

waves:  $(vcdFile) waves2 wavegen     ### Generate waveforms, which still requires a screen shot

waves2:
	$(eval vcdfile := $(vcdFile))

genvcdfile:                   ### Print name of generated vcd file
	@echo $(vcdFile)
gencominfile:                   ### Print name of generated communication input file
	@echo commInputFile.txt
gencomoutfile:                  ### Print name of generated communication output file
	@echo commOutputFile.txt

$(vGenFiles): $(vGenFiles:%=../%)  ### Copy Verilog files for the testbench
	for f in $@; do cp ../$@ .; done

$(vcdFile): $(tbFile) $(vGenFiles) $(SimSrc)    ### Compile and simulate one Scenario
	stem=`basename $< .v`; \
	case $(scenario) in \
	        Z) scen=0;; \
	        A) scen=1;; \
	        B) scen=2;; \
	        C) scen=3;; \
	        D) scen=4;; \
	        E) scen=5;; \
	        esac; \
	iverilog -P$${stem}.scenario=$$scen -o $${stem}  $^ ;\
	vvp $${stem}


helpc:

