MAKE_FILE_TARGET(
  FILE ff.sim.v
  SCANNER_TYPE verilog
  )
V2X(
  NAME ff
  SRCS ff.sim.v
  )

