

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Thu Jan 25 20:14:04 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        fir128
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir   |     -|  0.70|       27|  270.000|         -|       28|     -|        no|     -|  1 (~0%)|  3161 (2%)|  2097 (3%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 17       |
| y    | ap_vld  | out       | 17       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| y        | out       | ap_int<17>* |
| x        | in        | ap_int<17>  |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                                         | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+----------------------------------------------+-----+--------+------------+-----+-----------+---------+
| + fir                                        | 1   |        |            |     |           |         |
|   tmp4_fu_608_p2                             |     |        | tmp4       | add | fabric    | 0       |
|   tmp9_fu_624_p2                             |     |        | tmp9       | add | fabric    | 0       |
|   tmp20_fu_550_p2                            |     |        | tmp20      | add | fabric    | 0       |
|   tmp25_fu_983_p2                            |     |        | tmp25      | add | fabric    | 0       |
|   tmp32_fu_1819_p2                           |     |        | tmp32      | add | fabric    | 0       |
|   tmp131_fu_1006_p2                          |     |        | tmp131     | add | fabric    | 0       |
|   grp_fu_2574_p0                             |     |        | tmp122     | add | fabric    | 0       |
|   ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1_U1 | 1   |        | tmp153     | add | dsp_slice | 3       |
|   ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1_U1 | 1   |        | tmp154     | mul | dsp_slice | 3       |
|   tmp124_fu_1845_p2                          |     |        | tmp124     | add | fabric    | 0       |
|   tmp126_fu_1862_p2                          |     |        | tmp126     | add | fabric    | 0       |
|   ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1_U1 | 1   |        | add_ln39_1 | add | dsp_slice | 3       |
+----------------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------+-------------------------------------+
| Type            | Options                                | Location                            |
+-----------------+----------------------------------------+-------------------------------------+
| array_partition | dim=1 type=complete variable=c         | fir128/fir.cpp:22 in fir, c         |
| array_partition | dim=1 type=complete variable=shift_reg | fir128/fir.cpp:25 in fir, shift_reg |
| array_partition | dim=1 type=complete variable=tmp       | fir128/fir.cpp:27 in fir, tmp       |
| unroll          | skip_exit_check                        | fir128/fir.cpp:32 in fir            |
| unroll          | skip_exit_check                        | fir128/fir.cpp:38 in fir            |
+-----------------+----------------------------------------+-------------------------------------+


