#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 19 00:08:50 2025
# Process ID: 24308
# Current directory: C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -notrace -source vivado_build.tcl
# Log file: C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_broadcaster_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam_axi_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block read_trigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0.hwh
Generated Block Design Tcl file c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0_bd.tcl
Generated Hardware Definition File c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/design_1_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_core_ip_0 .
Exporting to file C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.hwdef
[Sat Apr 19 00:09:18 2025] Launched synth_1...
Run output will be captured here: C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 808.500 ; gain = 405.102
[Sat Apr 19 00:09:18 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 880.754 ; gain = 183.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:5648' bound to instance 'design_1_i' of component 'design_1' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:5678]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:59' bound to instance 'axi_vdma_1' of component 'design_1_axi_vdma_1_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6711]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:108]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:69607' bound to instance 'U0' of component 'axi_vdma' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:343]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:70046]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16462]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16600]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16601]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16603]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:14867]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (2#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:14867]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (3#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39918]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39972]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39973]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39974]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39976]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39977]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39978]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39979]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39980]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39981]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16957]
	Parameter C_MM2S_IS bound to: 0 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17040]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17042]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17047]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17051]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17052]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17085]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:17086]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (4#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16957]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (4#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (5#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39918]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:40644]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (6#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:40644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41501]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41526]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41527]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41530]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41531]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (7#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41501]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39072]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:18718]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (8#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:18718]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:20534]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (9#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:20534]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:29597]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:29633]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (10#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:29597]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (11#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39072]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64367]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62028]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (12#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62028]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63244]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (13#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63244]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63751]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (14#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63751]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:56206]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:54092]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (15#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:54092]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:55683]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (16#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:55683]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (17#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:56206]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58749]
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58462]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (18#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58462]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (19#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58749]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64553]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64569]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (20#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64367]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:53221]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (21#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:53221]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13254]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13278]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13280]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13282]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13283]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (22#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:13254]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41254]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (23#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:41254]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49403]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 8 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49469]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49470]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49477]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49478]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:51568]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:51569]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 65 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 65 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 65 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42265]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 65 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 65 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 65 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 65 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8320 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8320 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 65 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 65 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 65 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 65 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 65 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 65 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 65 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 65 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 65 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 65 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 65 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 65 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 65 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (24#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (25#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (26#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (27#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (27#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (27#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (27#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (28#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (29#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (30#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42058]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49540]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (31#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:49403]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (32#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (33#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (34#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (35#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (36#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (37#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (38#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (38#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (38#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (38#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (38#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (39#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (41#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (41#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (41#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (41#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (44#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (45#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (46#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (47#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (48#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 224 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 14 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 14 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (48#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (49#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (50#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 66 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 135168 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 135168 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 66 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 66 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 66 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (50#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (50#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (51#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (52#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (52#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (52#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (52#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (52#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (53#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (53#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (53#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (53#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (53#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (54#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (55#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (56#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (57#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (58#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:72979]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:72997]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73009]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73038]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73067]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.all_vount_rcvd_no_dwidth_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73482]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (59#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:70046]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_1_0' (60#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:108]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_2_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:59' bound to instance 'axi_vdma_2' of component 'design_1_axi_vdma_2_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6758]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_2_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:108]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:69607' bound to instance 'U0' of component 'axi_vdma' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:343]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_2_0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:108]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_3_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/synth/design_1_axi_vdma_3_0.vhd:59' bound to instance 'axi_vdma_3' of component 'design_1_axi_vdma_3_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6805]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_3_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/synth/design_1_axi_vdma_3_0.vhd:106]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:69607' bound to instance 'U0' of component 'axi_vdma' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/synth/design_1_axi_vdma_3_0.vhd:339]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:70046]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16462]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16519]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16522]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39918]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16957]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:16957]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39918]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:40644]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:40644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39072]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:18718]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:18718]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:20534]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:20534]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:29597]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:29597]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:39072]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64367]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62028]
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62028]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63244]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63244]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:56206]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:54092]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:54092]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:55683]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:55683]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:56206]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58749]
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:58749]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64553]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64569]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:64367]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:53221]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:53221]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46415]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 128 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 8 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46496]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46497]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46520]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46521]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:47647]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:47648]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 66 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42265]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8448 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8448 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 66 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 66 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 66 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (61#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (61#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (61#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (61#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:42058]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_FLUSH_SOF.m_skid_reset_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:48863]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_FLUSH_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:48901]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:46415]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (62#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (63#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (63#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (64#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (64#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (65#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (65#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (65#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (65#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (65#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12819]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13057]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (66#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (67#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (68#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (68#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized2' (68#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:70046]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_3_0' (69#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/synth/design_1_axi_vdma_3_0.vhd:106]
INFO: [Synth 8-3491] module 'design_1_axis_broadcaster_0_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57' bound to instance 'axis_broadcaster_0' of component 'design_1_axis_broadcaster_0_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6850]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_axis_broadcaster_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 155 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_18_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/d83b/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 155 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_SIGNAL_SET bound to: 155 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (70#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_SIGNAL_SET bound to: 155 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (71#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_18_core' (72#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/d83b/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_axis_broadcaster_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_axis_broadcaster_0_0' (73#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_axis_broadcaster_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_axis_broadcaster_0_0' (74#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_axis_broadcaster_0_0' (75#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_0_0' (76#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_cam_axi_1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_1_0/synth/design_1_cam_axi_1_0.vhd:56' bound to instance 'cam_axi_1' of component 'design_1_cam_axi_1_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6873]
INFO: [Synth 8-638] synthesizing module 'design_1_cam_axi_1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_1_0/synth/design_1_cam_axi_1_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cam_axi_v1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0.vhd:5' bound to instance 'U0' of component 'cam_axi_v1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_1_0/synth/design_1_cam_axi_1_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'cam_axi_v1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cam_axi_v1_0_S00_AXI' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:5' bound to instance 'cam_axi_v1_0_S00_AXI_inst' of component 'cam_axi_v1_0_S00_AXI' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'cam_axi_v1_0_S00_AXI' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'cam_axi_v1_0_S00_AXI' (77#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'cam_axi_v1_0' (78#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_cam_axi_1_0' (79#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_1_0/synth/design_1_cam_axi_1_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_cam_axi_2_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_2_0/synth/design_1_cam_axi_2_0.vhd:56' bound to instance 'cam_axi_2' of component 'design_1_cam_axi_2_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6901]
INFO: [Synth 8-638] synthesizing module 'design_1_cam_axi_2_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_2_0/synth/design_1_cam_axi_2_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cam_axi_v1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/587a/hdl/cam_axi_v1_0.vhd:5' bound to instance 'U0' of component 'cam_axi_v1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_2_0/synth/design_1_cam_axi_2_0.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'design_1_cam_axi_2_0' (80#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_cam_axi_2_0/synth/design_1_cam_axi_2_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_conv_core_ip_0_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_conv_core_ip_0_0/synth/design_1_conv_core_ip_0_0.vhd:56' bound to instance 'conv_core_ip_0' of component 'design_1_conv_core_ip_0_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6929]
INFO: [Synth 8-638] synthesizing module 'design_1_conv_core_ip_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_conv_core_ip_0_0/synth/design_1_conv_core_ip_0_0.vhd:92]
INFO: [Synth 8-3491] module 'conv_core_ip' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:29' bound to instance 'U0' of component 'conv_core_ip' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_conv_core_ip_0_0/synth/design_1_conv_core_ip_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:65]
INFO: [Synth 8-3491] module 'conv_core_ip_reset_sync' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_reset_sync.vhd:22' bound to instance 'u_conv_core_ip_reset_sync_inst' of component 'conv_core_ip_reset_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:219]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_reset_sync' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_reset_sync' (81#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'conv_core_ip_axi_lite' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite.vhd:22' bound to instance 'u_conv_core_ip_axi_lite_inst' of component 'conv_core_ip_axi_lite' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:225]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_axi_lite' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'conv_core_ip_addr_decoder' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_addr_decoder.vhd:23' bound to instance 'u_conv_core_ip_addr_decoder_inst' of component 'conv_core_ip_addr_decoder' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite.vhd:129]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_addr_decoder' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_addr_decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_addr_decoder' (82#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_addr_decoder.vhd:42]
INFO: [Synth 8-3491] module 'conv_core_ip_axi_lite_module' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite_module.vhd:22' bound to instance 'u_conv_core_ip_axi_lite_module_inst' of component 'conv_core_ip_axi_lite_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite.vhd:146]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_axi_lite_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite_module.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_axi_lite_module' (83#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite_module.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_axi_lite' (84#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'conv_core_ip_axi4_stream_video_slave' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:22' bound to instance 'u_conv_core_ip_axi4_stream_video_slave_inst' of component 'conv_core_ip_axi4_stream_video_slave' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:255]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_axi4_stream_video_slave' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_eol' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol.vhd:22' bound to instance 'u_conv_core_ip_fifo_eol_inst' of component 'conv_core_ip_fifo_eol' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:135]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_eol' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_conv_core_ip_fifo_eol_classic_ram' of component 'conv_core_ip_SimpleDualPortRAM_singlebit' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol.vhd:114]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_SimpleDualPortRAM_singlebit' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_SimpleDualPortRAM_singlebit' (85#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_eol' (86#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol.vhd:34]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_sof' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:22' bound to instance 'u_conv_core_ip_fifo_sof_inst' of component 'conv_core_ip_fifo_sof' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:145]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_sof' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_conv_core_ip_fifo_sof_classic_ram' of component 'conv_core_ip_SimpleDualPortRAM_singlebit' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_sof' (87#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:34]
INFO: [Synth 8-3491] module 'conv_core_ip_adapter_in' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in.vhd:22' bound to instance 'u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in' of component 'conv_core_ip_adapter_in' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:155]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_adapter_in' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'conv_core_ip_adapter_in_module' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:22' bound to instance 'u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module' of component 'conv_core_ip_adapter_in_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_adapter_in_module' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_adapter_in_module' (88#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_adapter_in' (89#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_data' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:22' bound to instance 'u_conv_core_ip_fifo_data_inst' of component 'conv_core_ip_fifo_data' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:176]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_data' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_conv_core_ip_fifo_data_classic_ram' of component 'conv_core_ip_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:118]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_SimpleDualPortRAM_generic' (90#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_data' (91#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_axi4_stream_video_slave' (92#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'conv_core_ip_dut' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_dut.vhd:22' bound to instance 'u_conv_core_ip_dut_inst' of component 'conv_core_ip_dut' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:277]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_dut' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_dut.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_conv_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:54' bound to instance 'u_conv_core_ip_src_conv_core' of component 'conv_core_ip_src_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_dut.vhd:86]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:75]
INFO: [Synth 8-3491] module 'conv_core_ip_src_color_correct_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_color_correct_core.vhd:23' bound to instance 'u_color_correct_core' of component 'conv_core_ip_src_color_correct_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:323]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_color_correct_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_color_correct_core.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1.vhd:23' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_color_correct_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1' (93#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_color_correct_core' (94#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_color_correct_core.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_just_gray_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_just_gray_core.vhd:23' bound to instance 'u_just_gray_core' of component 'conv_core_ip_src_just_gray_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:341]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_just_gray_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_just_gray_core.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block1' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block1.vhd:23' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_just_gray_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block1' (95#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_just_gray_core' (96#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_just_gray_core.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_normalize_image' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_normalize_image.vhd:23' bound to instance 'u_normalize_image' of component 'conv_core_ip_src_normalize_image' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:359]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_normalize_image' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_normalize_image.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block2' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block2.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_normalize_image.vhd:75]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block2' (97#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_normalize_image' (98#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_normalize_image.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_src_gaussian_conv_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_gaussian_conv_core.vhd:24' bound to instance 'u_gaussian_conv_core' of component 'conv_core_ip_src_gaussian_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:377]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_gaussian_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_gaussian_conv_core.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_gaussian_conv_core.vhd:91]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block.vhd:144]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM_generic' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer.vhd:84]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_SimpleDualPortRAM_generic' (99#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer' (100#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block' (101#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_gaussian_conv_core' (102#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_gaussian_conv_core.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sobel_horz_conv_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core.vhd:24' bound to instance 'u_sobel_horz_conv_core' of component 'conv_core_ip_src_sobel_horz_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:395]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_sobel_horz_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block3' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block3.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core.vhd:91]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block3.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer_block' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer_block' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block3.vhd:144]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer_block' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer_block' (103#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block3' (104#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_sobel_horz_conv_core' (105#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sobel_horz_conv_core_alt' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core_alt.vhd:24' bound to instance 'u_sobel_horz_conv_core_alt' of component 'conv_core_ip_src_sobel_horz_conv_core_alt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:413]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_sobel_horz_conv_core_alt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core_alt.vhd:35]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block4' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block4.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core_alt.vhd:72]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block4.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer_block1' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block1.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer_block1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block4.vhd:144]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer_block1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block1.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block1.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer_block1' (106#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block4' (107#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_sobel_horz_conv_core_alt' (108#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_horz_conv_core_alt.vhd:35]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sqrt_threshold' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:23' bound to instance 'u_sqrt_threshold1' of component 'conv_core_ip_src_sqrt_threshold' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:422]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_sqrt_threshold' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem2' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem2.vhd:23' bound to instance 'u_Subsystem2' of component 'conv_core_ip_src_Subsystem2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:79]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem2.vhd:35]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer1' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer1.vhd:23' bound to instance 'u_slicer1' of component 'conv_core_ip_src_slicer1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer1.vhd:33]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3' (108#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer1' (109#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer1.vhd:33]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer_block4' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block4.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer_block4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem2.vhd:98]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer_block4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block4.vhd:33]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block4.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer_block4' (110#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block4.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem2' (111#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_sqrt_threshold' (112#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sobel_vert_conv_core' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core.vhd:24' bound to instance 'u_sobel_vert_conv_core' of component 'conv_core_ip_src_sobel_vert_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:441]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_sobel_vert_conv_core' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core.vhd:35]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block5' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block5.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core.vhd:72]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block5.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer_block2' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block2.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer_block2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block5.vhd:144]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer_block2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block2.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block2.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer_block2' (113#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block5' (114#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block5.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_sobel_vert_conv_core' (115#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core.vhd:35]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sobel_vert_conv_core_alt' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core_alt.vhd:24' bound to instance 'u_sobel_vert_conv_core_alt' of component 'conv_core_ip_src_sobel_vert_conv_core_alt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:450]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_sobel_vert_conv_core_alt' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core_alt.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_Subsystem1_block6' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block6.vhd:24' bound to instance 'u_Subsystem1' of component 'conv_core_ip_src_Subsystem1_block6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core_alt.vhd:91]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_Subsystem1_block6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block6.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_slicer_block3' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block3.vhd:23' bound to instance 'u_slicer' of component 'conv_core_ip_src_slicer_block3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block6.vhd:144]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_src_slicer_block3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block3.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_SimpleDualPortRAM_generic.vhd:23' bound to instance 'u_ShiftRegisterRAM' of component 'conv_core_ip_src_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block3.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_slicer_block3' (116#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_slicer_block3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_Subsystem1_block6' (117#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_Subsystem1_block6.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_sobel_vert_conv_core_alt' (118#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sobel_vert_conv_core_alt.vhd:44]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sqrt_threshold' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:23' bound to instance 'u_sqrt_threshold2' of component 'conv_core_ip_src_sqrt_threshold' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:468]
INFO: [Synth 8-3491] module 'conv_core_ip_src_sqrt_threshold' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_sqrt_threshold.vhd:23' bound to instance 'u_sqrt_threshold' of component 'conv_core_ip_src_sqrt_threshold' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_src_conv_core' (119#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_src_conv_core.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_dut' (120#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_dut.vhd:43]
INFO: [Synth 8-3491] module 'conv_core_ip_axi4_stream_video_master' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:22' bound to instance 'u_conv_core_ip_axi4_stream_video_master_inst' of component 'conv_core_ip_axi4_stream_video_master' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:296]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_axi4_stream_video_master' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_data_OUT' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:22' bound to instance 'u_conv_core_ip_fifo_data_OUT_inst' of component 'conv_core_ip_fifo_data_OUT' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:99]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_data_OUT' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_generic' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_conv_core_ip_fifo_data_OUT_classic_ram_generic' of component 'conv_core_ip_SimpleDualPortRAM_generic' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_data_OUT' (121#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:36]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_eol_out' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:22' bound to instance 'u_conv_core_ip_fifo_eol_out_inst' of component 'conv_core_ip_fifo_eol_out' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:111]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_eol_out' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_conv_core_ip_fifo_eol_out_classic_ram' of component 'conv_core_ip_SimpleDualPortRAM_singlebit' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_eol_out' (122#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:34]
INFO: [Synth 8-3491] module 'conv_core_ip_fifo_sof_out' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:22' bound to instance 'u_conv_core_ip_fifo_sof_out_inst' of component 'conv_core_ip_fifo_sof_out' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:121]
INFO: [Synth 8-638] synthesizing module 'conv_core_ip_fifo_sof_out' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_core_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_conv_core_ip_fifo_sof_out_classic_ram_singlebit' of component 'conv_core_ip_SimpleDualPortRAM_singlebit' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_fifo_sof_out' (123#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip_axi4_stream_video_master' (124#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'conv_core_ip' (125#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv_core_ip_0_0' (126#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_conv_core_ip_0_0/synth/design_1_conv_core_ip_0_0.vhd:92]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:6963]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (127#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (128#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (129#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (130#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:639]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (131#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:3378]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (132#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:268]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:442]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (133#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (134#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (135#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (136#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (137#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (138#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (138#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (139#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (140#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (141#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (141#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (141#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (142#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (143#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (143#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (143#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (143#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (144#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (145#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (146#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (147#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (148#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (149#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (150#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:268]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:585]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (151#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:585]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:757]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:928]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (152#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (153#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:757]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1071]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (154#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1244]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1416]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 46 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized2' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' (154#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (155#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (156#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1244]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1540]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1711]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (157#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (158#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1540]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_X61OAK' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1838]
INFO: [Synth 8-3491] module 'design_1_auto_pc_4' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_4' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2012]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (159#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_X61OAK' (160#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:1838]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1024TAS' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2139]
INFO: [Synth 8-3491] module 'design_1_auto_pc_5' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_5' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2313]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (161#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1024TAS' (162#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2139]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_UP9YUT' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2437]
INFO: [Synth 8-3491] module 'design_1_auto_pc_6' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_6/synth/design_1_auto_pc_6.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_6' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2608]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_6/synth/design_1_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (163#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_6/synth/design_1_auto_pc_6.v:58]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_UP9YUT' (164#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2437]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2756]
INFO: [Synth 8-3491] module 'design_1_auto_pc_7' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_7/synth/design_1_auto_pc_7.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_7' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2997]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_7' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_7/synth/design_1_auto_pc_7.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized1' (164#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (165#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_7/synth/design_1_auto_pc_7.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (166#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:2756]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:60' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:5152]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011000000010000000000000000000000000000000000000000000000000100001111000110000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011000000010000000000000000000000000000000000000000000000000100001111000110000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011000000101111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011000000011111111111111111000000000000000000000000000000000100001111000110111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 11 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
	Parameter P_M_AXILITE_MASK bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011000000010000000000000000000000000000000000000000000000000100001111000110000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011000000101111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011000000011111111111111111000000000000000000000000000000000100001111000110111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (167#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (168#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (169#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (177#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:3378]
INFO: [Synth 8-3491] module 'design_1_read_trigger_0_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_read_trigger_0_0/synth/design_1_read_trigger_0_0.vhd:56' bound to instance 'read_trigger_0' of component 'design_1_read_trigger_0_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:7426]
INFO: [Synth 8-638] synthesizing module 'design_1_read_trigger_0_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_read_trigger_0_0/synth/design_1_read_trigger_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'read_trigger_v1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0.vhd:5' bound to instance 'U0' of component 'read_trigger_v1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_read_trigger_0_0/synth/design_1_read_trigger_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'read_trigger_v1_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'read_trigger_v1_0_S00_AXI' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:5' bound to instance 'read_trigger_v1_0_S00_AXI_inst' of component 'read_trigger_v1_0_S00_AXI' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'read_trigger_v1_0_S00_AXI' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'read_trigger_v1_0_S00_AXI' (178#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'read_trigger_v1_0' (179#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/2c4f/hdl/read_trigger_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_read_trigger_0_0' (180#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_read_trigger_0_0/synth/design_1_read_trigger_0_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:59' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:7452]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (181#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (182#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (183#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (184#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (185#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (186#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_smartconnect_0_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57' bound to instance 'smartconnect_0' of component 'design_1_smartconnect_0_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:7465]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (188#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (188#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (189#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:990]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:969]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2688 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 84 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 84 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 84 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 84 - type: integer 
	Parameter rstb_loop_iter bound to: 84 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_48ac_s00tr_0' has 46 connections declared, but only 45 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1973]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4416 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_48ac_s01tr_0' has 38 connections declared, but only 37 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2454]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3264 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 102 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 102 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 102 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 102 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 102 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 102 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 102 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 102 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 102 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1MKJLH2' has 77 connections declared, but only 66 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:880]
INFO: [Synth 8-3491] module 'design_1_smartconnect_1_0' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/synth/design_1_smartconnect_1_0.v:57' bound to instance 'smartconnect_1' of component 'design_1_smartconnect_1_0' [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:7536]
INFO: [Synth 8-638] synthesizing module 'bd_88fd_psr_aclk_0' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_88fd_psr_aclk_0' (260#1) [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_88fd_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_LEUOAK does not have driver. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:467]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_88fd_s00tr_0' has 46 connections declared, but only 45 given [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1004]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1' (276#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/synth/design_1.vhd:5678]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (277#1) [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:40]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized9 has unconnected port dinb[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:25 ; elapsed = 00:05:30 . Memory (MB): peak = 1373.805 ; gain = 676.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:27 ; elapsed = 00:05:32 . Memory (MB): peak = 1373.805 ; gain = 676.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:27 ; elapsed = 00:05:32 . Memory (MB): peak = 1373.805 ; gain = 676.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc] for cell 'design_1_i/axi_vdma_3/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/constraints.xdc]
Finished Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/constraints.xdc]
Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0_clocks.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0_clocks.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2250.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 426 instances were transformed.
  FDR => FDRE: 423 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.898 . Memory (MB): peak = 2250.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0. (constraint file  C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0. (constraint file  C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 204).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_3/U0. (constraint file  C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 212).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 222).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 225).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cam_axi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cam_axi_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/read_trigger_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/conv_core_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_3/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:00 ; elapsed = 00:06:05 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "var_ms_strb_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62616]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63316]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:72910]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73480]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:72910]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:73480]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62616]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63316]
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'conv_core_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'conv_core_ip_axi_lite_module'
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol.vhd:175]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:175]
INFO: [Synth 8-4471] merging register 'cond10_reg' into 'vstart_output_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:428]
INFO: [Synth 8-4471] merging register 'data_buf_delay1_reg[63:0]' into 'data_buf_delay_1_reg[63:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:578]
INFO: [Synth 8-4471] merging register 'eol_buf_reg' into 'hend_output_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_adapter_in_module.vhd:759]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:179]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:180]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:175]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:175]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'conv_core_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'conv_core_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:08 ; elapsed = 00:06:13 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/axis_broadcaster_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/axis_broadcaster_0/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |          19|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|      4812|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       533|
|5     |sc_mmu_v1_0_7_top__GC0                  |           1|      2182|
|6     |s00_entry_pipeline_imp_1C3JDRS__GC0     |           1|       268|
|7     |s01_entry_pipeline_imp_F11SX8__GC0      |           1|       268|
|8     |bd_48ac__GC0                            |           1|     10975|
|9     |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       525|
|10    |s00_entry_pipeline_imp_F6210K__GC0      |           1|       268|
|11    |bd_88fd__GC0                            |           1|      1684|
|12    |design_1__GCB0                          |           1|     28993|
|13    |design_1__GCB1                          |           1|     17554|
|14    |design_1__GCB2                          |           1|     16470|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 20    
	   2 Input     28 Bit       Adders := 20    
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 14    
	   2 Input     12 Bit       Adders := 67    
	   4 Input     12 Bit       Adders := 8     
	   4 Input     11 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 22    
	   2 Input      9 Bit       Adders := 14    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 34    
	   3 Input      8 Bit       Adders := 5     
	   4 Input      8 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 9     
	   4 Input      7 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 141   
	   2 Input      5 Bit       Adders := 51    
	   3 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 79    
	   3 Input      4 Bit       Adders := 11    
	   4 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 33    
	   3 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 30    
	   4 Input      2 Bit       Adders := 7     
	   3 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 213   
+---Registers : 
	             2178 Bit    Registers := 70    
	              512 Bit    Registers := 4     
	              156 Bit    Registers := 3     
	              138 Bit    Registers := 4     
	              106 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               88 Bit    Registers := 2     
	               84 Bit    Registers := 3     
	               75 Bit    Registers := 1     
	               72 Bit    Registers := 10    
	               66 Bit    Registers := 6     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 33    
	               62 Bit    Registers := 24    
	               47 Bit    Registers := 2     
	               46 Bit    Registers := 4     
	               36 Bit    Registers := 14    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 61    
	               24 Bit    Registers := 46    
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 65    
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 26    
	               12 Bit    Registers := 54    
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 181   
	                7 Bit    Registers := 23    
	                6 Bit    Registers := 95    
	                5 Bit    Registers := 96    
	                4 Bit    Registers := 185   
	                3 Bit    Registers := 98    
	                2 Bit    Registers := 142   
	                1 Bit    Registers := 1930  
+---RAMs : 
	             132K Bit         RAMs := 2     
	              16K Bit         RAMs := 5     
	               8K Bit         RAMs := 9     
	              256 Bit         RAMs := 2     
	              224 Bit         RAMs := 2     
	                4 Bit         RAMs := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 35    
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    138 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     62 Bit        Muxes := 24    
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 14    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 90    
	  13 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 13    
	   2 Input     28 Bit        Muxes := 60    
	   2 Input     27 Bit        Muxes := 10    
	   2 Input     26 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 24    
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 50    
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 117   
	   8 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 42    
	   4 Input      7 Bit        Muxes := 12    
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 30    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 152   
	   9 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 24    
	  11 Input      3 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 97    
	   6 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 454   
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 77    
	   6 Input      1 Bit        Muxes := 259   
	   4 Input      1 Bit        Muxes := 96    
	  10 Input      1 Bit        Muxes := 105   
	   7 Input      1 Bit        Muxes := 76    
	  12 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1191  
	   3 Input      1 Bit        Muxes := 45    
	  13 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               84 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               84 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               84 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     88 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_realign__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	             132K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre__3 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_s2mm_linebuf__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_sm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     75 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module cdc_sync__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_mm2s_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mngr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_vdma_mngr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	             132K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_s2mm_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cam_axi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module cam_axi_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module conv_core_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module conv_core_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module conv_core_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module conv_core_ip_SimpleDualPortRAM_singlebit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module conv_core_ip_fifo_eol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv_core_ip_SimpleDualPortRAM_singlebit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module conv_core_ip_fifo_sof 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv_core_ip_adapter_in_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 3     
	               13 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
Module conv_core_ip_SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module conv_core_ip_fifo_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_core_ip_axi4_stream_video_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module conv_core_ip_src_Subsystem1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
Module conv_core_ip_src_Subsystem1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module conv_core_ip_src_normalize_image 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module conv_core_ip_src_slicer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module conv_core_ip_src_gaussian_conv_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module conv_core_ip_src_sobel_horz_conv_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module conv_core_ip_src_sqrt_threshold__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module conv_core_ip_src_SimpleDualPortRAM_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem1_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module conv_core_ip_src_sobel_vert_conv_core_alt 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module conv_core_ip_src_sqrt_threshold__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module conv_core_ip_src_slicer_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module conv_core_ip_src_Subsystem2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module conv_core_ip_src_sqrt_threshold 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module conv_core_ip_SimpleDualPortRAM_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module conv_core_ip_fifo_data_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_core_ip_SimpleDualPortRAM_singlebit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module conv_core_ip_fifo_eol_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv_core_ip_SimpleDualPortRAM_singlebit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module conv_core_ip_fifo_sof_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv_core_ip_axi4_stream_video_master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module conv_core_ip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_broadcaster_v1_1_18_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_trigger_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d1_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62148]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63898]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65597]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65656]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65657]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65597]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65656]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65657]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d1_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:62148]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:63898]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65597]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65656]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d2_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/ec9e/hdl/axi_vdma_v6_3_rfs.vhd:65657]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_sof_inst/fifo_front_dir_reg[1:0]' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof.vhd:173]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_data_inst/fifo_front_dir_reg[1:0]' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data.vhd:177]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/fifo_front_dir_reg[1:0]' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_data_OUT.vhd:178]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_front_dir_reg[1:0]' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_eol_out.vhd:173]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_front_dir_reg[1:0]' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_fifo_sof_out.vhd:173]
INFO: [Synth 8-4471] merging register 'U0/u_conv_core_ip_axi4_stream_video_master_inst/internal_ready_delayed_reg' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/adapter_in_enable_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip_axi4_stream_video_master.vhd:136]
INFO: [Synth 8-4471] merging register 'U0/auto_ready_dut_enb_reg' into 'U0/u_conv_core_ip_axi4_stream_video_slave_inst/adapter_in_enable_reg' [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ipshared/c8ca/hdl/conv_core_ip.vhd:327]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_2/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_vdma__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/ps7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_3/U0/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_3/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_3/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_3/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:16 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized1:                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 66(NO_CHANGE)    | W |   | 2 K x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
|xpm_memory_base:                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 65(READ_FIRST)   | W |   | 128 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized2:                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(READ_FIRST)   | W |   | 128 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1:                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 66(NO_CHANGE)    | W |   | 2 K x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
|xpm_memory_base:                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 65(READ_FIRST)   | W |   | 128 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                | RTL Object                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 6               | RAM32M x 1     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 84              | RAM32M x 14    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 24              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 102             | RAM32M x 17    | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 23              | RAM32M x 4     | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/i_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | Implied        | 16 x 14              | RAM32M x 3     | 
|design_1_i/i_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | Implied        | 16 x 14              | RAM32M x 3     | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/u_conv_core_ip_fifo_eol_classic_ram/ram_reg                    | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_sof_inst/u_conv_core_ip_fifo_sof_classic_ram/ram_reg                    | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_data_inst/u_conv_core_ip_fifo_data_classic_ram/ram_reg                  | Implied        | 4 x 64               | RAM32M x 11    | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied        | 4 x 64               | RAM32M x 11    | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg           | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied        | 4 x 1                | RAM16X1D x 1   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/i_0/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/i_0/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1i_0/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/i_0/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/i_1/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1i_0/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core_alt/i_0/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/i_0/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/i_1/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/i_0/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_2/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/i_1/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|       574|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       237|
|5     |sc_mmu_v1_0_7_top__GC0                  |           2|       277|
|6     |s00_entry_pipeline_imp_1C3JDRS__GC0     |           1|       198|
|7     |s01_entry_pipeline_imp_F11SX8__GC0      |           1|        33|
|8     |bd_48ac__GC0                            |           1|      8446|
|9     |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       171|
|10    |s00_entry_pipeline_imp_F6210K__GC0      |           1|       198|
|11    |bd_88fd__GC0                            |           1|      1348|
|12    |design_1__GCB0                          |           1|     20732|
|13    |design_1__GCB1                          |           1|     10867|
|14    |design_1__GCB2                          |           1|      9227|
|15    |sc_mmu_v1_0_7_top__GC0__1               |           1|       324|
|16    |sc_exit_v1_0_8_axi3_conv__GC0__1        |           1|      1104|
|17    |sc_util_v1_0_4_axi_reg_stall__1         |           1|        30|
|18    |sc_util_v1_0_4_axi_reg_stall__2         |           3|       292|
|19    |sc_util_v1_0_4_axi_reg_stall__3         |           4|       412|
|20    |sc_util_v1_0_4_axi_reg_stall__4         |           1|       382|
|21    |sc_util_v1_0_4_axi_reg_stall__5         |           2|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__6         |           2|        41|
|23    |sc_util_v1_0_4_axi_reg_stall__7         |           3|       334|
|24    |sc_util_v1_0_4_axi_reg_stall__8         |           2|        30|
|25    |sc_util_v1_0_4_axi_reg_stall__9         |           3|       332|
|26    |sc_util_v1_0_4_axi_reg_stall__10        |           2|        28|
|27    |sc_util_v1_0_4_axi_reg_stall__11        |           2|        57|
|28    |sc_util_v1_0_4_axi_reg_stall__12        |           1|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__14        |           1|       377|
|30    |sc_util_v1_0_4_axi_reg_stall__15        |           1|        41|
|31    |sc_util_v1_0_4_axi_reg_stall__16        |           1|        30|
|32    |sc_util_v1_0_4_axi_reg_stall__17        |           1|        30|
|33    |sc_util_v1_0_4_axi_reg_stall__18        |           1|       382|
|34    |sc_util_v1_0_4_axi_reg_stall__19        |           1|        28|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:14 ; elapsed = 00:07:21 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:17 ; elapsed = 00:07:24 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized1:                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 66(NO_CHANGE)    | W |   | 2 K x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
|xpm_memory_base:                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 65(READ_FIRST)   | W |   | 128 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized2:                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(READ_FIRST)   | W |   | 128 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1:                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 66(NO_CHANGE)    | W |   | 2 K x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
|xpm_memory_base:                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 65(READ_FIRST)   | W |   | 128 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic:                 | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3: | ram_reg                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                | RTL Object                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 6               | RAM32M x 1     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 84              | RAM32M x 14    | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 24              | RAM32M x 4     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 102             | RAM32M x 17    | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 23              | RAM32M x 4     | 
|design_1_i/smartconnect_1/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/i_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | Implied        | 16 x 14              | RAM32M x 3     | 
|design_1_i/i_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                                           | Implied        | 16 x 14              | RAM32M x 3     | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_eol_inst/u_conv_core_ip_fifo_eol_classic_ram/ram_reg                    | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_sof_inst/u_conv_core_ip_fifo_sof_classic_ram/ram_reg                    | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_fifo_data_inst/u_conv_core_ip_fifo_data_classic_ram/ram_reg                  | Implied        | 4 x 64               | RAM32M x 11    | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied        | 4 x 64               | RAM32M x 11    | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg           | Implied        | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/i_2/conv_core_ip_0                                                                                                                                                                                                                              | U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied        | 4 x 1                | RAM16X1D x 1   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|       574|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       237|
|5     |sc_mmu_v1_0_7_top__GC0                  |           2|       277|
|6     |s00_entry_pipeline_imp_1C3JDRS__GC0     |           1|       198|
|7     |s01_entry_pipeline_imp_F11SX8__GC0      |           1|        33|
|8     |bd_48ac__GC0                            |           1|      8446|
|9     |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       171|
|10    |s00_entry_pipeline_imp_F6210K__GC0      |           1|       198|
|11    |bd_88fd__GC0                            |           1|      1348|
|12    |design_1__GCB0                          |           1|     20732|
|13    |design_1__GCB1                          |           1|     10867|
|14    |design_1__GCB2                          |           1|      9227|
|15    |sc_mmu_v1_0_7_top__GC0__1               |           1|       324|
|16    |sc_exit_v1_0_8_axi3_conv__GC0__1        |           1|      1104|
|17    |sc_util_v1_0_4_axi_reg_stall__1         |           1|        30|
|18    |sc_util_v1_0_4_axi_reg_stall__2         |           3|       292|
|19    |sc_util_v1_0_4_axi_reg_stall__3         |           4|       412|
|20    |sc_util_v1_0_4_axi_reg_stall__4         |           1|       382|
|21    |sc_util_v1_0_4_axi_reg_stall__5         |           2|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__6         |           2|        41|
|23    |sc_util_v1_0_4_axi_reg_stall__7         |           3|       334|
|24    |sc_util_v1_0_4_axi_reg_stall__8         |           2|        30|
|25    |sc_util_v1_0_4_axi_reg_stall__9         |           3|       332|
|26    |sc_util_v1_0_4_axi_reg_stall__10        |           2|        28|
|27    |sc_util_v1_0_4_axi_reg_stall__11        |           2|        57|
|28    |sc_util_v1_0_4_axi_reg_stall__12        |           1|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__14        |           1|       377|
|30    |sc_util_v1_0_4_axi_reg_stall__15        |           1|        41|
|31    |sc_util_v1_0_4_axi_reg_stall__16        |           1|        30|
|32    |sc_util_v1_0_4_axi_reg_stall__17        |           1|        30|
|33    |sc_util_v1_0_4_axi_reg_stall__18        |           1|       382|
|34    |sc_util_v1_0_4_axi_reg_stall__19        |           1|        28|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core_alt/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:27 ; elapsed = 00:07:34 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:29 ; elapsed = 00:07:36 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:29 ; elapsed = 00:07:36 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:31 ; elapsed = 00:07:38 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:31 ; elapsed = 00:07:38 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:32 ; elapsed = 00:07:39 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:32 ; elapsed = 00:07:39 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_vdma                  | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|axi_vdma                  | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|axi_vdma                  | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|axi_vdma                  | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_normalize_image/u_Subsystem1/Delay2_reg_reg[3][7]                             | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_normalize_image/alpha_reg_4_reg[3]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/alpha_reg_4_reg[3]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/alpha_reg_1_reg[3]                                             | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/alpha_reg_2_reg[3]                                             | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/alpha_reg_4_reg[3]                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/u_slicer/mergedDelay_regin_reg[7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|design_1_conv_core_ip_0_0 | U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core_alt/u_Subsystem1/u_slicer/mergedDelay_regin_reg[7]       | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 68     | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 23     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]             | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[31]            | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__14    | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   648|
|4     |LUT1       |  1277|
|5     |LUT2       |  1614|
|6     |LUT3       |  4183|
|7     |LUT4       |  2363|
|8     |LUT5       |  2013|
|9     |LUT6       |  3152|
|10    |MUXF7      |    27|
|11    |PS7        |     1|
|12    |RAM16X1D   |     6|
|13    |RAM32M     |   253|
|14    |RAM32X1D   |     5|
|15    |RAMB18E1   |    11|
|16    |RAMB36E1_2 |     8|
|17    |RAMB36E1_3 |     3|
|18    |SRL16      |     3|
|19    |SRL16E     |   603|
|20    |SRLC32E    |   245|
|21    |FDCE       |  1692|
|22    |FDPE       |    30|
|23    |FDR        |   298|
|24    |FDRE       | 14266|
|25    |FDSE       |   460|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                                                               |Module                                                                |Cells |
+------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                                                    |                                                                      | 33292|
|2     |  design_1_i                                                                                                           |design_1                                                              | 33292|
|3     |    smartconnect_0                                                                                                     |design_1_smartconnect_0_0                                             |  6659|
|4     |      inst                                                                                                             |bd_48ac                                                               |  6659|
|5     |        clk_map                                                                                                        |clk_map_imp_1NMB928                                                   |    41|
|6     |          psr_aclk                                                                                                     |bd_48ac_psr_aclk_0                                                    |    41|
|7     |            U0                                                                                                         |proc_sys_reset__parameterized1_513                                    |    41|
|8     |              EXT_LPF                                                                                                  |lpf__parameterized0_514                                               |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                             |cdc_sync__parameterized3_517                                          |     5|
|10    |              SEQ                                                                                                      |sequence_psr_515                                                      |    31|
|11    |                SEQ_COUNTER                                                                                            |upcnt_n_516                                                           |    13|
|12    |        m00_exit_pipeline                                                                                              |m00_exit_pipeline_imp_CVVFJV                                          |  1861|
|13    |          m00_exit                                                                                                     |bd_48ac_m00e_0                                                        |  1861|
|14    |            inst                                                                                                       |sc_exit_v1_0_8_top                                                    |  1861|
|15    |              ar_reg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_477                                      |   157|
|16    |              aw_reg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_478                                      |   157|
|17    |              b_reg                                                                                                    |sc_util_v1_0_4_axi_reg_stall_479                                      |    19|
|18    |              exit_inst                                                                                                |sc_exit_v1_0_8_exit                                                   |   114|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2                      |    85|
|20    |                  \gen_srls[10].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_498                                            |     2|
|21    |                  \gen_srls[11].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_499                                            |     2|
|22    |                  \gen_srls[12].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_500                                            |     2|
|23    |                  \gen_srls[13].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_501                                            |     2|
|24    |                  \gen_srls[14].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_502                                            |     2|
|25    |                  \gen_srls[15].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_503                                            |     3|
|26    |                  \gen_srls[1].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_504                                            |     2|
|27    |                  \gen_srls[2].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_505                                            |     2|
|28    |                  \gen_srls[3].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_506                                            |     2|
|29    |                  \gen_srls[4].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_507                                            |     2|
|30    |                  \gen_srls[5].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_508                                            |     2|
|31    |                  \gen_srls[6].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_509                                            |     2|
|32    |                  \gen_srls[7].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_510                                            |     2|
|33    |                  \gen_srls[8].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_511                                            |     2|
|34    |                  \gen_srls[9].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_512                                            |     2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_496                  |    28|
|36    |                  \gen_srls[1].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_497                                            |     3|
|37    |              r_reg                                                                                                    |sc_util_v1_0_4_axi_reg_stall_480                                      |   217|
|38    |              splitter_inst                                                                                            |sc_exit_v1_0_8_splitter_481                                           |   949|
|39    |                \gen_axi3.splitter_inst                                                                                |sc_exit_v1_0_8_axi3_conv_483                                          |   948|
|40    |                  ar_cmd_reg                                                                                           |sc_util_v1_0_4_axi_reg_stall_484                                      |   294|
|41    |                  aw_cmd_reg                                                                                           |sc_util_v1_0_4_axi_reg_stall_485                                      |   269|
|42    |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo_486                                  |    27|
|43    |                    \gen_srls[0].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_495                                            |     3|
|44    |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo_487                                  |    34|
|45    |                    \gen_srls[0].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_494                                            |     5|
|46    |                  \gen_wsplitter.w_split_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_488                  |    59|
|47    |                    \gen_srls[0].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_489                                            |     3|
|48    |                    \gen_srls[1].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_490                                            |     2|
|49    |                    \gen_srls[2].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_491                                            |     2|
|50    |                    \gen_srls[3].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_492                                            |     2|
|51    |                    \gen_srls[4].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_493                                            |     3|
|52    |              w_reg                                                                                                    |sc_util_v1_0_4_axi_reg_stall_482                                      |   229|
|53    |        m00_nodes                                                                                                      |m00_nodes_imp_Z1B1P3                                                  |  1448|
|54    |          m00_ar_node                                                                                                  |bd_48ac_m00arn_0                                                      |   328|
|55    |            inst                                                                                                       |sc_node_v1_0_10_top                                                   |   328|
|56    |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler                                            |   313|
|57    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                |sc_node_v1_0_10_fifo__xdcDup__1                                       |    70|
|58    |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                             |    70|
|59    |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram                                                     |     4|
|60    |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized3                                       |     4|
|61    |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_474                            |    14|
|62    |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_475                            |    13|
|63    |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_476                            |    29|
|64    |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                       |   239|
|65    |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1             |   239|
|66    |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized0__4                                  |   183|
|67    |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized4__4                                    |   183|
|68    |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_471                            |    14|
|69    |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_472                            |    13|
|70    |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_473                            |    21|
|71    |                inst_ingress                                                                                           |sc_node_v1_0_10_ingress                                               |     2|
|72    |                  inst_pipeline_recv                                                                                   |sc_util_v1_0_4_pipeline__parameterized3                               |     1|
|73    |                  inst_pipeline_valid                                                                                  |sc_util_v1_0_4_pipeline_470                                           |     1|
|74    |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler                                            |    11|
|75    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                |sc_node_v1_0_10_arb_alg_rr_468                                        |     4|
|76    |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                               |sc_util_v1_0_4_counter_469                                            |     6|
|77    |          m00_aw_node                                                                                                  |bd_48ac_m00awn_0                                                      |   361|
|78    |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized0                                   |   361|
|79    |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized0                            |   312|
|80    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                |sc_node_v1_0_10_fifo__xdcDup__2                                       |    70|
|81    |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                             |    70|
|82    |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__8                                                  |     4|
|83    |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized3__8                                    |     4|
|84    |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_465                            |    14|
|85    |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_466                            |    13|
|86    |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_467                            |    29|
|87    |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized0__xdcDup__2                       |   239|
|88    |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2             |   239|
|89    |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized0__3                                  |   183|
|90    |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized4__3                                    |   183|
|91    |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_462                            |    14|
|92    |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_463                            |    13|
|93    |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_464                            |    21|
|94    |                inst_ingress                                                                                           |sc_node_v1_0_10_ingress__parameterized0                               |     1|
|95    |                  inst_pipeline_valid                                                                                  |sc_util_v1_0_4_pipeline_461                                           |     1|
|96    |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized0                            |    45|
|97    |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                                |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4                      |    32|
|98    |                  \gen_srls[0].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_460                                            |     2|
|99    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                |sc_node_v1_0_10_arb_alg_rr                                            |     6|
|100   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                               |sc_util_v1_0_4_counter                                                |     6|
|101   |          m00_b_node                                                                                                   |bd_48ac_m00bn_0                                                       |   181|
|102   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized1                                   |   181|
|103   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized1                            |   174|
|104   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                                            |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1                       |    80|
|105   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1             |    80|
|106   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized1                                     |    24|
|107   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized5                                       |    24|
|108   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_457                            |    14|
|109   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_458                            |    13|
|110   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_459                            |    22|
|111   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized2                                  |    75|
|112   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                        |    75|
|113   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized2                                     |     8|
|114   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized6                                       |     8|
|115   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_454                            |    14|
|116   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_455                            |    13|
|117   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_456                            |    30|
|118   |                \gen_normal_area.inst_fifo_send                                                                        |sc_node_v1_0_10_reg_slice3__parameterized0_453                        |    17|
|119   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized1_451                        |     3|
|120   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_452                                           |     3|
|121   |          m00_r_node                                                                                                   |bd_48ac_m00rn_0                                                       |   273|
|122   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized2                                   |   273|
|123   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized2                            |   266|
|124   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                                            |sc_node_v1_0_10_fifo__parameterized1                                  |    81|
|125   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                        |    81|
|126   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized1__2                                  |    24|
|127   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized5__2                                    |    24|
|128   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_448                            |    14|
|129   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_449                            |    13|
|130   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_450                            |    22|
|131   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized3                                  |   166|
|132   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized3                        |   166|
|133   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized3                                     |    99|
|134   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized7                                       |    99|
|135   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_445                            |    14|
|136   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_446                            |    13|
|137   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_447                            |    30|
|138   |                \gen_normal_area.inst_fifo_send                                                                        |sc_node_v1_0_10_reg_slice3__parameterized0                            |    17|
|139   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized2_443                        |     3|
|140   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_444                                           |     3|
|141   |          m00_w_node                                                                                                   |bd_48ac_m00wn_0                                                       |   305|
|142   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized3                                   |   305|
|143   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized3                            |   256|
|144   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                |sc_node_v1_0_10_fifo__xdcDup__3                                       |    71|
|145   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                             |    71|
|146   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__7                                                  |     4|
|147   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized3__7                                    |     4|
|148   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_440                            |    14|
|149   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_441                            |    13|
|150   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_442                            |    30|
|151   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized5__xdcDup__1                       |   182|
|152   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1             |   182|
|153   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized5__2                                  |   125|
|154   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized9__2                                    |   125|
|155   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_437                            |    14|
|156   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_438                            |    13|
|157   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_439                            |    21|
|158   |                inst_ingress                                                                                           |sc_node_v1_0_10_ingress__parameterized3                               |     1|
|159   |                  inst_pipeline_valid                                                                                  |sc_util_v1_0_4_pipeline_436                                           |     1|
|160   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized3                            |    45|
|161   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                             |sc_util_v1_0_4_pipeline_434                                           |     2|
|162   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                                        |sc_node_v1_0_10_fifo__parameterized4__xdcDup__1                       |    30|
|163   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1             |    30|
|164   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized4                                     |     2|
|165   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized8                                       |     2|
|166   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized3                                |     6|
|167   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized3_435                            |     6|
|168   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized4                                |    10|
|169   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                                        |sc_node_v1_0_10_fifo__parameterized4                                  |    12|
|170   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized4                        |    12|
|171   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized4__2                                  |     2|
|172   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized8__2                                    |     2|
|173   |        s00_entry_pipeline                                                                                             |s00_entry_pipeline_imp_1C3JDRS                                        |   793|
|174   |          s00_mmu                                                                                                      |bd_48ac_s00mmu_0                                                      |   683|
|175   |            inst                                                                                                       |sc_mmu_v1_0_7_top__1                                                  |   683|
|176   |              aw_reg_stall                                                                                             |sc_util_v1_0_4_axi_reg_stall_429                                      |   184|
|177   |              aw_sreg                                                                                                  |sc_util_v1_0_4_axi_reg_stall_430                                      |   204|
|178   |              b_sreg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_431                                      |    21|
|179   |              \gen_endpoint.decerr_slave_inst                                                                          |sc_mmu_v1_0_7_decerr_slave_432                                        |    18|
|180   |              w_sreg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_433                                      |   234|
|181   |          s00_si_converter                                                                                             |bd_48ac_s00sic_0                                                      |   110|
|182   |            inst                                                                                                       |sc_si_converter_v1_0_8_top__1                                         |   110|
|183   |              splitter_inst                                                                                            |sc_si_converter_v1_0_8_splitter_413                                   |   108|
|184   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                     |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_414                  |   107|
|185   |                  \gen_srls[0].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_415                                            |     2|
|186   |                  \gen_srls[10].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_416                                            |     2|
|187   |                  \gen_srls[11].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_417                                            |     2|
|188   |                  \gen_srls[12].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_418                                            |     2|
|189   |                  \gen_srls[13].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_419                                            |     3|
|190   |                  \gen_srls[1].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_420                                            |     2|
|191   |                  \gen_srls[2].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_421                                            |     2|
|192   |                  \gen_srls[3].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_422                                            |     2|
|193   |                  \gen_srls[4].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_423                                            |     2|
|194   |                  \gen_srls[5].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_424                                            |     2|
|195   |                  \gen_srls[6].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_425                                            |    17|
|196   |                  \gen_srls[7].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_426                                            |     2|
|197   |                  \gen_srls[8].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_427                                            |     2|
|198   |                  \gen_srls[9].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_428                                            |     2|
|199   |        s00_nodes                                                                                                      |s00_nodes_imp_1FAO4F6                                                 |   759|
|200   |          s00_aw_node                                                                                                  |bd_48ac_sawn_0                                                        |   325|
|201   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized4                                   |   325|
|202   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized4                            |   318|
|203   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                                            |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1                       |    78|
|204   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1             |    78|
|205   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized6                                     |    22|
|206   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized10                                      |    22|
|207   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_410                            |    14|
|208   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_411                            |    13|
|209   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_412                            |    22|
|210   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1                       |   229|
|211   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1             |   229|
|212   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized7                                     |   162|
|213   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized11                                      |   162|
|214   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_407                            |    14|
|215   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_408                            |    13|
|216   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_409                            |    30|
|217   |                \gen_normal_area.inst_fifo_send                                                                        |sc_node_v1_0_10_reg_slice3__parameterized1_406                        |     9|
|218   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized4_404                        |     3|
|219   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_405                                           |     3|
|220   |          s00_b_node                                                                                                   |bd_48ac_sbn_0                                                         |   166|
|221   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized5                                   |   166|
|222   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized5                            |   159|
|223   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                |sc_node_v1_0_10_fifo__xdcDup__4                                       |    70|
|224   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4                             |    70|
|225   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__6                                                  |     4|
|226   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized3__6                                    |     4|
|227   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_401                            |    14|
|228   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_402                            |    13|
|229   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_403                            |    29|
|230   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized8                                  |    86|
|231   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized8                        |    86|
|232   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized8                                     |    29|
|233   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized12                                      |    29|
|234   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_398                            |    14|
|235   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_399                            |    13|
|236   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_400                            |    21|
|237   |                inst_ingress                                                                                           |sc_node_v1_0_10_ingress__parameterized5                               |     1|
|238   |                  inst_pipeline_valid                                                                                  |sc_util_v1_0_4_pipeline_397                                           |     1|
|239   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized1_395                        |     3|
|240   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_396                                           |     3|
|241   |          s00_w_node                                                                                                   |bd_48ac_swn_0                                                         |   268|
|242   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized6                                   |   268|
|243   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized6                            |   261|
|244   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                                            |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2                       |    79|
|245   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2             |    79|
|246   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized6__4                                  |    22|
|247   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized10__4                                   |    22|
|248   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_392                            |    14|
|249   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_393                            |    13|
|250   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_394                            |    22|
|251   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized9                                  |   171|
|252   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized9                        |   171|
|253   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized9                                     |   104|
|254   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized13                                      |   104|
|255   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_389                            |    14|
|256   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_390                            |    13|
|257   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_391                            |    30|
|258   |                \gen_normal_area.inst_fifo_send                                                                        |sc_node_v1_0_10_reg_slice3__parameterized1_388                        |     9|
|259   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized5_386                        |     3|
|260   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_387                                           |     3|
|261   |        s01_entry_pipeline                                                                                             |s01_entry_pipeline_imp_F11SX8                                         |   724|
|262   |          s01_mmu                                                                                                      |bd_48ac_s01mmu_0                                                      |   709|
|263   |            inst                                                                                                       |sc_mmu_v1_0_7_top__2                                                  |   709|
|264   |              ar_reg_stall                                                                                             |sc_util_v1_0_4_axi_reg_stall_382                                      |   186|
|265   |              ar_sreg                                                                                                  |sc_util_v1_0_4_axi_reg_stall_383                                      |   196|
|266   |              \gen_endpoint.decerr_slave_inst                                                                          |sc_mmu_v1_0_7_decerr_slave_384                                        |    36|
|267   |              r_sreg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_385                                      |   278|
|268   |          s01_si_converter                                                                                             |bd_48ac_s01sic_0                                                      |    15|
|269   |            inst                                                                                                       |sc_si_converter_v1_0_8_top__2                                         |    15|
|270   |        s01_nodes                                                                                                      |s01_nodes_imp_AIXRF8                                                  |   583|
|271   |          s01_ar_node                                                                                                  |bd_48ac_sarn_0                                                        |   325|
|272   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized7                                   |   325|
|273   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized7                            |   318|
|274   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                                            |sc_node_v1_0_10_fifo__parameterized6                                  |    78|
|275   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized6                        |    78|
|276   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized6__3                                  |    22|
|277   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized10__3                                   |    22|
|278   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_379                            |    14|
|279   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_380                            |    13|
|280   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_381                            |    22|
|281   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized7                                  |   229|
|282   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized7                        |   229|
|283   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized7__2                                  |   162|
|284   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized11__2                                   |   162|
|285   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_376                            |    14|
|286   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_377                            |    13|
|287   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_378                            |    30|
|288   |                \gen_normal_area.inst_fifo_send                                                                        |sc_node_v1_0_10_reg_slice3__parameterized1                            |     9|
|289   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized6                            |     3|
|290   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_375                                           |     3|
|291   |          s01_r_node                                                                                                   |bd_48ac_srn_0                                                         |   258|
|292   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized8                                   |   258|
|293   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized8                            |   251|
|294   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                |sc_node_v1_0_10_fifo                                                  |    70|
|295   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo                                        |    70|
|296   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__5                                                  |     4|
|297   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized3__5                                    |     4|
|298   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_372                            |    14|
|299   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_373                            |    13|
|300   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_374                            |    29|
|301   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized10                                 |   178|
|302   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized10                       |   178|
|303   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized10                                    |   120|
|304   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized14                                      |   120|
|305   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_369                            |    14|
|306   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_370                            |    13|
|307   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_371                            |    21|
|308   |                inst_ingress                                                                                           |sc_node_v1_0_10_ingress__parameterized8                               |     1|
|309   |                  inst_pipeline_valid                                                                                  |sc_util_v1_0_4_pipeline_368                                           |     1|
|310   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized2                            |     3|
|311   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_367                                           |     3|
|312   |        switchboards                                                                                                   |switchboards_imp_1MKJLH2                                              |   450|
|313   |          ar_switchboard                                                                                               |bd_48ac_arsw_0                                                        |   138|
|314   |            inst                                                                                                       |sc_switchboard_v1_0_6_top                                             |   138|
|315   |              \gen_mi[0].inst_opipe_payld                                                                              |sc_util_v1_0_4_pipeline__parameterized9_366                           |   138|
|316   |          aw_switchboard                                                                                               |bd_48ac_awsw_0                                                        |   137|
|317   |            inst                                                                                                       |sc_switchboard_v1_0_6_top__1                                          |   137|
|318   |              \gen_mi[0].inst_opipe_payld                                                                              |sc_util_v1_0_4_pipeline__parameterized9                               |   137|
|319   |          b_switchboard                                                                                                |bd_48ac_bsw_0                                                         |     5|
|320   |            inst                                                                                                       |sc_switchboard_v1_0_6_top__parameterized0                             |     5|
|321   |              \gen_mi[0].inst_opipe_payld                                                                              |sc_util_v1_0_4_pipeline__parameterized11                              |     5|
|322   |          r_switchboard                                                                                                |bd_48ac_rsw_0                                                         |    83|
|323   |            inst                                                                                                       |sc_switchboard_v1_0_6_top__parameterized1                             |    83|
|324   |              \gen_mi[1].inst_opipe_payld                                                                              |sc_util_v1_0_4_pipeline__parameterized13                              |    83|
|325   |          w_switchboard                                                                                                |bd_48ac_wsw_0                                                         |    87|
|326   |            inst                                                                                                       |sc_switchboard_v1_0_6_top__parameterized2                             |    87|
|327   |              \gen_mi[0].inst_opipe_payld                                                                              |sc_util_v1_0_4_pipeline__parameterized15                              |    87|
|328   |    smartconnect_1                                                                                                     |design_1_smartconnect_1_0                                             |  2347|
|329   |      inst                                                                                                             |bd_88fd                                                               |  2347|
|330   |        clk_map                                                                                                        |clk_map_imp_LEUOAK                                                    |    41|
|331   |          psr_aclk                                                                                                     |bd_88fd_psr_aclk_0                                                    |    41|
|332   |            U0                                                                                                         |proc_sys_reset__parameterized1                                        |    41|
|333   |              EXT_LPF                                                                                                  |lpf__parameterized0                                                   |     9|
|334   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                             |cdc_sync__parameterized3_365                                          |     5|
|335   |              SEQ                                                                                                      |sequence_psr_363                                                      |    31|
|336   |                SEQ_COUNTER                                                                                            |upcnt_n_364                                                           |    13|
|337   |        m00_exit_pipeline                                                                                              |m00_exit_pipeline_imp_1ED2SVB                                         |   944|
|338   |          m00_exit                                                                                                     |bd_88fd_m00e_0                                                        |   944|
|339   |            inst                                                                                                       |sc_exit_v1_0_8_top__parameterized0                                    |   944|
|340   |              aw_reg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_352                                      |   158|
|341   |              b_reg                                                                                                    |sc_util_v1_0_4_axi_reg_stall_353                                      |    20|
|342   |              exit_inst                                                                                                |sc_exit_v1_0_8_exit__parameterized0                                   |    26|
|343   |                \gen_w_cmd_fifo.w_cmd_fifo                                                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3                      |    26|
|344   |                  \gen_srls[1].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_362                                            |     3|
|345   |              splitter_inst                                                                                            |sc_exit_v1_0_8_splitter                                               |   501|
|346   |                \gen_axi3.splitter_inst                                                                                |sc_exit_v1_0_8_axi3_conv                                              |   501|
|347   |                  aw_cmd_reg                                                                                           |sc_util_v1_0_4_axi_reg_stall_355                                      |   270|
|348   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo                                      |    33|
|349   |                    \gen_srls[0].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_361                                            |     5|
|350   |                  \gen_wsplitter.w_split_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0                      |    60|
|351   |                    \gen_srls[0].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_356                                            |     3|
|352   |                    \gen_srls[1].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_357                                            |     2|
|353   |                    \gen_srls[2].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_358                                            |     2|
|354   |                    \gen_srls[3].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_359                                            |     2|
|355   |                    \gen_srls[4].srl_nx1                                                                               |sc_util_v1_0_4_srl_rtl_360                                            |     3|
|356   |              w_reg                                                                                                    |sc_util_v1_0_4_axi_reg_stall_354                                      |   228|
|357   |        s00_entry_pipeline                                                                                             |s00_entry_pipeline_imp_F6210K                                         |   793|
|358   |          s00_mmu                                                                                                      |bd_88fd_s00mmu_0                                                      |   683|
|359   |            inst                                                                                                       |sc_mmu_v1_0_7_top                                                     |   683|
|360   |              aw_reg_stall                                                                                             |sc_util_v1_0_4_axi_reg_stall                                          |   184|
|361   |              aw_sreg                                                                                                  |sc_util_v1_0_4_axi_reg_stall_349                                      |   204|
|362   |              b_sreg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_350                                      |    21|
|363   |              \gen_endpoint.decerr_slave_inst                                                                          |sc_mmu_v1_0_7_decerr_slave                                            |    18|
|364   |              w_sreg                                                                                                   |sc_util_v1_0_4_axi_reg_stall_351                                      |   234|
|365   |          s00_si_converter                                                                                             |bd_88fd_s00sic_0                                                      |   110|
|366   |            inst                                                                                                       |sc_si_converter_v1_0_8_top                                            |   110|
|367   |              splitter_inst                                                                                            |sc_si_converter_v1_0_8_splitter                                       |   108|
|368   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                     |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5                      |   107|
|369   |                  \gen_srls[0].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl                                                |     2|
|370   |                  \gen_srls[10].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_336                                            |     2|
|371   |                  \gen_srls[11].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_337                                            |     2|
|372   |                  \gen_srls[12].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_338                                            |     2|
|373   |                  \gen_srls[13].srl_nx1                                                                                |sc_util_v1_0_4_srl_rtl_339                                            |     3|
|374   |                  \gen_srls[1].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_340                                            |     2|
|375   |                  \gen_srls[2].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_341                                            |     2|
|376   |                  \gen_srls[3].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_342                                            |     2|
|377   |                  \gen_srls[4].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_343                                            |     2|
|378   |                  \gen_srls[5].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_344                                            |     2|
|379   |                  \gen_srls[6].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_345                                            |    17|
|380   |                  \gen_srls[7].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_346                                            |     2|
|381   |                  \gen_srls[8].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_347                                            |     2|
|382   |                  \gen_srls[9].srl_nx1                                                                                 |sc_util_v1_0_4_srl_rtl_348                                            |     2|
|383   |        s00_nodes                                                                                                      |s00_nodes_imp_9QDCJI                                                  |   569|
|384   |          s00_aw_node                                                                                                  |bd_88fd_sawn_0                                                        |   260|
|385   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized9                                   |   260|
|386   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized9                            |   253|
|387   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized0                                  |   251|
|388   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                        |   251|
|389   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized0                                     |   183|
|390   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized4                                       |   183|
|391   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_333                            |    14|
|392   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_334                            |    13|
|393   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_335                            |    31|
|394   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized4                            |     3|
|395   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_332                                           |     3|
|396   |          s00_b_node                                                                                                   |bd_88fd_sbn_0                                                         |   106|
|397   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized10                                  |   106|
|398   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized10                           |    98|
|399   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized11                                 |    96|
|400   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized11                       |    96|
|401   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized11                                    |    28|
|402   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized15                                      |    28|
|403   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0_329                            |    14|
|404   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_330                            |    13|
|405   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1_331                            |    31|
|406   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized1                            |     4|
|407   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline_328                                           |     4|
|408   |          s00_w_node                                                                                                   |bd_88fd_swn_0                                                         |   203|
|409   |            inst                                                                                                       |sc_node_v1_0_10_top__parameterized11                                  |   203|
|410   |              inst_mi_handler                                                                                          |sc_node_v1_0_10_mi_handler__parameterized11                           |   196|
|411   |                \gen_normal_area.inst_fifo_node_payld                                                                  |sc_node_v1_0_10_fifo__parameterized5                                  |   194|
|412   |                  \gen_xpm_memory_fifo.inst_fifo                                                                       |sc_util_v1_0_4_xpm_memory_fifo__parameterized5                        |   194|
|413   |                    \gen_mem_rep[0].inst_xpm_memory                                                                    |xpm_memory_sdpram__parameterized5                                     |   125|
|414   |                      xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized9                                       |   125|
|415   |                    \gen_mem_rep[0].inst_rd_addrb                                                                      |sc_util_v1_0_4_counter__parameterized0                                |    14|
|416   |                    \gen_mem_rep[0].inst_wr_addra                                                                      |sc_util_v1_0_4_counter__parameterized0_327                            |    13|
|417   |                    \gen_wr.inst_wr_addra_p1                                                                           |sc_util_v1_0_4_counter__parameterized1                                |    31|
|418   |              inst_si_handler                                                                                          |sc_node_v1_0_10_si_handler__parameterized5                            |     3|
|419   |                inst_arb_stall_late                                                                                    |sc_util_v1_0_4_pipeline                                               |     3|
|420   |    axi_vdma_1                                                                                                         |design_1_axi_vdma_1_0                                                 |  4518|
|421   |      U0                                                                                                               |axi_vdma__xdcDup__1                                                   |  4518|
|422   |        AXI_LITE_REG_INTERFACE_I                                                                                       |axi_vdma_reg_if_219                                                   |   488|
|423   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |axi_vdma_lite_if_324                                                  |   410|
|424   |            \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                  |cdc_sync__parameterized1_326                                          |    29|
|425   |          \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                     |cdc_sync__parameterized2_325                                          |     4|
|426   |        \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                                 |axi_vdma_skid_buf_220                                                 |   217|
|427   |        \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                                  |axi_vdma_mngr_221                                                     |   627|
|428   |          I_CMDSTS                                                                                                     |axi_vdma_cmdsts_if_317                                                |    61|
|429   |          I_SM                                                                                                         |axi_vdma_sm_318                                                       |   265|
|430   |          I_STS_MNGR                                                                                                   |axi_vdma_sts_mngr_319                                                 |     2|
|431   |          VIDEO_GENLOCK_I                                                                                              |axi_vdma_genlock_mngr_320                                             |    21|
|432   |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                                      |axi_vdma_greycoder_323                                                |     2|
|433   |          VIDEO_REG_I                                                                                                  |axi_vdma_vidreg_module_321                                            |   238|
|434   |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                      |axi_vdma_vregister_322                                                |   233|
|435   |        \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                                |axi_vdma_fsync_gen_222                                                |     5|
|436   |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                           |axi_vdma_s2mm_linebuf__xdcDup__1                                      |   299|
|437   |          \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO                 |axi_vdma_sfifo__xdcDup__1                                             |   212|
|438   |            xpm_fifo_sync_inst                                                                                         |xpm_fifo_sync__2                                                      |   196|
|439   |              xpm_fifo_base_inst                                                                                       |xpm_fifo_base__2                                                      |   196|
|440   |                \gen_sdpram.xpm_memory_base_inst                                                                       |xpm_memory_base__2                                                    |     1|
|441   |                \gen_fwft.rdpp1_inst                                                                                   |xpm_counter_updn_310                                                  |     8|
|442   |                rdp_inst                                                                                               |xpm_counter_updn__parameterized0_311                                  |    44|
|443   |                rdpp1_inst                                                                                             |xpm_counter_updn__parameterized1_312                                  |    15|
|444   |                rst_d1_inst                                                                                            |xpm_fifo_reg_bit_313                                                  |     5|
|445   |                wrp_inst                                                                                               |xpm_counter_updn__parameterized0_314                                  |    31|
|446   |                wrpp1_inst                                                                                             |xpm_counter_updn__parameterized1_315                                  |    23|
|447   |                xpm_fifo_rst_inst                                                                                      |xpm_fifo_rst_316                                                      |    15|
|448   |        \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                      |axi_vdma_reg_module_223                                               |   293|
|449   |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                             |axi_vdma_regdirect_307                                                |   188|
|450   |          I_DMA_REGISTER                                                                                               |axi_vdma_register_308                                                 |   100|
|451   |          LITE_READ_MUX_I                                                                                              |axi_vdma_reg_mux_309                                                  |     0|
|452   |        \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                                  |axi_vdma_sof_gen_224                                                  |     6|
|453   |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                              |axi_vdma_vid_cdc_225                                                  |    42|
|454   |        I_AXI_DMA_INTRPT                                                                                               |axi_vdma_intrpt_226                                                   |    65|
|455   |        I_PRMRY_DATAMOVER                                                                                              |axi_datamover__xdcDup__1                                              |  2280|
|456   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                           |axi_datamover_s2mm_full_wrap__xdcDup__1                               |  2280|
|457   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                       |axi_datamover_indet_btt__xdcDup__1                                    |   723|
|458   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                   |axi_datamover_skid_buf_290                                            |   212|
|459   |              I_DATA_FIFO                                                                                              |axi_datamover_sfifo_autord__parameterized0__xdcDup__1                 |   258|
|460   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |sync_fifo_fg__parameterized0__xdcDup__1                               |   258|
|461   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                                |xpm_fifo_sync__parameterized3__2                                      |   258|
|462   |                    xpm_fifo_base_inst                                                                                 |xpm_fifo_base__parameterized1__2                                      |   258|
|463   |                      \gen_sdpram.xpm_memory_base_inst                                                                 |xpm_memory_base__parameterized1__2                                    |     4|
|464   |                      \gen_fwft.rdpp1_inst                                                                             |xpm_counter_updn_299                                                  |     8|
|465   |                      rdp_inst                                                                                         |xpm_counter_updn__parameterized9_300                                  |    65|
|466   |                      rdpp1_inst                                                                                       |xpm_counter_updn__parameterized10_301                                 |    15|
|467   |                      rst_d1_inst                                                                                      |xpm_fifo_reg_bit_302                                                  |    10|
|468   |                      wrp_inst                                                                                         |xpm_counter_updn__parameterized9_303                                  |    36|
|469   |                      wrpp1_inst                                                                                       |xpm_counter_updn__parameterized10_304                                 |    27|
|470   |                      wrpp2_inst                                                                                       |xpm_counter_updn__parameterized8_305                                  |    14|
|471   |                      xpm_fifo_rst_inst                                                                                |xpm_fifo_rst_306                                                      |    13|
|472   |              I_XD_FIFO                                                                                                |axi_datamover_sfifo_autord__xdcDup__1                                 |   208|
|473   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                       |sync_fifo_fg__xdcDup__1                                               |   208|
|474   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                                |xpm_fifo_sync__parameterized1__2                                      |   177|
|475   |                    xpm_fifo_base_inst                                                                                 |xpm_fifo_base__parameterized0__2                                      |   177|
|476   |                      \gen_sdpram.xpm_memory_base_inst                                                                 |xpm_memory_base__parameterized0__2                                    |    31|
|477   |                      \gen_fwft.rdpp1_inst                                                                             |xpm_counter_updn_291                                                  |     9|
|478   |                      rdp_inst                                                                                         |xpm_counter_updn__parameterized5_292                                  |    17|
|479   |                      rdpp1_inst                                                                                       |xpm_counter_updn__parameterized6_293                                  |    10|
|480   |                      rst_d1_inst                                                                                      |xpm_fifo_reg_bit_294                                                  |    13|
|481   |                      wrp_inst                                                                                         |xpm_counter_updn__parameterized5_295                                  |    22|
|482   |                      wrpp1_inst                                                                                       |xpm_counter_updn__parameterized6_296                                  |    12|
|483   |                      wrpp2_inst                                                                                       |xpm_counter_updn__parameterized4_297                                  |    11|
|484   |                      xpm_fifo_rst_inst                                                                                |xpm_fifo_rst_298                                                      |    10|
|485   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                     |axi_datamover_ibttcc_239                                              |   441|
|486   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                    |axi_datamover_s2mm_realign_240                                        |   460|
|487   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                      |axi_datamover_s2mm_scatter_277                                        |   409|
|488   |                I_MSSAI_SKID_BUF                                                                                       |axi_datamover_mssai_skid_buf_283                                      |   223|
|489   |                I_TSTRB_FIFO                                                                                           |axi_datamover_fifo__parameterized4_284                                |    34|
|490   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                                            |srl_fifo_f__parameterized4_286                                        |    28|
|491   |                    I_SRL_FIFO_RBU_F                                                                                   |srl_fifo_rbu_f__parameterized4_287                                    |    28|
|492   |                      CNTR_INCR_DECR_ADDN_F_I                                                                          |cntr_incr_decr_addn_f__parameterized1_288                             |    20|
|493   |                      DYNSHREG_F_I                                                                                     |dynshreg_f__parameterized4_289                                        |     7|
|494   |                SLICE_INSERTION                                                                                        |axi_datamover_slice_285                                               |    40|
|495   |              I_DRE_CNTL_FIFO                                                                                          |axi_datamover_fifo__parameterized3_278                                |    44|
|496   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized3_279                                        |    38|
|497   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized3_280                                    |    38|
|498   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_281                                             |    11|
|499   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized3_282                                        |    26|
|500   |            I_ADDR_CNTL                                                                                                |axi_datamover_addr_cntl_241                                           |   109|
|501   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |axi_datamover_fifo__parameterized5_272                                |    59|
|502   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized5_273                                        |    56|
|503   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized5_274                                    |    56|
|504   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_275                                             |     9|
|505   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized5_276                                        |    46|
|506   |            I_CMD_STATUS                                                                                               |axi_datamover_cmd_status_242                                          |   112|
|507   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |axi_datamover_fifo__parameterized0_262                                |    49|
|508   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized0_268                                        |    46|
|509   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized0_269                                    |    46|
|510   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_270                                             |     8|
|511   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized0_271                                        |    35|
|512   |              I_CMD_FIFO                                                                                               |axi_datamover_fifo_263                                                |    63|
|513   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f_264                                                        |    60|
|514   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f_265                                                    |    60|
|515   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_266                                             |     7|
|516   |                    DYNSHREG_F_I                                                                                       |dynshreg_f_267                                                        |    51|
|517   |            I_RESET                                                                                                    |axi_datamover_reset_243                                               |     8|
|518   |            I_S2MM_MMAP_SKID_BUF                                                                                       |axi_datamover_skid2mm_buf_244                                         |   203|
|519   |            I_WR_DATA_CNTL                                                                                             |axi_datamover_wrdata_cntl_245                                         |   123|
|520   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |axi_datamover_fifo__parameterized6_257                                |    40|
|521   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized6_258                                        |    37|
|522   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized6_259                                    |    37|
|523   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_260                                             |    12|
|524   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized6_261                                        |    23|
|525   |            I_WR_STATUS_CNTLR                                                                                          |axi_datamover_wr_status_cntl_246                                      |   101|
|526   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                         |axi_datamover_fifo__parameterized2_247                                |    38|
|527   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized2_253                                        |    35|
|528   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized2_254                                    |    35|
|529   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f__parameterized0_255                             |    15|
|530   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized2_256                                        |    19|
|531   |              I_WRESP_STATUS_FIFO                                                                                      |axi_datamover_fifo__parameterized1_248                                |    29|
|532   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized1_249                                        |    21|
|533   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized1_250                                    |    21|
|534   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f__parameterized0_251                             |    11|
|535   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized1_252                                        |     4|
|536   |        I_RST_MODULE                                                                                                   |axi_vdma_rst_module_227                                               |   157|
|537   |          \GEN_RESET_FOR_S2MM.RESET_I                                                                                  |axi_vdma_reset_228                                                    |   152|
|538   |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                          |cdc_sync_229                                                          |    15|
|539   |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                         |cdc_sync__parameterized0_230                                          |     5|
|540   |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                          |cdc_sync__parameterized0_231                                          |     6|
|541   |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                        |cdc_sync_232                                                          |    15|
|542   |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                          |cdc_sync_233                                                          |    15|
|543   |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                         |cdc_sync__parameterized0_234                                          |     5|
|544   |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                          |cdc_sync__parameterized0_235                                          |     7|
|545   |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                        |cdc_sync_236                                                          |    15|
|546   |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                      |cdc_sync__parameterized0_237                                          |     5|
|547   |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                      |cdc_sync__parameterized0_238                                          |    12|
|548   |    ps7_0_axi_periph                                                                                                   |design_1_ps7_0_axi_periph_0                                           |  7313|
|549   |      xbar                                                                                                             |design_1_xbar_0                                                       |   521|
|550   |        inst                                                                                                           |axi_crossbar_v2_1_20_axi_crossbar                                     |   521|
|551   |          \gen_sasd.crossbar_sasd_0                                                                                    |axi_crossbar_v2_1_20_crossbar_sasd                                    |   521|
|552   |            addr_arbiter_inst                                                                                          |axi_crossbar_v2_1_20_addr_arbiter_sasd                                |   249|
|553   |            \gen_decerr.decerr_slave_inst                                                                              |axi_crossbar_v2_1_20_decerr_slave                                     |    56|
|554   |            splitter_ar                                                                                                |axi_crossbar_v2_1_20_splitter__parameterized0                         |    14|
|555   |            splitter_aw                                                                                                |axi_crossbar_v2_1_20_splitter                                         |    20|
|556   |      m01_couplers                                                                                                     |m01_couplers_imp_XU9C55                                               |   984|
|557   |        auto_pc                                                                                                        |design_1_auto_pc_0                                                    |   984|
|558   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter_196             |   984|
|559   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s_197                                |   984|
|560   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel_198                     |   175|
|561   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_215                     |    29|
|562   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_216                 |   146|
|563   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_217                       |    79|
|564   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_218                       |    62|
|565   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_199                      |    69|
|566   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_213    |    49|
|567   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_214    |    18|
|568   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice_200                     |   502|
|569   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_209                    |   188|
|570   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_210                    |   192|
|571   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_211    |    12|
|572   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_212    |   110|
|573   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel_201                     |   179|
|574   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_205                     |    19|
|575   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_206                 |   152|
|576   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_207                       |    76|
|577   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_208                       |    72|
|578   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_202                      |    57|
|579   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_203                    |    23|
|580   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_204    |     9|
|581   |      m03_couplers                                                                                                     |m03_couplers_imp_YFYJ3U                                               |   984|
|582   |        auto_pc                                                                                                        |design_1_auto_pc_1                                                    |   984|
|583   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter_173             |   984|
|584   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s_174                                |   984|
|585   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel_175                     |   175|
|586   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_192                     |    29|
|587   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_193                 |   146|
|588   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_194                       |    79|
|589   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_195                       |    62|
|590   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_176                      |    69|
|591   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_190    |    49|
|592   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_191    |    18|
|593   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice_177                     |   502|
|594   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_186                    |   188|
|595   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_187                    |   192|
|596   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_188    |    12|
|597   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_189    |   110|
|598   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel_178                     |   179|
|599   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_182                     |    19|
|600   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_183                 |   152|
|601   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_184                       |    76|
|602   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_185                       |    72|
|603   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_179                      |    57|
|604   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_180                    |    23|
|605   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_181    |     9|
|606   |      m05_couplers                                                                                                     |m05_couplers_imp_VQEDA7                                               |   888|
|607   |        auto_pc                                                                                                        |design_1_auto_pc_2                                                    |   888|
|608   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 |   888|
|609   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s__parameterized0                    |   888|
|610   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel__parameterized0         |   175|
|611   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_169                     |    29|
|612   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0_170 |   146|
|613   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0_171       |    79|
|614   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0_172       |    62|
|615   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_159                      |    69|
|616   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_167    |    49|
|617   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_168    |    18|
|618   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice__parameterized1         |   406|
|619   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice__parameterized7        |   140|
|620   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice__parameterized7_164    |   144|
|621   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_165    |    12|
|622   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_166    |   110|
|623   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel__parameterized0         |   179|
|624   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_163                     |    19|
|625   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator__parameterized0     |   152|
|626   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd__parameterized0           |    76|
|627   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd__parameterized0           |    72|
|628   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_160                      |    57|
|629   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_161                    |    23|
|630   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_162    |     9|
|631   |      m06_couplers                                                                                                     |m06_couplers_imp_16EQN6L                                              |   984|
|632   |        auto_pc                                                                                                        |design_1_auto_pc_3                                                    |   984|
|633   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter_136             |   984|
|634   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s_137                                |   984|
|635   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel_138                     |   175|
|636   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_155                     |    29|
|637   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_156                 |   146|
|638   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_157                       |    79|
|639   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_158                       |    62|
|640   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_139                      |    69|
|641   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_153    |    49|
|642   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_154    |    18|
|643   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice_140                     |   502|
|644   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_149                    |   188|
|645   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_150                    |   192|
|646   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_151    |    12|
|647   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_152    |   110|
|648   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel_141                     |   179|
|649   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_145                     |    19|
|650   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_146                 |   152|
|651   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_147                       |    76|
|652   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_148                       |    72|
|653   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_142                      |    57|
|654   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_143                    |    23|
|655   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_144    |     9|
|656   |      m07_couplers                                                                                                     |m07_couplers_imp_X61OAK                                               |   984|
|657   |        auto_pc                                                                                                        |design_1_auto_pc_4                                                    |   984|
|658   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter_113             |   984|
|659   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s_114                                |   984|
|660   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel_115                     |   175|
|661   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_132                     |    29|
|662   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_133                 |   146|
|663   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_134                       |    79|
|664   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_135                       |    62|
|665   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_116                      |    69|
|666   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_130    |    49|
|667   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_131    |    18|
|668   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice_117                     |   502|
|669   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_126                    |   188|
|670   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_127                    |   192|
|671   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_128    |    12|
|672   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_129    |   110|
|673   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel_118                     |   179|
|674   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_122                     |    19|
|675   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_123                 |   152|
|676   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_124                       |    76|
|677   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_125                       |    72|
|678   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_119                      |    57|
|679   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_120                    |    23|
|680   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_121    |     9|
|681   |      m08_couplers                                                                                                     |m08_couplers_imp_1024TAS                                              |   984|
|682   |        auto_pc                                                                                                        |design_1_auto_pc_5                                                    |   984|
|683   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter_90              |   984|
|684   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s_91                                 |   984|
|685   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel_92                      |   175|
|686   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_109                     |    29|
|687   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_110                 |   146|
|688   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_111                       |    79|
|689   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_112                       |    62|
|690   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel_93                       |    69|
|691   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_107    |    49|
|692   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_108    |    18|
|693   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice_94                      |   502|
|694   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_103                    |   188|
|695   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_104                    |   192|
|696   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_105    |    12|
|697   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_106    |   110|
|698   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel_95                      |   179|
|699   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_99                      |    19|
|700   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_100                 |   152|
|701   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_101                       |    76|
|702   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_102                       |    72|
|703   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel_96                       |    57|
|704   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo_97                     |    23|
|705   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_98     |     9|
|706   |      m09_couplers                                                                                                     |m09_couplers_imp_UP9YUT                                               |   984|
|707   |        auto_pc                                                                                                        |design_1_auto_pc_6                                                    |   984|
|708   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter                 |   984|
|709   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s                                    |   984|
|710   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel                         |   175|
|711   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                         |    29|
|712   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_87                  |   146|
|713   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_88                        |    79|
|714   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_89                        |    62|
|715   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel                          |    69|
|716   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1        |    49|
|717   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2        |    18|
|718   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice                         |   502|
|719   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice                        |   188|
|720   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_86                     |   192|
|721   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1        |    12|
|722   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2        |   110|
|723   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel                         |   179|
|724   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                         |    19|
|725   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator                     |   152|
|726   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd                           |    76|
|727   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                           |    72|
|728   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel                          |    57|
|729   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo                        |    23|
|730   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0        |     9|
|731   |      s00_couplers                                                                                                     |s00_couplers_imp_UYSKKA                                               |     0|
|732   |        auto_pc                                                                                                        |design_1_auto_pc_7                                                    |     0|
|733   |    axi_vdma_3                                                                                                         |design_1_axi_vdma_3_0                                                 |  2663|
|734   |      U0                                                                                                               |axi_vdma__parameterized2                                              |  2663|
|735   |        AXI_LITE_REG_INTERFACE_I                                                                                       |axi_vdma_reg_if__parameterized0                                       |   505|
|736   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |axi_vdma_lite_if__parameterized0                                      |   427|
|737   |            \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                  |cdc_sync__parameterized1_85                                           |    34|
|738   |          \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                                     |cdc_sync__parameterized2_84                                           |     4|
|739   |        \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                      |axi_vdma_mngr__parameterized0                                         |   498|
|740   |          I_CMDSTS                                                                                                     |axi_vdma_cmdsts_if__parameterized0                                    |    59|
|741   |          I_SM                                                                                                         |axi_vdma_sm__parameterized0                                           |   252|
|742   |          I_STS_MNGR                                                                                                   |axi_vdma_sts_mngr_83                                                  |     4|
|743   |          VIDEO_GENLOCK_I                                                                                              |axi_vdma_genlock_mngr__parameterized0                                 |     8|
|744   |          VIDEO_REG_I                                                                                                  |axi_vdma_vidreg_module__parameterized0                                |   129|
|745   |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                      |axi_vdma_vregister__parameterized0                                    |   124|
|746   |        \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                |axi_vdma_fsync_gen__parameterized0                                    |     4|
|747   |        \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                           |axi_vdma_mm2s_linebuf                                                 |   513|
|748   |          \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                                        |axi_vdma_sfifo__parameterized0                                        |   196|
|749   |            xpm_fifo_sync_inst                                                                                         |xpm_fifo_sync__parameterized5                                         |   196|
|750   |              xpm_fifo_base_inst                                                                                       |xpm_fifo_base__parameterized2                                         |   196|
|751   |                \gen_sdpram.xpm_memory_base_inst                                                                       |xpm_memory_base__parameterized2                                       |     1|
|752   |                \gen_fwft.rdpp1_inst                                                                                   |xpm_counter_updn_76                                                   |     8|
|753   |                rdp_inst                                                                                               |xpm_counter_updn__parameterized0_77                                   |    44|
|754   |                rdpp1_inst                                                                                             |xpm_counter_updn__parameterized1_78                                   |    15|
|755   |                rst_d1_inst                                                                                            |xpm_fifo_reg_bit_79                                                   |     5|
|756   |                wrp_inst                                                                                               |xpm_counter_updn__parameterized0_80                                   |    31|
|757   |                wrpp1_inst                                                                                             |xpm_counter_updn__parameterized1_81                                   |    23|
|758   |                xpm_fifo_rst_inst                                                                                      |xpm_fifo_rst_82                                                       |    15|
|759   |          \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                            |axi_vdma_skid_buf_75                                                  |   210|
|760   |        \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                      |axi_vdma_reg_module__parameterized0                                   |   169|
|761   |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                             |axi_vdma_regdirect__parameterized0                                    |    92|
|762   |          I_DMA_REGISTER                                                                                               |axi_vdma_register__parameterized0                                     |    72|
|763   |          LITE_READ_MUX_I                                                                                              |axi_vdma_reg_mux__parameterized0                                      |     0|
|764   |        \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                  |axi_vdma_sof_gen_49                                                   |     6|
|765   |        \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                              |axi_vdma_vid_cdc_50                                                   |    43|
|766   |        I_AXI_DMA_INTRPT                                                                                               |axi_vdma_intrpt__parameterized0                                       |    67|
|767   |        I_PRMRY_DATAMOVER                                                                                              |axi_datamover__parameterized0                                         |   695|
|768   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                           |axi_datamover_mm2s_full_wrap                                          |   695|
|769   |            I_ADDR_CNTL                                                                                                |axi_datamover_addr_cntl__parameterized0                               |   116|
|770   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |axi_datamover_fifo__parameterized5_70                                 |    65|
|771   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized5_71                                         |    57|
|772   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized5_72                                     |    57|
|773   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_73                                              |     9|
|774   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized5_74                                         |    46|
|775   |            I_CMD_STATUS                                                                                               |axi_datamover_cmd_status__parameterized0                              |    82|
|776   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |axi_datamover_fifo__parameterized7                                    |    19|
|777   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized7                                            |    16|
|778   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized7                                        |    16|
|779   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_69                                              |     7|
|780   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized7                                            |     7|
|781   |              I_CMD_FIFO                                                                                               |axi_datamover_fifo_64                                                 |    63|
|782   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f_65                                                         |    60|
|783   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f_66                                                     |    60|
|784   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_67                                              |     7|
|785   |                    DYNSHREG_F_I                                                                                       |dynshreg_f_68                                                         |    51|
|786   |            I_MSTR_PCC                                                                                                 |axi_datamover_pcc                                                     |   387|
|787   |            I_RD_DATA_CNTL                                                                                             |axi_datamover_rddata_cntl                                             |    97|
|788   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |axi_datamover_fifo__parameterized8                                    |    45|
|789   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized8                                            |    42|
|790   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized8                                        |    42|
|791   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_63                                              |    17|
|792   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized8                                            |    24|
|793   |            I_RD_STATUS_CNTLR                                                                                          |axi_datamover_rd_status_cntl                                          |     7|
|794   |            I_RESET                                                                                                    |axi_datamover_reset_62                                                |     6|
|795   |        I_RST_MODULE                                                                                                   |axi_vdma_rst_module__parameterized0                                   |   161|
|796   |          \GEN_RESET_FOR_MM2S.RESET_I                                                                                  |axi_vdma_reset_51                                                     |   155|
|797   |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                          |cdc_sync_52                                                           |    15|
|798   |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                         |cdc_sync__parameterized0_53                                           |     5|
|799   |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                          |cdc_sync__parameterized0_54                                           |     6|
|800   |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                        |cdc_sync_55                                                           |    15|
|801   |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                          |cdc_sync_56                                                           |    15|
|802   |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                         |cdc_sync__parameterized0_57                                           |     5|
|803   |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                          |cdc_sync__parameterized0_58                                           |     7|
|804   |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                        |cdc_sync_59                                                           |    15|
|805   |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                      |cdc_sync__parameterized0_60                                           |     5|
|806   |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                      |cdc_sync__parameterized0_61                                           |    12|
|807   |    axi_vdma_2                                                                                                         |design_1_axi_vdma_2_0                                                 |  4518|
|808   |      U0                                                                                                               |axi_vdma                                                              |  4518|
|809   |        AXI_LITE_REG_INTERFACE_I                                                                                       |axi_vdma_reg_if                                                       |   488|
|810   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |axi_vdma_lite_if                                                      |   410|
|811   |            \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                  |cdc_sync__parameterized1                                              |    29|
|812   |          \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                     |cdc_sync__parameterized2                                              |     4|
|813   |        \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                                 |axi_vdma_skid_buf                                                     |   217|
|814   |        \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                                  |axi_vdma_mngr                                                         |   627|
|815   |          I_CMDSTS                                                                                                     |axi_vdma_cmdsts_if                                                    |    61|
|816   |          I_SM                                                                                                         |axi_vdma_sm                                                           |   265|
|817   |          I_STS_MNGR                                                                                                   |axi_vdma_sts_mngr                                                     |     2|
|818   |          VIDEO_GENLOCK_I                                                                                              |axi_vdma_genlock_mngr                                                 |    21|
|819   |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                                      |axi_vdma_greycoder                                                    |     2|
|820   |          VIDEO_REG_I                                                                                                  |axi_vdma_vidreg_module                                                |   238|
|821   |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                      |axi_vdma_vregister                                                    |   233|
|822   |        \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                                |axi_vdma_fsync_gen                                                    |     5|
|823   |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                           |axi_vdma_s2mm_linebuf                                                 |   299|
|824   |          \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO                 |axi_vdma_sfifo                                                        |   212|
|825   |            xpm_fifo_sync_inst                                                                                         |xpm_fifo_sync                                                         |   196|
|826   |              xpm_fifo_base_inst                                                                                       |xpm_fifo_base                                                         |   196|
|827   |                \gen_sdpram.xpm_memory_base_inst                                                                       |xpm_memory_base                                                       |     1|
|828   |                \gen_fwft.rdpp1_inst                                                                                   |xpm_counter_updn_44                                                   |     8|
|829   |                rdp_inst                                                                                               |xpm_counter_updn__parameterized0                                      |    44|
|830   |                rdpp1_inst                                                                                             |xpm_counter_updn__parameterized1                                      |    15|
|831   |                rst_d1_inst                                                                                            |xpm_fifo_reg_bit_45                                                   |     5|
|832   |                wrp_inst                                                                                               |xpm_counter_updn__parameterized0_46                                   |    31|
|833   |                wrpp1_inst                                                                                             |xpm_counter_updn__parameterized1_47                                   |    23|
|834   |                xpm_fifo_rst_inst                                                                                      |xpm_fifo_rst_48                                                       |    15|
|835   |        \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                      |axi_vdma_reg_module                                                   |   293|
|836   |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                             |axi_vdma_regdirect                                                    |   188|
|837   |          I_DMA_REGISTER                                                                                               |axi_vdma_register                                                     |   100|
|838   |          LITE_READ_MUX_I                                                                                              |axi_vdma_reg_mux                                                      |     0|
|839   |        \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                                  |axi_vdma_sof_gen                                                      |     6|
|840   |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                              |axi_vdma_vid_cdc                                                      |    42|
|841   |        I_AXI_DMA_INTRPT                                                                                               |axi_vdma_intrpt                                                       |    65|
|842   |        I_PRMRY_DATAMOVER                                                                                              |axi_datamover                                                         |  2280|
|843   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                           |axi_datamover_s2mm_full_wrap                                          |  2280|
|844   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                       |axi_datamover_indet_btt                                               |   723|
|845   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                   |axi_datamover_skid_buf                                                |   212|
|846   |              I_DATA_FIFO                                                                                              |axi_datamover_sfifo_autord__parameterized0                            |   258|
|847   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |sync_fifo_fg__parameterized0                                          |   258|
|848   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                                |xpm_fifo_sync__parameterized3                                         |   258|
|849   |                    xpm_fifo_base_inst                                                                                 |xpm_fifo_base__parameterized1                                         |   258|
|850   |                      \gen_sdpram.xpm_memory_base_inst                                                                 |xpm_memory_base__parameterized1                                       |     4|
|851   |                      \gen_fwft.rdpp1_inst                                                                             |xpm_counter_updn_39                                                   |     8|
|852   |                      rdp_inst                                                                                         |xpm_counter_updn__parameterized9                                      |    65|
|853   |                      rdpp1_inst                                                                                       |xpm_counter_updn__parameterized10                                     |    15|
|854   |                      rst_d1_inst                                                                                      |xpm_fifo_reg_bit_40                                                   |    10|
|855   |                      wrp_inst                                                                                         |xpm_counter_updn__parameterized9_41                                   |    36|
|856   |                      wrpp1_inst                                                                                       |xpm_counter_updn__parameterized10_42                                  |    27|
|857   |                      wrpp2_inst                                                                                       |xpm_counter_updn__parameterized8                                      |    14|
|858   |                      xpm_fifo_rst_inst                                                                                |xpm_fifo_rst_43                                                       |    13|
|859   |              I_XD_FIFO                                                                                                |axi_datamover_sfifo_autord                                            |   208|
|860   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                       |sync_fifo_fg                                                          |   208|
|861   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                                |xpm_fifo_sync__parameterized1                                         |   177|
|862   |                    xpm_fifo_base_inst                                                                                 |xpm_fifo_base__parameterized0                                         |   177|
|863   |                      \gen_sdpram.xpm_memory_base_inst                                                                 |xpm_memory_base__parameterized0                                       |    31|
|864   |                      \gen_fwft.rdpp1_inst                                                                             |xpm_counter_updn                                                      |     9|
|865   |                      rdp_inst                                                                                         |xpm_counter_updn__parameterized5                                      |    17|
|866   |                      rdpp1_inst                                                                                       |xpm_counter_updn__parameterized6                                      |    10|
|867   |                      rst_d1_inst                                                                                      |xpm_fifo_reg_bit                                                      |    13|
|868   |                      wrp_inst                                                                                         |xpm_counter_updn__parameterized5_37                                   |    22|
|869   |                      wrpp1_inst                                                                                       |xpm_counter_updn__parameterized6_38                                   |    12|
|870   |                      wrpp2_inst                                                                                       |xpm_counter_updn__parameterized4                                      |    11|
|871   |                      xpm_fifo_rst_inst                                                                                |xpm_fifo_rst                                                          |    10|
|872   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                     |axi_datamover_ibttcc                                                  |   441|
|873   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                    |axi_datamover_s2mm_realign                                            |   460|
|874   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                      |axi_datamover_s2mm_scatter                                            |   409|
|875   |                I_MSSAI_SKID_BUF                                                                                       |axi_datamover_mssai_skid_buf                                          |   223|
|876   |                I_TSTRB_FIFO                                                                                           |axi_datamover_fifo__parameterized4                                    |    34|
|877   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                                            |srl_fifo_f__parameterized4                                            |    28|
|878   |                    I_SRL_FIFO_RBU_F                                                                                   |srl_fifo_rbu_f__parameterized4                                        |    28|
|879   |                      CNTR_INCR_DECR_ADDN_F_I                                                                          |cntr_incr_decr_addn_f__parameterized1                                 |    20|
|880   |                      DYNSHREG_F_I                                                                                     |dynshreg_f__parameterized4                                            |     7|
|881   |                SLICE_INSERTION                                                                                        |axi_datamover_slice                                                   |    40|
|882   |              I_DRE_CNTL_FIFO                                                                                          |axi_datamover_fifo__parameterized3                                    |    44|
|883   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized3                                            |    38|
|884   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized3                                        |    38|
|885   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_36                                              |    11|
|886   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized3                                            |    26|
|887   |            I_ADDR_CNTL                                                                                                |axi_datamover_addr_cntl                                               |   109|
|888   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |axi_datamover_fifo__parameterized5                                    |    59|
|889   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized5                                            |    56|
|890   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized5                                        |    56|
|891   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_35                                              |     9|
|892   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized5                                            |    46|
|893   |            I_CMD_STATUS                                                                                               |axi_datamover_cmd_status                                              |   112|
|894   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |axi_datamover_fifo__parameterized0                                    |    49|
|895   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized0                                            |    46|
|896   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized0                                        |    46|
|897   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_34                                              |     8|
|898   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized0                                            |    35|
|899   |              I_CMD_FIFO                                                                                               |axi_datamover_fifo                                                    |    63|
|900   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f                                                            |    60|
|901   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f                                                        |    60|
|902   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f_33                                              |     7|
|903   |                    DYNSHREG_F_I                                                                                       |dynshreg_f                                                            |    51|
|904   |            I_RESET                                                                                                    |axi_datamover_reset                                                   |     8|
|905   |            I_S2MM_MMAP_SKID_BUF                                                                                       |axi_datamover_skid2mm_buf                                             |   203|
|906   |            I_WR_DATA_CNTL                                                                                             |axi_datamover_wrdata_cntl                                             |   123|
|907   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |axi_datamover_fifo__parameterized6                                    |    40|
|908   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized6                                            |    37|
|909   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized6                                        |    37|
|910   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f                                                 |    12|
|911   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized6                                            |    23|
|912   |            I_WR_STATUS_CNTLR                                                                                          |axi_datamover_wr_status_cntl                                          |   101|
|913   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                         |axi_datamover_fifo__parameterized2                                    |    38|
|914   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized2                                            |    35|
|915   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized2                                        |    35|
|916   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f__parameterized0_32                              |    15|
|917   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized2                                            |    19|
|918   |              I_WRESP_STATUS_FIFO                                                                                      |axi_datamover_fifo__parameterized1                                    |    29|
|919   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                                              |srl_fifo_f__parameterized1                                            |    21|
|920   |                  I_SRL_FIFO_RBU_F                                                                                     |srl_fifo_rbu_f__parameterized1                                        |    21|
|921   |                    CNTR_INCR_DECR_ADDN_F_I                                                                            |cntr_incr_decr_addn_f__parameterized0                                 |    11|
|922   |                    DYNSHREG_F_I                                                                                       |dynshreg_f__parameterized1                                            |     4|
|923   |        I_RST_MODULE                                                                                                   |axi_vdma_rst_module                                                   |   157|
|924   |          \GEN_RESET_FOR_S2MM.RESET_I                                                                                  |axi_vdma_reset                                                        |   152|
|925   |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                          |cdc_sync                                                              |    15|
|926   |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                         |cdc_sync__parameterized0                                              |     5|
|927   |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                          |cdc_sync__parameterized0_24                                           |     6|
|928   |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                        |cdc_sync_25                                                           |    15|
|929   |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                          |cdc_sync_26                                                           |    15|
|930   |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                         |cdc_sync__parameterized0_27                                           |     5|
|931   |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                          |cdc_sync__parameterized0_28                                           |     7|
|932   |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                        |cdc_sync_29                                                           |    15|
|933   |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                      |cdc_sync__parameterized0_30                                           |     5|
|934   |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                      |cdc_sync__parameterized0_31                                           |    12|
|935   |    cam_axi_1                                                                                                          |design_1_cam_axi_1_0                                                  |   193|
|936   |      U0                                                                                                               |cam_axi_v1_0_22                                                       |   193|
|937   |        cam_axi_v1_0_S00_AXI_inst                                                                                      |cam_axi_v1_0_S00_AXI_23                                               |   193|
|938   |    cam_axi_2                                                                                                          |design_1_cam_axi_2_0                                                  |   193|
|939   |      U0                                                                                                               |cam_axi_v1_0                                                          |   193|
|940   |        cam_axi_v1_0_S00_AXI_inst                                                                                      |cam_axi_v1_0_S00_AXI                                                  |   193|
|941   |    conv_core_ip_0                                                                                                     |design_1_conv_core_ip_0_0                                             |  4311|
|942   |      U0                                                                                                               |conv_core_ip                                                          |  4311|
|943   |        u_conv_core_ip_axi4_stream_video_master_inst                                                                   |conv_core_ip_axi4_stream_video_master                                 |   491|
|944   |          u_conv_core_ip_fifo_data_OUT_inst                                                                            |conv_core_ip_fifo_data_OUT                                            |   423|
|945   |            u_conv_core_ip_fifo_data_OUT_classic_ram_generic                                                           |conv_core_ip_SimpleDualPortRAM_generic_21                             |   204|
|946   |          u_conv_core_ip_fifo_eol_out_inst                                                                             |conv_core_ip_fifo_eol_out                                             |    34|
|947   |            u_conv_core_ip_fifo_eol_out_classic_ram                                                                    |conv_core_ip_SimpleDualPortRAM_singlebit_20                           |     6|
|948   |          u_conv_core_ip_fifo_sof_out_inst                                                                             |conv_core_ip_fifo_sof_out                                             |    34|
|949   |            u_conv_core_ip_fifo_sof_out_classic_ram_singlebit                                                          |conv_core_ip_SimpleDualPortRAM_singlebit_19                           |     6|
|950   |        u_conv_core_ip_axi4_stream_video_slave_inst                                                                    |conv_core_ip_axi4_stream_video_slave                                  |   830|
|951   |          u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in                                  |conv_core_ip_adapter_in                                               |   558|
|952   |            u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module |conv_core_ip_adapter_in_module                                        |   558|
|953   |          u_conv_core_ip_fifo_data_inst                                                                                |conv_core_ip_fifo_data                                                |   202|
|954   |            u_conv_core_ip_fifo_data_classic_ram                                                                       |conv_core_ip_SimpleDualPortRAM_generic                                |    77|
|955   |          u_conv_core_ip_fifo_eol_inst                                                                                 |conv_core_ip_fifo_eol                                                 |    34|
|956   |            u_conv_core_ip_fifo_eol_classic_ram                                                                        |conv_core_ip_SimpleDualPortRAM_singlebit_18                           |     6|
|957   |          u_conv_core_ip_fifo_sof_inst                                                                                 |conv_core_ip_fifo_sof                                                 |    34|
|958   |            u_conv_core_ip_fifo_sof_classic_ram                                                                        |conv_core_ip_SimpleDualPortRAM_singlebit                              |     6|
|959   |        u_conv_core_ip_axi_lite_inst                                                                                   |conv_core_ip_axi_lite                                                 |   177|
|960   |          u_conv_core_ip_addr_decoder_inst                                                                             |conv_core_ip_addr_decoder                                             |   109|
|961   |          u_conv_core_ip_axi_lite_module_inst                                                                          |conv_core_ip_axi_lite_module                                          |    68|
|962   |        u_conv_core_ip_dut_inst                                                                                        |conv_core_ip_dut                                                      |  2811|
|963   |          u_conv_core_ip_src_conv_core                                                                                 |conv_core_ip_src_conv_core                                            |  2804|
|964   |            u_color_correct_core                                                                                       |conv_core_ip_src_color_correct_core                                   |    27|
|965   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1                                           |    27|
|966   |            u_gaussian_conv_core                                                                                       |conv_core_ip_src_gaussian_conv_core                                   |   275|
|967   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block                                     |   271|
|968   |                u_slicer                                                                                               |conv_core_ip_src_slicer                                               |    65|
|969   |                  u_ShiftRegisterRAM_generic                                                                           |conv_core_ip_src_SimpleDualPortRAM_generic_17                         |     1|
|970   |            u_just_gray_core                                                                                           |conv_core_ip_src_just_gray_core                                       |    25|
|971   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block1                                    |    25|
|972   |            u_normalize_image                                                                                          |conv_core_ip_src_normalize_image                                      |    60|
|973   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block2                                    |    52|
|974   |            u_sobel_horz_conv_core                                                                                     |conv_core_ip_src_sobel_horz_conv_core                                 |   323|
|975   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block3                                    |   323|
|976   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block                                         |   131|
|977   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic_16                         |     1|
|978   |            u_sobel_horz_conv_core_alt                                                                                 |conv_core_ip_src_sobel_horz_conv_core_alt                             |   310|
|979   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block4                                    |   310|
|980   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block1                                        |   116|
|981   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic_15                         |     1|
|982   |            u_sobel_vert_conv_core                                                                                     |conv_core_ip_src_sobel_vert_conv_core                                 |   274|
|983   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block5                                    |   274|
|984   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block2                                        |   133|
|985   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic_14                         |     1|
|986   |            u_sobel_vert_conv_core_alt                                                                                 |conv_core_ip_src_sobel_vert_conv_core_alt                             |   262|
|987   |              u_Subsystem1                                                                                             |conv_core_ip_src_Subsystem1_block6                                    |   258|
|988   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block3                                        |    89|
|989   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic                            |     1|
|990   |            u_sqrt_threshold                                                                                           |conv_core_ip_src_sqrt_threshold                                       |   423|
|991   |              u_Subsystem2                                                                                             |conv_core_ip_src_Subsystem2_9                                         |   408|
|992   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block4_10                                     |   132|
|993   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3_13         |     1|
|994   |                u_slicer1                                                                                              |conv_core_ip_src_slicer1_11                                           |   132|
|995   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3_12         |     1|
|996   |            u_sqrt_threshold1                                                                                          |conv_core_ip_src_sqrt_threshold_1                                     |   408|
|997   |              u_Subsystem2                                                                                             |conv_core_ip_src_Subsystem2_4                                         |   408|
|998   |                u_slicer                                                                                               |conv_core_ip_src_slicer_block4_5                                      |   140|
|999   |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3_8          |     1|
|1000  |                u_slicer1                                                                                              |conv_core_ip_src_slicer1_6                                            |   132|
|1001  |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3_7          |     1|
|1002  |            u_sqrt_threshold2                                                                                          |conv_core_ip_src_sqrt_threshold_2                                     |   417|
|1003  |              u_Subsystem2                                                                                             |conv_core_ip_src_Subsystem2                                           |   409|
|1004  |                u_slicer                                                                                               |conv_core_ip_src_slicer_block4                                        |   133|
|1005  |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3_3          |     2|
|1006  |                u_slicer1                                                                                              |conv_core_ip_src_slicer1                                              |   140|
|1007  |                  u_ShiftRegisterRAM                                                                                   |conv_core_ip_src_SimpleDualPortRAM_generic__parameterized3            |     1|
|1008  |        u_conv_core_ip_reset_sync_inst                                                                                 |conv_core_ip_reset_sync                                               |     2|
|1009  |    processing_system7_0                                                                                               |design_1_processing_system7_0_0                                       |   244|
|1010  |      inst                                                                                                             |processing_system7_v5_5_processing_system7                            |   244|
|1011  |    axis_broadcaster_0                                                                                                 |design_1_axis_broadcaster_0_0                                         |     7|
|1012  |      inst                                                                                                             |top_design_1_axis_broadcaster_0_0                                     |     7|
|1013  |        broadcaster_core                                                                                               |axis_broadcaster_v1_1_18_core                                         |     7|
|1014  |    read_trigger_0                                                                                                     |design_1_read_trigger_0_0                                             |   260|
|1015  |      U0                                                                                                               |read_trigger_v1_0                                                     |   260|
|1016  |        read_trigger_v1_0_S00_AXI_inst                                                                                 |read_trigger_v1_0_S00_AXI                                             |   260|
|1017  |    rst_ps7_0_50M                                                                                                      |design_1_rst_ps7_0_50M_0                                              |    66|
|1018  |      U0                                                                                                               |proc_sys_reset                                                        |    66|
|1019  |        EXT_LPF                                                                                                        |lpf                                                                   |    23|
|1020  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |cdc_sync__parameterized3                                              |     6|
|1021  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                   |cdc_sync__parameterized3_0                                            |     6|
|1022  |        SEQ                                                                                                            |sequence_psr                                                          |    38|
|1023  |          SEQ_COUNTER                                                                                                  |upcnt_n                                                               |    13|
+------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:32 ; elapsed = 00:07:39 . Memory (MB): peak = 2252.215 ; gain = 1554.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4229 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:07:09 . Memory (MB): peak = 2252.215 ; gain = 676.129
Synthesis Optimization Complete : Time (s): cpu = 00:07:32 ; elapsed = 00:07:39 . Memory (MB): peak = 2252.215 ; gain = 1554.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2252.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 565 instances were transformed.
  FDR => FDRE: 298 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 253 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1538 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:40 ; elapsed = 00:07:49 . Memory (MB): peak = 2252.215 ; gain = 1848.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2252.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 00:17:20 2025...
[Sat Apr 19 00:17:24 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:08:07 . Memory (MB): peak = 808.500 ; gain = 0.000
[Sat Apr 19 00:17:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
[Sat Apr 19 00:17:27 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 961 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:80]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:80]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc:204]
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc] for cell 'design_1_i/axi_vdma_3/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc:204]
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/constraints.xdc]
Finished Parsing XDC File [C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/constraints.xdc]
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0_clocks.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Finished Parsing XDC File [c:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/src/design_1/ip/design_1_axi_vdma_3_0/design_1_axi_vdma_3_0_clocks.xdc] for cell 'design_1_i/axi_vdma_3/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 990.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 253 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

10 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 990.789 ; gain = 561.105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1000.891 ; gain = 10.102

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17ab31ef7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.809 ; gain = 559.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18c78aeda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-389] Phase Retarget created 227 cells and removed 1042 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23cdbf149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-389] Phase Constant propagation created 138 cells and removed 713 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cfced327

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3678 cells
INFO: [Opt 31-1021] In phase Sweep, 161 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cfced327

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cfced327

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cfced327

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.375 ; gain = 0.152
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             227  |            1042  |                                             54  |
|  Constant propagation         |             138  |             713  |                                             52  |
|  Sweep                        |               0  |            3678  |                                            161  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             39  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1713.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 144422ac5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.375 ; gain = 0.152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.901 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 27635cb55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1978.926 ; gain = 0.000
Ending Power Optimization Task | Checksum: 27635cb55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.926 ; gain = 265.551

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27635cb55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.926 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1978.926 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 270dc01d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1978.926 ; gain = 988.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f99bf3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1978.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e57fbb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12de84ac0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12de84ac0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12de84ac0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 614bd2cb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1978.926 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1369a9c78

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1a744bbfd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a744bbfd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139abfac3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9629e3e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18cc8da95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4413884

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 63db4d8f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 982f1084

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 183b0b876

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 183b0b876

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6440dc4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e6440dc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.634. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 105facebc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 105facebc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 105facebc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 105facebc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ae2053b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae2053b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000
Ending Placer Task | Checksum: 15e05b174

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1978.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1978.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1978.926 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9f2d0689 ConstDB: 0 ShapeSum: bed8aaeb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 792d1115

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1978.926 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1bfe49b3 NumContArr: 5d2ec762 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 792d1115

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 792d1115

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 792d1115

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1978.926 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12416f063

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.305 ; gain = 19.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.865  | TNS=0.000  | WHS=-0.379 | THS=-1481.867|

Phase 2 Router Initialization | Checksum: 18c865121

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2009.758 ; gain = 30.832

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21073
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21073
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c157adcf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1668
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1105b4e80

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.758 ; gain = 30.832
Phase 4 Rip-up And Reroute | Checksum: 1105b4e80

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1105b4e80

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1105b4e80

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.758 ; gain = 30.832
Phase 5 Delay and Skew Optimization | Checksum: 1105b4e80

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a6175660

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.758 ; gain = 30.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.624  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ad00b4fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.758 ; gain = 30.832
Phase 6 Post Hold Fix | Checksum: ad00b4fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.31154 %
  Global Horizontal Routing Utilization  = 4.47067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: caae7688

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: caae7688

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 120d94819

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2009.758 ; gain = 30.832

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.624  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 120d94819

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2009.758 ; gain = 30.832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2009.758 ; gain = 30.832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2009.758 ; gain = 30.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2009.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2011.160 ; gain = 1.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.160 ; gain = 1.402
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/avate/OneDrive/Documents/GitHub/tennis-ball-tracking/VHDL/Sobel/refDesign/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
94 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.227 ; gain = 425.477
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 00:19:50 2025...
[Sat Apr 19 00:19:52 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:26 . Memory (MB): peak = 808.500 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1794.914 ; gain = 3.766
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1794.914 ; gain = 3.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1794.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 152 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.914 ; gain = 986.414
------------------------------------
Embedded system build completed.
You may close this shell.
------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 00:20:08 2025...
