INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/digit_circuit/cpu_design/cpu6_8/cpu6_8.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sim
