// Seed: 2257746554
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    output logic id_8,
    output supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output tri id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    output supply0 id_17
);
  initial forever id_8 <= 1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6
    , id_14,
    input supply0 id_7,
    output logic id_8,
    input uwire id_9,
    output logic id_10,
    input wire id_11,
    output wor id_12
);
  initial begin
    if (1'b0) begin
      id_10 <= id_4 + 1 + 1;
    end else begin
      id_10 <= "";
    end
    id_8 <= 1 - id_6;
  end
  module_0(
      id_3,
      id_12,
      id_12,
      id_12,
      id_1,
      id_9,
      id_1,
      id_5,
      id_10,
      id_1,
      id_12,
      id_1,
      id_1,
      id_1,
      id_12,
      id_4,
      id_1,
      id_1
  );
endmodule
