<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  3475, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 37274, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 26867, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 26855, user inline pragmas are applied</column>
            <column name="">(4) simplification,  6831, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 10018, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  3522, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  4290, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  5058, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  5048, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  3512, loop and instruction simplification</column>
            <column name="">(2) parallelization,  3476, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  3476, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  3476, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  3600, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  3598, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="top" col1="process_event_updated.cc:123" col2="3475" col3="6831" col4="5048" col5="3476" col6="3598">
                    <row id="1" col0="et_calculation" col1="process_event_updated.cc:56" col2="3212" col2_disp="3,212 (2 calls)" col3="6766" col3_disp="6,766 (4 calls)" col4="5010" col4_disp="5,010 (4 calls)" col5="3426" col5_disp="3,426 (4 calls)" col6="3428" col6_disp="3,428 (4 calls)">
                        <row id="3" col0="array_sum" col1="process_event_updated.cc:38" col2="130" col2_disp=" 130 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="2" col0="odd_even_sort" col1="process_event_updated.cc:12" col2="85" col3="9" col4="10" col5="8" col6="9"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

