Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top count -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.691 ; gain = 0.000 ; free physical = 12508 ; free virtual = 34483
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.828; parent = 2971.625; children = 1008.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_down/count_down.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_down/count_down.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.691 ; gain = 0.000 ; free physical = 12596 ; free virtual = 34571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4046.797; parent = 3038.594; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12598 ; free virtual = 34572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12598 ; free virtual = 34572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.402 ; gain = 8.711 ; free physical = 12589 ; free virtual = 34561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4064.609; parent = 3056.406; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12590 ; free virtual = 34565
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12588 ; free virtual = 34562
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12584 ; free virtual = 34559
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDRE   |    25|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12606 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2467.899; parent = 2211.489; children = 256.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.625; parent = 3072.422; children = 1008.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.418 ; gain = 24.727 ; free physical = 12611 ; free virtual = 34585
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.426 ; gain = 24.727 ; free physical = 12611 ; free virtual = 34585
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.426 ; gain = 0.000 ; free physical = 12602 ; free virtual = 34577
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.262 ; gain = 0.000 ; free physical = 12667 ; free virtual = 34642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d903f398
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3087.262 ; gain = 39.570 ; free physical = 12877 ; free virtual = 34852
