{
  "creator": "Yosys 0.29+23 (git sha1 cdeef5481, x86_64-w64-mingw32-g++ 9.2.1 -Os)",
  "modules": {
    "AND2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:3.1-24.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:4.8-4.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:5.8-5.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:6.8-6.9"
          }
        }
      }
    },
    "AND2X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:29.1-50.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:30.8-30.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:31.8-31.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:32.8-32.9"
          }
        }
      }
    },
    "AOI21X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:55.1-82.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:56.8-56.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:57.8-57.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:58.8-58.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:59.8-59.9"
          }
        }
      }
    },
    "AOI22X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:87.1-119.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:88.8-88.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:89.8-89.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:90.8-90.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:91.8-91.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:92.8-92.9"
          }
        }
      }
    },
    "BUFX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:124.1-141.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:125.8-125.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:126.8-126.9"
          }
        }
      }
    },
    "BUFX4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:146.1-163.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:147.8-147.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:148.8-148.9"
          }
        }
      }
    },
    "CLKBUF1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:168.1-185.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:169.8-169.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:170.8-170.9"
          }
        }
      }
    },
    "CLKBUF2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:190.1-207.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:191.8-191.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:192.8-192.9"
          }
        }
      }
    },
    "CLKBUF3": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:212.1-229.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:213.8-213.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:214.8-214.9"
          }
        }
      }
    },
    "DFFNEGX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "DFFPOSX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "DFFSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "FAX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "YC": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "YS": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "YC": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "YS": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "HAX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "YC": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "YS": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "YC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "YS": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "INVX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INVX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:234.1-251.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:235.8-235.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:236.8-236.9"
          }
        }
      }
    },
    "INVX4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:256.1-273.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:257.8-257.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:258.8-258.9"
          }
        }
      }
    },
    "INVX8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:278.1-295.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:279.8-279.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:280.8-280.9"
          }
        }
      }
    },
    "LATCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "MUX2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "NAND2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:300.1-322.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:301.8-301.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:302.8-302.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:303.8-303.9"
          }
        }
      }
    },
    "NAND3X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:327.1-353.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:328.8-328.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:329.8-329.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:330.8-330.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:331.8-331.9"
          }
        }
      }
    },
    "NOR2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:358.1-380.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:359.8-359.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:360.8-360.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:361.8-361.9"
          }
        }
      }
    },
    "NOR3X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:385.1-411.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:386.8-386.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:387.8-387.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:388.8-388.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:389.8-389.9"
          }
        }
      }
    },
    "OAI21X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:416.1-443.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:417.8-417.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:418.8-418.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:419.8-419.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:420.8-420.9"
          }
        }
      }
    },
    "OAI22X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:448.1-480.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:449.8-449.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:450.8-450.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:451.8-451.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:452.8-452.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:453.8-453.9"
          }
        }
      }
    },
    "OR2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:485.1-506.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:486.8-486.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:487.8-487.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:488.8-488.9"
          }
        }
      }
    },
    "OR2X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:511.1-532.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:512.8-512.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:513.8-513.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:514.8-514.9"
          }
        }
      }
    },
    "TBUFX1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:537.1-561.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:538.8-538.9"
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:539.8-539.10"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:540.8-540.9"
          }
        }
      }
    },
    "TBUFX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:566.1-590.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:567.8-567.9"
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:568.8-568.10"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:569.8-569.9"
          }
        }
      }
    },
    "XNOR2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:595.1-617.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:596.8-596.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:597.8-597.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:598.8-598.9"
          }
        }
      }
    },
    "XOR2X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:622.1-643.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:623.8-623.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:624.8-624.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\Python310\\lib\\site-packages\\utdate\\lib\\osu018_stdcells.v:625.8-625.9"
          }
        }
      }
    },
    "register": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.1-43.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27 ]
        }
      },
      "cells": {
        "_10_": {
          "hide_name": 0,
          "type": "XOR2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 29 ],
            "Y": [ 30 ]
          }
        },
        "_11_": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 28 ],
            "C": [ 31 ],
            "Y": [ 32 ]
          }
        },
        "_12_": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "Y": [ 33 ]
          }
        },
        "_13_": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 28 ],
            "C": [ 31 ],
            "Y": [ 34 ]
          }
        },
        "_14_": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 35 ]
          }
        },
        "_15_": {
          "hide_name": 0,
          "type": "XNOR2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 36 ],
            "Y": [ 37 ]
          }
        },
        "_16_": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 33 ],
            "Y": [ 38 ]
          }
        },
        "_17_": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 39 ]
          }
        },
        "_18_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:36.3-41.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 12 ],
            "Q": [ 24 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_19_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:36.3-41.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 13 ],
            "Q": [ 25 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_20_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:36.3-41.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 14 ],
            "Q": [ 26 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_21_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:36.3-41.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 15 ],
            "Q": [ 27 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_22_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:29.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 8 ],
            "Q": [ 20 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_23_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:29.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 9 ],
            "Q": [ 21 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_24_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:29.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 10 ],
            "Q": [ 22 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_25_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:29.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 11 ],
            "Q": [ 23 ],
            "R": [ 38 ],
            "S": [ "1" ]
          }
        },
        "_26_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:20.3-25.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 41 ],
            "Q": [ 28 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_27_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:20.3-25.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 30 ],
            "Q": [ 29 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_28_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:20.3-25.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 35 ],
            "Q": [ 31 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_29_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:20.3-25.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 37 ],
            "Q": [ 36 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_30_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:13.3-18.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 4 ],
            "Q": [ 16 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_31_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:13.3-18.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 5 ],
            "Q": [ 17 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_32_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:13.3-18.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 6 ],
            "Q": [ 18 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_33_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:13.3-18.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 40 ],
            "D": [ 7 ],
            "Q": [ 19 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_34_": {
          "hide_name": 0,
          "type": "DFFSR",
          "parameters": {
          },
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:6.3-11.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "R": "input",
            "S": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 42 ],
            "Q": [ 40 ],
            "R": [ 39 ],
            "S": [ "1" ]
          }
        },
        "_8_": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "Y": [ 41 ]
          }
        },
        "_9_": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "Y": [ 42 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.46-1.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.49-1.50"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.51-1.52"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:3.7-3.9"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.70-1.72"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.74-1.76"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.78-1.80"
          }
        },
        "_0_": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:6.3-11.6"
          }
        },
        "_1_": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "_2_": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "_3_": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "_4_": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "_5_": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "_6_": {
          "hide_name": 0,
          "bits": [ 41, 29, 31, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:24.14-24.21|C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\PYTHON~1\\lib\\SITE-P~1\\utdate\\bin\\win\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "_7_": {
          "hide_name": 0,
          "bits": [ 41, 30, 35, 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:24.14-24.21|C:\\Users\\ASUS\\AppData\\Local\\Programs\\Python\\PYTHON~1\\lib\\SITE-P~1\\utdate\\bin\\win\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.24-1.27"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 28, 29, 31, 36 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:5.13-5.16"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:/Users/ASUS/Documents/Test/DCDR_reg.v:1.29-1.32"
          }
        }
      }
    }
  }
}
