Verilog Code for UP-DOWN Counter:
module UP_Down_counter( out,up,clk,reset);
output [3:0] out;
input up,clk,reset;
reg [3:0] out;
initial
out=4'b0000;
always @(posedge clk)
begin
if(reset)
begin
out<=4'b0;
end
else if(up)
begin
out<=out+1;
end
else
begin
out<=out-1;
end
end
endmodule

initial begin
up = 1;
clk = 1;
reset = 0;
#10;
up=0;
end
always
#50 clk=~clk;
endmodule
