
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003278                       # Number of seconds simulated
sim_ticks                                  3277555365                       # Number of ticks simulated
final_tick                               574780478484                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127612                       # Simulator instruction rate (inst/s)
host_op_rate                                   167601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 198758                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919772                       # Number of bytes of host memory used
host_seconds                                 16490.20                       # Real time elapsed on the host
sim_insts                                  2104343166                       # Number of instructions simulated
sim_ops                                    2763779593                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        84864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               109952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        96512                       # Number of bytes written to this memory
system.physmem.bytes_written::total             96512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          171                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   859                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             754                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  754                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       546749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25892469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       429588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6678148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33546954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       546749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       429588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             976337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29446337                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29446337                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29446337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       546749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25892469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       429588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6678148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62993291                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7859846                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873117                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509419                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185706                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415327                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373089                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207447                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5811                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15982350                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873117                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580536                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908340                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        349629                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668250                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7745824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4455637     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164727      2.13%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298105      3.85%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281010      3.63%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          455596      5.88%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476196      6.15%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113995      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85680      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414878     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7745824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365544                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033418                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491540                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       338704                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181799                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12889                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720882                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313972                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17880045                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720882                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102053                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41410                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044675                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       197290                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17395740                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69369                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23114833                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79193789                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79193789                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8201783                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           535837                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9887                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195567                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16444806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13838748                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18762                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13765413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7745824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2688328     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443132     18.63%     53.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1252475     16.17%     69.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774889     10.00%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807906     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473578      6.11%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210711      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56221      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38584      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7745824                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54769     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17511     21.26%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10090     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858722     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109554      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374762     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494710      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13838748                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760689                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005952                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35524451                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21472437                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13375539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921118                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34093                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142579                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720882                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51901                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4887                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16446810                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665500                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581520                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208073                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13572811                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279271                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265936                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761877                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2047881                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482606                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13391181                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13375539                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20099444                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701756                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408870                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075103                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185998                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7024942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618772                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.312682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3228200     45.95%     45.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494493     21.27%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834502     11.88%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283739      4.04%     83.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272037      3.87%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113781      1.62%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298202      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89105      1.27%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410883      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7024942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410883                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23060940                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33615275                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 114022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785984                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785984                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.272290                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.272290                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62759323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17544669                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18406708                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7859846                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2898361                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2358839                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194921                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1234104                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1140041                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297068                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8681                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3200177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15827097                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2898361                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1437109                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3324700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         998051                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        459667                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1563644                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7784378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4459678     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179767      2.31%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          233591      3.00%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          351784      4.52%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          341541      4.39%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          259594      3.33%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153219      1.97%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231288      2.97%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1573916     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7784378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368755                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013665                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3306590                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       449270                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3203457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25429                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        799630                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       490620                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18928342                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1196                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        799630                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3483086                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          91004                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       102581                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3048400                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       259675                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18371969                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        111724                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        81981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25602717                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85549683                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85549683                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15875633                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9727077                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3865                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2197                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           739278                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1703153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       899791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17584                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       258561                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17067828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13730086                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25763                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5573823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16958861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          602                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7784378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2691557     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1716266     22.05%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1096349     14.08%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       760314      9.77%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       712126      9.15%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       376539      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       278804      3.58%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83227      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69196      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7784378                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67019     68.96%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13828     14.23%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16345     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11424154     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194004      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1550      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355003      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       755375      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13730086                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746865                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              97192                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007079                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35367505                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22645433                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13341169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13827278                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47446                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       655580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228424                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        799630                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51670                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9127                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17071530                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118123                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1703153                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       899791                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2152                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228449                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13464479                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1275463                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       265607                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2013445                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1885804                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            737982                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713072                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13344871                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13341169                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8565861                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24050251                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697383                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356165                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9297585                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11427338                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5644237                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197911                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6984748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.636042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2676141     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2015258     28.85%     67.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       743529     10.65%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425207      6.09%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       353315      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168856      2.42%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176870      2.53%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        73935      1.06%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351637      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6984748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9297585                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11427338                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1718940                       # Number of memory references committed
system.switch_cpus1.commit.loads              1047573                       # Number of loads committed
system.switch_cpus1.commit.membars               1550                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1639087                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10300100                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233195                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351637                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23704686                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34943234                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  75468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9297585                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11427338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9297585                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845364                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845364                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182922                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182922                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60587617                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18424612                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17484214                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3100                       # number of misc regfile writes
system.l20.replacements                           677                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          330680                       # Total number of references to valid blocks.
system.l20.sampled_refs                         66213                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.994185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        35542.460643                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.917090                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   355.988421                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  157                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         29466.633846                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.542335                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000212                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.005432                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002396                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.449625                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4380                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4381                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1939                       # number of Writeback hits
system.l20.Writeback_hits::total                 1939                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4380                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4381                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4380                       # number of overall hits
system.l20.overall_hits::total                   4381                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  677                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          663                       # number of demand (read+write) misses
system.l20.demand_misses::total                   677                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          663                       # number of overall misses
system.l20.overall_misses::total                  677                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1230867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     66755871                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       67986738                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1230867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     66755871                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        67986738                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1230867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     66755871                       # number of overall miss cycles
system.l20.overall_miss_latency::total       67986738                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5043                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1939                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1939                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5043                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5043                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131469                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133847                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131469                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133847                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131469                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133847                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100687.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100423.542097                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100687.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100423.542097                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100687.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100423.542097                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 574                       # number of writebacks
system.l20.writebacks::total                      574                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             677                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              677                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             677                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     61777959                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     62903138                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     61777959                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     62903138                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     61777959                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     62903138                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133847                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133847                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133847                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93179.425339                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92914.531758                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93179.425339                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92914.531758                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93179.425339                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92914.531758                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           182                       # number of replacements
system.l21.tagsinuse                     65535.905271                       # Cycle average of tags in use
system.l21.total_refs                          777291                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65718                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.827673                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42516.539063                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.970140                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    85.603756                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           138.003878                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22784.788435                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.648751                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001306                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002106                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.347668                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4666                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4668                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2693                       # number of Writeback hits
system.l21.Writeback_hits::total                 2693                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4666                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4668                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4666                       # number of overall hits
system.l21.overall_hits::total                   4668                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          170                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  181                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          171                       # number of demand (read+write) misses
system.l21.demand_misses::total                   182                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          171                       # number of overall misses
system.l21.overall_misses::total                  182                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1187394                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     17147718                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       18335112                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       141874                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       141874                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1187394                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     17289592                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        18476986                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1187394                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     17289592                       # number of overall miss cycles
system.l21.overall_miss_latency::total       18476986                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4836                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4849                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2693                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2693                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4837                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4850                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4837                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4850                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.035153                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.037327                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.035352                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.037526                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.035352                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.037526                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 100868.929412                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 101298.961326                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       141874                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       141874                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101108.725146                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 101521.901099                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101108.725146                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 101521.901099                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 180                       # number of writebacks
system.l21.writebacks::total                      180                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          170                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             181                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              182                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             182                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     15843380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     16944795                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       134544                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       134544                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     15977924                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     17079339                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     15977924                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     17079339                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.035153                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.037327                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.035352                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.037526                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.035352                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.037526                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93196.352941                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 93617.651934                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       134544                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       134544                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 93438.152047                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 93842.521978                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 93438.152047                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 93842.521978                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913552                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700348                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.623616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913552                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868451                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668234                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668234                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668234                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1414530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1414530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668250                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5043                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223938718                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5299                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42260.561993                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.821659                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.178341                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776647                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223353                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2070361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2070361                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2507301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2507301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2507301                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2507301                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12923                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12923                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12923                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    555125507                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    555125507                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    555125507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    555125507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    555125507                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    555125507                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520224                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520224                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520224                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520224                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006203                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005128                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42956.396115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42956.396115                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42956.396115                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42956.396115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42956.396115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42956.396115                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1939                       # number of writebacks
system.cpu0.dcache.writebacks::total             1939                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7880                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7880                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7880                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5043                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5043                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5043                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     96710156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     96710156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     96710156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     96710156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     96710156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     96710156                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19177.108071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19177.108071                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19177.108071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19177.108071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19177.108071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19177.108071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969500                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086616822                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190759.721774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969500                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1563627                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1563627                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1563627                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1563627                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1563627                       # number of overall hits
system.cpu1.icache.overall_hits::total        1563627                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1596047                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1596047                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1596047                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1596047                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1596047                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1596047                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1563644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1563644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1563644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1563644                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1563644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1563644                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93885.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93885.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93885.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1207054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1207054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1207054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92850.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4837                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170721837                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5093                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33520.879050                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.370223                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.629777                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884259                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115741                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       969638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         969638                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       667838                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        667838                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1632                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1632                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1550                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1550                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1637476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1637476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1637476                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1637476                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12272                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12272                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          343                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12615                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12615                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    304956166                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    304956166                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28534603                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28534603                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    333490769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    333490769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    333490769                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    333490769                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1650091                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1650091                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1650091                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1650091                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000513                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007645                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007645                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24849.752771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24849.752771                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83191.262391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83191.262391                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26436.049861                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26436.049861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26436.049861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26436.049861                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       185161                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 61720.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2693                       # number of writebacks
system.cpu1.dcache.writebacks::total             2693                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7436                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7436                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          342                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          342                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7778                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7778                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4836                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4836                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4837                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4837                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     55648987                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     55648987                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       142874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       142874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     55791861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     55791861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     55791861                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     55791861                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002931                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002931                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11507.234698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11507.234698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       142874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       142874                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11534.393426                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11534.393426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11534.393426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11534.393426                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
