// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

input and_gate_gate( 
    input a, 
    input b, 
    output out );

    // assign a to out

input and_gate_and( 
    input a, 
    input b, 
    output out );

    // assign b to out

input and_gate_or( 
    input a, 
    input b, 
    output out );
endmodule
