

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Thu Oct 29 20:16:35 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.70|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  401|  401|  401|  401|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  400|  400|        50|          -|          -|     8|    no    |
        | + Loop 1.1  |   48|   48|         6|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     14|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|    321|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     232|    347|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U0  |DCT_fmul_32ns_32ns_32_4_max_dsp  |        0|      3|  143|  321|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|      3|  143|  321|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |p_rec_i_i_fu_87_p2      |     +    |      0|  0|   4|           4|           1|
    |rowrcv_fu_75_p2         |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_65           |    and   |      0|  0|   1|           1|           1|
    |exitcond4_i_i_fu_69_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_81_p2       |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_95           |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  14|          18|          14|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |   4|          9|    1|          9|
    |p_12_rec_i_i_reg_52  |   4|          2|    4|          8|
    |rowrcv_0_i_i_reg_41  |   4|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  12|         13|    9|         25|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |p_12_rec_i_i_reg_52  |   4|   0|    4|          0|
    |p_rec_i_i_reg_112    |   4|   0|    4|          0|
    |rowrcv_0_i_i_reg_41  |   4|   0|    4|          0|
    |rowrcv_reg_104       |   4|   0|    4|          0|
    |temp_reg_117         |  32|   0|   32|          0|
    |tmp_1_i_reg_127      |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  89|   0|   89|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|X_dout       |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read       | out |    1|   ap_fifo  |        X        |    pointer   |
|Y_din        | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write      | out |    1|   ap_fifo  |        Y        |    pointer   |
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i_i)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_10 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_11 [1/1] 1.57ns
newFuncRoot:2  br label %.loopexit


 <State 2>: 3.45ns
ST_2: rowrcv_0_i_i [1/1] 0.00ns
.loopexit:0  %rowrcv_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %.preheader.i.i ]

ST_2: exitcond4_i_i [1/1] 1.88ns
.loopexit:1  %exitcond4_i_i = icmp eq i4 %rowrcv_0_i_i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowrcv [1/1] 0.80ns
.loopexit:3  %rowrcv = add i4 %rowrcv_0_i_i, 1

ST_2: stg_16 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond4_i_i, label %DCT_.exit2.exitStub, label %.preheader.i.i

ST_2: stg_17 [1/1] 0.00ns
DCT_.exit2.exitStub:0  ret void


 <State 3>: 4.38ns
ST_3: p_12_rec_i_i [1/1] 0.00ns
.preheader.i.i:0  %p_12_rec_i_i = phi i4 [ %p_rec_i_i, %0 ], [ 0, %.loopexit ]

ST_3: empty_3 [1/1] 0.00ns
.preheader.i.i:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: exitcond [1/1] 1.88ns
.preheader.i.i:2  %exitcond = icmp eq i4 %p_12_rec_i_i, -8

ST_3: p_rec_i_i [1/1] 0.80ns
.preheader.i.i:3  %p_rec_i_i = add i4 %p_12_rec_i_i, 1

ST_3: stg_22 [1/1] 0.00ns
.preheader.i.i:4  br i1 %exitcond, label %.loopexit, label %0

ST_3: temp [1/1] 4.38ns
:0  %temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X) nounwind


 <State 4>: 5.70ns
ST_4: tmp_i [1/1] 0.00ns
:1  %tmp_i = bitcast i32 %temp to float

ST_4: tmp_1_i [4/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 5>: 5.70ns
ST_5: tmp_1_i [3/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 6>: 5.70ns
ST_6: tmp_1_i [2/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 7>: 5.70ns
ST_7: tmp_1_i [1/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 8>: 4.38ns
ST_8: tempout [1/1] 0.00ns
:3  %tempout = bitcast float %tmp_1_i to i32

ST_8: stg_30 [1/1] 4.38ns
:4  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

ST_8: stg_31 [1/1] 0.00ns
:5  br label %.preheader.i.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7345af0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7345e50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9         (specinterface    ) [ 000000000]
stg_10        (specinterface    ) [ 000000000]
stg_11        (br               ) [ 011111111]
rowrcv_0_i_i  (phi              ) [ 001000000]
exitcond4_i_i (icmp             ) [ 001111111]
empty         (speclooptripcount) [ 000000000]
rowrcv        (add              ) [ 011111111]
stg_16        (br               ) [ 001111111]
stg_17        (ret              ) [ 000000000]
p_12_rec_i_i  (phi              ) [ 000100000]
empty_3       (speclooptripcount) [ 000000000]
exitcond      (icmp             ) [ 001111111]
p_rec_i_i     (add              ) [ 001111111]
stg_22        (br               ) [ 011111111]
temp          (read             ) [ 000010000]
tmp_i         (bitcast          ) [ 000001110]
tmp_1_i       (fmul             ) [ 000000001]
tempout       (bitcast          ) [ 000000000]
stg_30        (write            ) [ 000000000]
stg_31        (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="temp_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="stg_30_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_30/8 "/>
</bind>
</comp>

<comp id="41" class="1005" name="rowrcv_0_i_i_reg_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="1"/>
<pin id="43" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowrcv_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="45" class="1004" name="rowrcv_0_i_i_phi_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="1"/>
<pin id="47" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowrcv_0_i_i/2 "/>
</bind>
</comp>

<comp id="52" class="1005" name="p_12_rec_i_i_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="1"/>
<pin id="54" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_12_rec_i_i (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_12_rec_i_i_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="1" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_12_rec_i_i/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="exitcond4_i_i_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i_i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="rowrcv_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowrcv/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="exitcond_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_rec_i_i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i_i/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tempout_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tempout/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="rowrcv_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rowrcv "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_rec_i_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i_i "/>
</bind>
</comp>

<comp id="117" class="1005" name="temp_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="122" class="1005" name="tmp_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="127" class="1005" name="tmp_1_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="22" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="41" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="45" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="45" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="56" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="56" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="100"><net_src comp="97" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="107"><net_src comp="75" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="115"><net_src comp="87" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="120"><net_src comp="28" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="125"><net_src comp="93" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="130"><net_src comp="64" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
	Port: Y | {8 }
  - Chain level:
	State 1
	State 2
		exitcond4_i_i : 1
		rowrcv : 1
		stg_16 : 2
	State 3
		exitcond : 1
		p_rec_i_i : 1
		stg_22 : 2
	State 4
		tmp_1_i : 1
	State 5
	State 6
	State 7
	State 8
		stg_30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_64      |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    add   |     rowrcv_fu_75    |    0    |    0    |    4    |
|          |   p_rec_i_i_fu_87   |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|   icmp   | exitcond4_i_i_fu_69 |    0    |    0    |    2    |
|          |    exitcond_fu_81   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   read   |   temp_read_fu_28   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |  stg_30_write_fu_34 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |   143   |   333   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|p_12_rec_i_i_reg_52|    4   |
| p_rec_i_i_reg_112 |    4   |
|rowrcv_0_i_i_reg_41|    4   |
|   rowrcv_reg_104  |    4   |
|    temp_reg_117   |   32   |
|  tmp_1_i_reg_127  |   32   |
|   tmp_i_reg_122   |   32   |
+-------------------+--------+
|       Total       |   112  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_64 |  p0  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.571  ||    32   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   255  |   365  |
+-----------+--------+--------+--------+--------+
