[submodule "verilog/airisc_core_complex"]
	path = verilog/airisc_core_complex
	url = https://github.com/Fraunhofer-IMS/airisc_core_complex.git
