
boot_iap_f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b24  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08005d20  08005d20  00015d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006170  08006170  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006170  08006170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006178  08006178  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800617c  0800617c  0001617c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08006180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  200001e0  08006360  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000070c  08006360  0002070c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c985  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023b0  00000000  00000000  0002cb93  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000990  00000000  00000000  0002ef48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000868  00000000  00000000  0002f8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002662e  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009f81  00000000  00000000  0005676e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ed6e4  00000000  00000000  000606ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014ddd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ad0  00000000  00000000  0014de50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001e0 	.word	0x200001e0
 8000214:	00000000 	.word	0x00000000
 8000218:	08005d04 	.word	0x08005d04

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001e4 	.word	0x200001e4
 8000234:	08005d04 	.word	0x08005d04

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b972 	b.w	8000544 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9e08      	ldr	r6, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	4688      	mov	r8, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14b      	bne.n	800031e <__udivmoddi4+0xa6>
 8000286:	428a      	cmp	r2, r1
 8000288:	4615      	mov	r5, r2
 800028a:	d967      	bls.n	800035c <__udivmoddi4+0xe4>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b14a      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000292:	f1c2 0720 	rsb	r7, r2, #32
 8000296:	fa01 f302 	lsl.w	r3, r1, r2
 800029a:	fa20 f707 	lsr.w	r7, r0, r7
 800029e:	4095      	lsls	r5, r2
 80002a0:	ea47 0803 	orr.w	r8, r7, r3
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbb8 f7fe 	udiv	r7, r8, lr
 80002b0:	fa1f fc85 	uxth.w	ip, r5
 80002b4:	fb0e 8817 	mls	r8, lr, r7, r8
 80002b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002bc:	fb07 f10c 	mul.w	r1, r7, ip
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18eb      	adds	r3, r5, r3
 80002c6:	f107 30ff 	add.w	r0, r7, #4294967295
 80002ca:	f080 811b 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8118 	bls.w	8000504 <__udivmoddi4+0x28c>
 80002d4:	3f02      	subs	r7, #2
 80002d6:	442b      	add	r3, r5
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0fe 	udiv	r0, r3, lr
 80002e0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ec:	45a4      	cmp	ip, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	192c      	adds	r4, r5, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8107 	bcs.w	8000508 <__udivmoddi4+0x290>
 80002fa:	45a4      	cmp	ip, r4
 80002fc:	f240 8104 	bls.w	8000508 <__udivmoddi4+0x290>
 8000300:	3802      	subs	r0, #2
 8000302:	442c      	add	r4, r5
 8000304:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000308:	eba4 040c 	sub.w	r4, r4, ip
 800030c:	2700      	movs	r7, #0
 800030e:	b11e      	cbz	r6, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c6 4300 	strd	r4, r3, [r6]
 8000318:	4639      	mov	r1, r7
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0xbe>
 8000322:	2e00      	cmp	r6, #0
 8000324:	f000 80eb 	beq.w	80004fe <__udivmoddi4+0x286>
 8000328:	2700      	movs	r7, #0
 800032a:	e9c6 0100 	strd	r0, r1, [r6]
 800032e:	4638      	mov	r0, r7
 8000330:	4639      	mov	r1, r7
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f783 	clz	r7, r3
 800033a:	2f00      	cmp	r7, #0
 800033c:	d147      	bne.n	80003ce <__udivmoddi4+0x156>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0xd0>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80fa 	bhi.w	800053c <__udivmoddi4+0x2c4>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0303 	sbc.w	r3, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	4698      	mov	r8, r3
 8000352:	2e00      	cmp	r6, #0
 8000354:	d0e0      	beq.n	8000318 <__udivmoddi4+0xa0>
 8000356:	e9c6 4800 	strd	r4, r8, [r6]
 800035a:	e7dd      	b.n	8000318 <__udivmoddi4+0xa0>
 800035c:	b902      	cbnz	r2, 8000360 <__udivmoddi4+0xe8>
 800035e:	deff      	udf	#255	; 0xff
 8000360:	fab2 f282 	clz	r2, r2
 8000364:	2a00      	cmp	r2, #0
 8000366:	f040 808f 	bne.w	8000488 <__udivmoddi4+0x210>
 800036a:	1b49      	subs	r1, r1, r5
 800036c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000370:	fa1f f885 	uxth.w	r8, r5
 8000374:	2701      	movs	r7, #1
 8000376:	fbb1 fcfe 	udiv	ip, r1, lr
 800037a:	0c23      	lsrs	r3, r4, #16
 800037c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb08 f10c 	mul.w	r1, r8, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x124>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x122>
 8000394:	4299      	cmp	r1, r3
 8000396:	f200 80cd 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 800039a:	4684      	mov	ip, r0
 800039c:	1a59      	subs	r1, r3, r1
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003a4:	fb0e 1410 	mls	r4, lr, r0, r1
 80003a8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ac:	fb08 f800 	mul.w	r8, r8, r0
 80003b0:	45a0      	cmp	r8, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x14c>
 80003b4:	192c      	adds	r4, r5, r4
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x14a>
 80003bc:	45a0      	cmp	r8, r4
 80003be:	f200 80b6 	bhi.w	800052e <__udivmoddi4+0x2b6>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 0408 	sub.w	r4, r4, r8
 80003c8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003cc:	e79f      	b.n	800030e <__udivmoddi4+0x96>
 80003ce:	f1c7 0c20 	rsb	ip, r7, #32
 80003d2:	40bb      	lsls	r3, r7
 80003d4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003d8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003dc:	fa01 f407 	lsl.w	r4, r1, r7
 80003e0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003e4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003e8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003ec:	4325      	orrs	r5, r4
 80003ee:	fbb3 f9f8 	udiv	r9, r3, r8
 80003f2:	0c2c      	lsrs	r4, r5, #16
 80003f4:	fb08 3319 	mls	r3, r8, r9, r3
 80003f8:	fa1f fa8e 	uxth.w	sl, lr
 80003fc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000400:	fb09 f40a 	mul.w	r4, r9, sl
 8000404:	429c      	cmp	r4, r3
 8000406:	fa02 f207 	lsl.w	r2, r2, r7
 800040a:	fa00 f107 	lsl.w	r1, r0, r7
 800040e:	d90b      	bls.n	8000428 <__udivmoddi4+0x1b0>
 8000410:	eb1e 0303 	adds.w	r3, lr, r3
 8000414:	f109 30ff 	add.w	r0, r9, #4294967295
 8000418:	f080 8087 	bcs.w	800052a <__udivmoddi4+0x2b2>
 800041c:	429c      	cmp	r4, r3
 800041e:	f240 8084 	bls.w	800052a <__udivmoddi4+0x2b2>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4473      	add	r3, lr
 8000428:	1b1b      	subs	r3, r3, r4
 800042a:	b2ad      	uxth	r5, r5
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3310 	mls	r3, r8, r0, r3
 8000434:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000438:	fb00 fa0a 	mul.w	sl, r0, sl
 800043c:	45a2      	cmp	sl, r4
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x1da>
 8000440:	eb1e 0404 	adds.w	r4, lr, r4
 8000444:	f100 33ff 	add.w	r3, r0, #4294967295
 8000448:	d26b      	bcs.n	8000522 <__udivmoddi4+0x2aa>
 800044a:	45a2      	cmp	sl, r4
 800044c:	d969      	bls.n	8000522 <__udivmoddi4+0x2aa>
 800044e:	3802      	subs	r0, #2
 8000450:	4474      	add	r4, lr
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	fba0 8902 	umull	r8, r9, r0, r2
 800045a:	eba4 040a 	sub.w	r4, r4, sl
 800045e:	454c      	cmp	r4, r9
 8000460:	46c2      	mov	sl, r8
 8000462:	464b      	mov	r3, r9
 8000464:	d354      	bcc.n	8000510 <__udivmoddi4+0x298>
 8000466:	d051      	beq.n	800050c <__udivmoddi4+0x294>
 8000468:	2e00      	cmp	r6, #0
 800046a:	d069      	beq.n	8000540 <__udivmoddi4+0x2c8>
 800046c:	ebb1 050a 	subs.w	r5, r1, sl
 8000470:	eb64 0403 	sbc.w	r4, r4, r3
 8000474:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000478:	40fd      	lsrs	r5, r7
 800047a:	40fc      	lsrs	r4, r7
 800047c:	ea4c 0505 	orr.w	r5, ip, r5
 8000480:	e9c6 5400 	strd	r5, r4, [r6]
 8000484:	2700      	movs	r7, #0
 8000486:	e747      	b.n	8000318 <__udivmoddi4+0xa0>
 8000488:	f1c2 0320 	rsb	r3, r2, #32
 800048c:	fa20 f703 	lsr.w	r7, r0, r3
 8000490:	4095      	lsls	r5, r2
 8000492:	fa01 f002 	lsl.w	r0, r1, r2
 8000496:	fa21 f303 	lsr.w	r3, r1, r3
 800049a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800049e:	4338      	orrs	r0, r7
 80004a0:	0c01      	lsrs	r1, r0, #16
 80004a2:	fbb3 f7fe 	udiv	r7, r3, lr
 80004a6:	fa1f f885 	uxth.w	r8, r5
 80004aa:	fb0e 3317 	mls	r3, lr, r7, r3
 80004ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b2:	fb07 f308 	mul.w	r3, r7, r8
 80004b6:	428b      	cmp	r3, r1
 80004b8:	fa04 f402 	lsl.w	r4, r4, r2
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x256>
 80004be:	1869      	adds	r1, r5, r1
 80004c0:	f107 3cff 	add.w	ip, r7, #4294967295
 80004c4:	d22f      	bcs.n	8000526 <__udivmoddi4+0x2ae>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d92d      	bls.n	8000526 <__udivmoddi4+0x2ae>
 80004ca:	3f02      	subs	r7, #2
 80004cc:	4429      	add	r1, r5
 80004ce:	1acb      	subs	r3, r1, r3
 80004d0:	b281      	uxth	r1, r0
 80004d2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004d6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004da:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004de:	fb00 f308 	mul.w	r3, r0, r8
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x27e>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ec:	d217      	bcs.n	800051e <__udivmoddi4+0x2a6>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d915      	bls.n	800051e <__udivmoddi4+0x2a6>
 80004f2:	3802      	subs	r0, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1ac9      	subs	r1, r1, r3
 80004f8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004fc:	e73b      	b.n	8000376 <__udivmoddi4+0xfe>
 80004fe:	4637      	mov	r7, r6
 8000500:	4630      	mov	r0, r6
 8000502:	e709      	b.n	8000318 <__udivmoddi4+0xa0>
 8000504:	4607      	mov	r7, r0
 8000506:	e6e7      	b.n	80002d8 <__udivmoddi4+0x60>
 8000508:	4618      	mov	r0, r3
 800050a:	e6fb      	b.n	8000304 <__udivmoddi4+0x8c>
 800050c:	4541      	cmp	r1, r8
 800050e:	d2ab      	bcs.n	8000468 <__udivmoddi4+0x1f0>
 8000510:	ebb8 0a02 	subs.w	sl, r8, r2
 8000514:	eb69 020e 	sbc.w	r2, r9, lr
 8000518:	3801      	subs	r0, #1
 800051a:	4613      	mov	r3, r2
 800051c:	e7a4      	b.n	8000468 <__udivmoddi4+0x1f0>
 800051e:	4660      	mov	r0, ip
 8000520:	e7e9      	b.n	80004f6 <__udivmoddi4+0x27e>
 8000522:	4618      	mov	r0, r3
 8000524:	e795      	b.n	8000452 <__udivmoddi4+0x1da>
 8000526:	4667      	mov	r7, ip
 8000528:	e7d1      	b.n	80004ce <__udivmoddi4+0x256>
 800052a:	4681      	mov	r9, r0
 800052c:	e77c      	b.n	8000428 <__udivmoddi4+0x1b0>
 800052e:	3802      	subs	r0, #2
 8000530:	442c      	add	r4, r5
 8000532:	e747      	b.n	80003c4 <__udivmoddi4+0x14c>
 8000534:	f1ac 0c02 	sub.w	ip, ip, #2
 8000538:	442b      	add	r3, r5
 800053a:	e72f      	b.n	800039c <__udivmoddi4+0x124>
 800053c:	4638      	mov	r0, r7
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xda>
 8000540:	4637      	mov	r7, r6
 8000542:	e6e9      	b.n	8000318 <__udivmoddi4+0xa0>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <Int2Str>:
  * @param  p_str: The string output pointer
  * @param  intnum: The integer to be converted
  * @retval None
  */
void Int2Str(uint8_t *p_str, uint32_t intnum)
{
 8000548:	b480      	push	{r7}
 800054a:	b087      	sub	sp, #28
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
  uint32_t i, divider = 1000000000, pos = 0, status = 0;
 8000552:	4b25      	ldr	r3, [pc, #148]	; (80005e8 <Int2Str+0xa0>)
 8000554:	613b      	str	r3, [r7, #16]
 8000556:	2300      	movs	r3, #0
 8000558:	60fb      	str	r3, [r7, #12]
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < 10; i++)
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
 8000562:	e038      	b.n	80005d6 <Int2Str+0x8e>
  {
    p_str[pos++] = (intnum / divider) + 48;
 8000564:	683a      	ldr	r2, [r7, #0]
 8000566:	693b      	ldr	r3, [r7, #16]
 8000568:	fbb2 f3f3 	udiv	r3, r2, r3
 800056c:	b2da      	uxtb	r2, r3
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	1c59      	adds	r1, r3, #1
 8000572:	60f9      	str	r1, [r7, #12]
 8000574:	6879      	ldr	r1, [r7, #4]
 8000576:	440b      	add	r3, r1
 8000578:	3230      	adds	r2, #48	; 0x30
 800057a:	b2d2      	uxtb	r2, r2
 800057c:	701a      	strb	r2, [r3, #0]

    intnum = intnum % divider;
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	693a      	ldr	r2, [r7, #16]
 8000582:	fbb3 f2f2 	udiv	r2, r3, r2
 8000586:	6939      	ldr	r1, [r7, #16]
 8000588:	fb01 f202 	mul.w	r2, r1, r2
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	603b      	str	r3, [r7, #0]
    divider /= 10;
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	4a16      	ldr	r2, [pc, #88]	; (80005ec <Int2Str+0xa4>)
 8000594:	fba2 2303 	umull	r2, r3, r2, r3
 8000598:	08db      	lsrs	r3, r3, #3
 800059a:	613b      	str	r3, [r7, #16]
    if ((p_str[pos-1] == '0') & (status == 0))
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	3b01      	subs	r3, #1
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	4413      	add	r3, r2
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b30      	cmp	r3, #48	; 0x30
 80005a8:	bf0c      	ite	eq
 80005aa:	2301      	moveq	r3, #1
 80005ac:	2300      	movne	r3, #0
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	bf0c      	ite	eq
 80005b6:	2301      	moveq	r3, #1
 80005b8:	2300      	movne	r3, #0
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4013      	ands	r3, r2
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d002      	beq.n	80005ca <Int2Str+0x82>
    {
      pos = 0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	e002      	b.n	80005d0 <Int2Str+0x88>
    }
    else
    {
      status++;
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	3301      	adds	r3, #1
 80005ce:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < 10; i++)
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	3301      	adds	r3, #1
 80005d4:	617b      	str	r3, [r7, #20]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	2b09      	cmp	r3, #9
 80005da:	d9c3      	bls.n	8000564 <Int2Str+0x1c>
    }
  }
}
 80005dc:	bf00      	nop
 80005de:	371c      	adds	r7, #28
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	3b9aca00 	.word	0x3b9aca00
 80005ec:	cccccccd 	.word	0xcccccccd

080005f0 <Str2Int>:
  * @param  p_intnum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *p_inputstr, uint32_t *p_intnum)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b087      	sub	sp, #28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0, res = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	2300      	movs	r3, #0
 8000600:	613b      	str	r3, [r7, #16]
  uint32_t val = 0;
 8000602:	2300      	movs	r3, #0
 8000604:	60fb      	str	r3, [r7, #12]

  if ((p_inputstr[0] == '0') && ((p_inputstr[1] == 'x') || (p_inputstr[1] == 'X')))
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b30      	cmp	r3, #48	; 0x30
 800060c:	f040 80d7 	bne.w	80007be <Str2Int+0x1ce>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3301      	adds	r3, #1
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	2b78      	cmp	r3, #120	; 0x78
 8000618:	d005      	beq.n	8000626 <Str2Int+0x36>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3301      	adds	r3, #1
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b58      	cmp	r3, #88	; 0x58
 8000622:	f040 80cc 	bne.w	80007be <Str2Int+0x1ce>
  {
    i = 2;
 8000626:	2302      	movs	r3, #2
 8000628:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 800062a:	e057      	b.n	80006dc <Str2Int+0xec>
    {
      if (ISVALIDHEX(p_inputstr[i]))
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	4413      	add	r3, r2
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b40      	cmp	r3, #64	; 0x40
 8000636:	d905      	bls.n	8000644 <Str2Int+0x54>
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	4413      	add	r3, r2
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b46      	cmp	r3, #70	; 0x46
 8000642:	d917      	bls.n	8000674 <Str2Int+0x84>
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	4413      	add	r3, r2
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b60      	cmp	r3, #96	; 0x60
 800064e:	d905      	bls.n	800065c <Str2Int+0x6c>
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	4413      	add	r3, r2
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b66      	cmp	r3, #102	; 0x66
 800065a:	d90b      	bls.n	8000674 <Str2Int+0x84>
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	4413      	add	r3, r2
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b2f      	cmp	r3, #47	; 0x2f
 8000666:	d936      	bls.n	80006d6 <Str2Int+0xe6>
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	4413      	add	r3, r2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b39      	cmp	r3, #57	; 0x39
 8000672:	d830      	bhi.n	80006d6 <Str2Int+0xe6>
      {
        val = (val << 4) + CONVERTHEX(p_inputstr[i]);
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	011b      	lsls	r3, r3, #4
 8000678:	6879      	ldr	r1, [r7, #4]
 800067a:	697a      	ldr	r2, [r7, #20]
 800067c:	440a      	add	r2, r1
 800067e:	7812      	ldrb	r2, [r2, #0]
 8000680:	2a2f      	cmp	r2, #47	; 0x2f
 8000682:	d90b      	bls.n	800069c <Str2Int+0xac>
 8000684:	6879      	ldr	r1, [r7, #4]
 8000686:	697a      	ldr	r2, [r7, #20]
 8000688:	440a      	add	r2, r1
 800068a:	7812      	ldrb	r2, [r2, #0]
 800068c:	2a39      	cmp	r2, #57	; 0x39
 800068e:	d805      	bhi.n	800069c <Str2Int+0xac>
 8000690:	6879      	ldr	r1, [r7, #4]
 8000692:	697a      	ldr	r2, [r7, #20]
 8000694:	440a      	add	r2, r1
 8000696:	7812      	ldrb	r2, [r2, #0]
 8000698:	3a30      	subs	r2, #48	; 0x30
 800069a:	e016      	b.n	80006ca <Str2Int+0xda>
 800069c:	6879      	ldr	r1, [r7, #4]
 800069e:	697a      	ldr	r2, [r7, #20]
 80006a0:	440a      	add	r2, r1
 80006a2:	7812      	ldrb	r2, [r2, #0]
 80006a4:	2a40      	cmp	r2, #64	; 0x40
 80006a6:	d90b      	bls.n	80006c0 <Str2Int+0xd0>
 80006a8:	6879      	ldr	r1, [r7, #4]
 80006aa:	697a      	ldr	r2, [r7, #20]
 80006ac:	440a      	add	r2, r1
 80006ae:	7812      	ldrb	r2, [r2, #0]
 80006b0:	2a46      	cmp	r2, #70	; 0x46
 80006b2:	d805      	bhi.n	80006c0 <Str2Int+0xd0>
 80006b4:	6879      	ldr	r1, [r7, #4]
 80006b6:	697a      	ldr	r2, [r7, #20]
 80006b8:	440a      	add	r2, r1
 80006ba:	7812      	ldrb	r2, [r2, #0]
 80006bc:	3a37      	subs	r2, #55	; 0x37
 80006be:	e004      	b.n	80006ca <Str2Int+0xda>
 80006c0:	6879      	ldr	r1, [r7, #4]
 80006c2:	697a      	ldr	r2, [r7, #20]
 80006c4:	440a      	add	r2, r1
 80006c6:	7812      	ldrb	r2, [r2, #0]
 80006c8:	3a57      	subs	r2, #87	; 0x57
 80006ca:	4413      	add	r3, r2
 80006cc:	60fb      	str	r3, [r7, #12]
      {
        /* Return 0, Invalid input */
        res = 0;
        break;
      }
      i++;
 80006ce:	697b      	ldr	r3, [r7, #20]
 80006d0:	3301      	adds	r3, #1
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	e002      	b.n	80006dc <Str2Int+0xec>
        res = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	613b      	str	r3, [r7, #16]
        break;
 80006da:	e008      	b.n	80006ee <Str2Int+0xfe>
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	2b0a      	cmp	r3, #10
 80006e0:	d805      	bhi.n	80006ee <Str2Int+0xfe>
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d19e      	bne.n	800062c <Str2Int+0x3c>
    }

    /* valid result */
    if (p_inputstr[i] == '\0')
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	4413      	add	r3, r2
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d167      	bne.n	80007ca <Str2Int+0x1da>
    {
      *p_intnum = val;
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	68fa      	ldr	r2, [r7, #12]
 80006fe:	601a      	str	r2, [r3, #0]
      res = 1;
 8000700:	2301      	movs	r3, #1
 8000702:	613b      	str	r3, [r7, #16]
    if (p_inputstr[i] == '\0')
 8000704:	e061      	b.n	80007ca <Str2Int+0x1da>
  }
  else /* max 10-digit decimal input */
  {
    while ( ( i < 11 ) && ( res != 1 ) )
    {
      if (p_inputstr[i] == '\0')
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	4413      	add	r3, r2
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d105      	bne.n	800071e <Str2Int+0x12e>
      {
        *p_intnum = val;
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	68fa      	ldr	r2, [r7, #12]
 8000716:	601a      	str	r2, [r3, #0]
        /* return 1 */
        res = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	e04c      	b.n	80007b8 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'k') || (p_inputstr[i] == 'K')) && (i > 0))
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	4413      	add	r3, r2
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b6b      	cmp	r3, #107	; 0x6b
 8000728:	d005      	beq.n	8000736 <Str2Int+0x146>
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	4413      	add	r3, r2
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b4b      	cmp	r3, #75	; 0x4b
 8000734:	d10b      	bne.n	800074e <Str2Int+0x15e>
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d008      	beq.n	800074e <Str2Int+0x15e>
      {
        val = val << 10;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	029b      	lsls	r3, r3, #10
 8000740:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	601a      	str	r2, [r3, #0]
        res = 1;
 8000748:	2301      	movs	r3, #1
 800074a:	613b      	str	r3, [r7, #16]
 800074c:	e034      	b.n	80007b8 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'm') || (p_inputstr[i] == 'M')) && (i > 0))
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	4413      	add	r3, r2
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b6d      	cmp	r3, #109	; 0x6d
 8000758:	d005      	beq.n	8000766 <Str2Int+0x176>
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b4d      	cmp	r3, #77	; 0x4d
 8000764:	d10b      	bne.n	800077e <Str2Int+0x18e>
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d008      	beq.n	800077e <Str2Int+0x18e>
      {
        val = val << 20;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	051b      	lsls	r3, r3, #20
 8000770:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	601a      	str	r2, [r3, #0]
        res = 1;
 8000778:	2301      	movs	r3, #1
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	e01c      	b.n	80007b8 <Str2Int+0x1c8>
      }
      else if (ISVALIDDEC(p_inputstr[i]))
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	4413      	add	r3, r2
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b2f      	cmp	r3, #47	; 0x2f
 8000788:	d913      	bls.n	80007b2 <Str2Int+0x1c2>
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	4413      	add	r3, r2
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	2b39      	cmp	r3, #57	; 0x39
 8000794:	d80d      	bhi.n	80007b2 <Str2Int+0x1c2>
      {
        val = val * 10 + CONVERTDEC(p_inputstr[i]);
 8000796:	68fa      	ldr	r2, [r7, #12]
 8000798:	4613      	mov	r3, r2
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	4413      	add	r3, r2
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	4619      	mov	r1, r3
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	4413      	add	r3, r2
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	440b      	add	r3, r1
 80007ac:	3b30      	subs	r3, #48	; 0x30
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	e002      	b.n	80007b8 <Str2Int+0x1c8>
      }
      else
      {
        /* return 0, Invalid input */
        res = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
        break;
 80007b6:	e008      	b.n	80007ca <Str2Int+0x1da>
      }
      i++;
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( res != 1 ) )
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	2b0a      	cmp	r3, #10
 80007c2:	d802      	bhi.n	80007ca <Str2Int+0x1da>
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d19d      	bne.n	8000706 <Str2Int+0x116>
    }
  }

  return res;
 80007ca:	693b      	ldr	r3, [r7, #16]
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	371c      	adds	r7, #28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  p_string: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *p_string)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  uint16_t length = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	81fb      	strh	r3, [r7, #14]

  while (p_string[length] != '\0')
 80007e4:	e002      	b.n	80007ec <Serial_PutString+0x14>
  {
    length++;
 80007e6:	89fb      	ldrh	r3, [r7, #14]
 80007e8:	3301      	adds	r3, #1
 80007ea:	81fb      	strh	r3, [r7, #14]
  while (p_string[length] != '\0')
 80007ec:	89fb      	ldrh	r3, [r7, #14]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d1f6      	bne.n	80007e6 <Serial_PutString+0xe>
  }
  HAL_UART_Transmit(&UartHandle, p_string, length, TX_TIMEOUT);
 80007f8:	89fa      	ldrh	r2, [r7, #14]
 80007fa:	2364      	movs	r3, #100	; 0x64
 80007fc:	6879      	ldr	r1, [r7, #4]
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <Serial_PutString+0x3c>)
 8000800:	f002 fdd2 	bl	80033a8 <HAL_UART_Transmit>
  HAL_Delay(100);
 8000804:	2064      	movs	r0, #100	; 0x64
 8000806:	f000 ff47 	bl	8001698 <HAL_Delay>
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000020c 	.word	0x2000020c

08000818 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte( uint8_t param )
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
  /* May be timeouted... */
  if ( UartHandle.gState == HAL_UART_STATE_TIMEOUT )
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <Serial_PutByte+0x30>)
 8000824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000826:	2ba0      	cmp	r3, #160	; 0xa0
 8000828:	d102      	bne.n	8000830 <Serial_PutByte+0x18>
  {
    UartHandle.gState = HAL_UART_STATE_READY;
 800082a:	4b07      	ldr	r3, [pc, #28]	; (8000848 <Serial_PutByte+0x30>)
 800082c:	2220      	movs	r2, #32
 800082e:	675a      	str	r2, [r3, #116]	; 0x74
  }
  return HAL_UART_Transmit(&UartHandle, &param, 1, TX_TIMEOUT);
 8000830:	1df9      	adds	r1, r7, #7
 8000832:	2364      	movs	r3, #100	; 0x64
 8000834:	2201      	movs	r2, #1
 8000836:	4804      	ldr	r0, [pc, #16]	; (8000848 <Serial_PutByte+0x30>)
 8000838:	f002 fdb6 	bl	80033a8 <HAL_UART_Transmit>
 800083c:	4603      	mov	r3, r0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000020c 	.word	0x2000020c

0800084c <FLASH_If_Init>:
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_If_Init(void)
{ 
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  HAL_FLASH_Unlock(); 
 8000850:	f001 f8d4 	bl	80019fc <HAL_FLASH_Unlock>

  /* Clear pending flags (if any) */  
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | 
 8000854:	4b02      	ldr	r3, [pc, #8]	; (8000860 <FLASH_If_Init+0x14>)
 8000856:	2273      	movs	r2, #115	; 0x73
 8000858:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGAERR);
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023c00 	.word	0x40023c00

08000864 <FLASH_If_Erase>:
  * @param  StartSector: start of user flash area
  * @retval 0: user flash area successfully erased
  *         1: error occurred
  */
uint32_t FLASH_If_Erase(uint32_t StartSector)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	; 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  uint32_t UserStartSector;
  uint32_t SectorError;
  FLASH_EraseInitTypeDef pEraseInit;

  /* Unlock the Flash to enable the flash control register access *************/ 
  FLASH_If_Init();
 800086c:	f7ff ffee 	bl	800084c <FLASH_If_Init>
  
  /* Get the sector where start the user flash area */
  UserStartSector = GetSector(APPLICATION_ADDRESS);
 8000870:	480e      	ldr	r0, [pc, #56]	; (80008ac <FLASH_If_Erase+0x48>)
 8000872:	f000 f85b 	bl	800092c <GetSector>
 8000876:	6278      	str	r0, [r7, #36]	; 0x24
  
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
  pEraseInit.Sector = UserStartSector;
 800087c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800087e:	617b      	str	r3, [r7, #20]
  pEraseInit.NbSectors = 10;
 8000880:	230a      	movs	r3, #10
 8000882:	61bb      	str	r3, [r7, #24]
  pEraseInit.VoltageRange = VOLTAGE_RANGE_3;
 8000884:	2302      	movs	r3, #2
 8000886:	61fb      	str	r3, [r7, #28]
    
  if (HAL_FLASHEx_Erase(&pEraseInit, &SectorError) != HAL_OK)
 8000888:	f107 0220 	add.w	r2, r7, #32
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	4611      	mov	r1, r2
 8000892:	4618      	mov	r0, r3
 8000894:	f001 f9fc 	bl	8001c90 <HAL_FLASHEx_Erase>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <FLASH_If_Erase+0x3e>
  {
     /* Error occurred while page erase */
     return (1);
 800089e:	2301      	movs	r3, #1
 80008a0:	e000      	b.n	80008a4 <FLASH_If_Erase+0x40>
  }
  
  return (0);
 80008a2:	2300      	movs	r3, #0
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3728      	adds	r7, #40	; 0x28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	08008000 	.word	0x08008000

080008b0 <FLASH_If_Write>:
  * @retval 0: Data successfully written to Flash memory
  *         1: Error occurred while writing data in Flash memory
  *         2: Written Data in flash memory is different from expected one
  */
uint32_t FLASH_If_Write(uint32_t FlashAddress, uint32_t* Data ,uint32_t DataLength)
{
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b087      	sub	sp, #28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
  uint32_t i = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]

  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	e023      	b.n	800090e <FLASH_If_Write+0x5e>
  {
    /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
       be done by word */ 
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, FlashAddress, *(uint32_t*)(Data+i)) == HAL_OK)      
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	68ba      	ldr	r2, [r7, #8]
 80008cc:	4413      	add	r3, r2
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f04f 0400 	mov.w	r4, #0
 80008d4:	461a      	mov	r2, r3
 80008d6:	4623      	mov	r3, r4
 80008d8:	68f9      	ldr	r1, [r7, #12]
 80008da:	2002      	movs	r0, #2
 80008dc:	f001 f832 	bl	8001944 <HAL_FLASH_Program>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d10e      	bne.n	8000904 <FLASH_If_Write+0x54>
    {
     /* Check the written value */
      if (*(uint32_t*)FlashAddress != *(uint32_t*)(Data+i))
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	68b9      	ldr	r1, [r7, #8]
 80008f0:	440b      	add	r3, r1
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d001      	beq.n	80008fc <FLASH_If_Write+0x4c>
      {
        /* Flash content doesn't match SRAM content */
        return(FLASHIF_WRITINGCTRL_ERROR);
 80008f8:	2302      	movs	r3, #2
 80008fa:	e011      	b.n	8000920 <FLASH_If_Write+0x70>
      }
      /* Increment FLASH destination address */
      FlashAddress += 4;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3304      	adds	r3, #4
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	e001      	b.n	8000908 <FLASH_If_Write+0x58>
    }
    else
    {
      /* Error occurred while writing data in Flash memory */
      return (FLASHIF_WRITING_ERROR);
 8000904:	2303      	movs	r3, #3
 8000906:	e00b      	b.n	8000920 <FLASH_If_Write+0x70>
  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	3301      	adds	r3, #1
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	697a      	ldr	r2, [r7, #20]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	429a      	cmp	r2, r3
 8000914:	d203      	bcs.n	800091e <FLASH_If_Write+0x6e>
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	4a03      	ldr	r2, [pc, #12]	; (8000928 <FLASH_If_Write+0x78>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d9d3      	bls.n	80008c6 <FLASH_If_Write+0x16>
    }
  }

  return (FLASHIF_OK);
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	371c      	adds	r7, #28
 8000924:	46bd      	mov	sp, r7
 8000926:	bd90      	pop	{r4, r7, pc}
 8000928:	080ffffb 	.word	0x080ffffb

0800092c <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  Address: Flash address
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	60fb      	str	r3, [r7, #12]
  
  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a40      	ldr	r2, [pc, #256]	; (8000a3c <GetSector+0x110>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d806      	bhi.n	800094e <GetSector+0x22>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000946:	d302      	bcc.n	800094e <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;  
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	e06f      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4a3b      	ldr	r2, [pc, #236]	; (8000a40 <GetSector+0x114>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d806      	bhi.n	8000964 <GetSector+0x38>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a38      	ldr	r2, [pc, #224]	; (8000a3c <GetSector+0x110>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d902      	bls.n	8000964 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;  
 800095e:	2301      	movs	r3, #1
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	e064      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a37      	ldr	r2, [pc, #220]	; (8000a44 <GetSector+0x118>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d806      	bhi.n	800097a <GetSector+0x4e>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a34      	ldr	r2, [pc, #208]	; (8000a40 <GetSector+0x114>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d902      	bls.n	800097a <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;  
 8000974:	2302      	movs	r3, #2
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	e059      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a32      	ldr	r2, [pc, #200]	; (8000a48 <GetSector+0x11c>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d806      	bhi.n	8000990 <GetSector+0x64>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a2f      	ldr	r2, [pc, #188]	; (8000a44 <GetSector+0x118>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d902      	bls.n	8000990 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;  
 800098a:	2303      	movs	r3, #3
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	e04e      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a2e      	ldr	r2, [pc, #184]	; (8000a4c <GetSector+0x120>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d806      	bhi.n	80009a6 <GetSector+0x7a>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a2b      	ldr	r2, [pc, #172]	; (8000a48 <GetSector+0x11c>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d902      	bls.n	80009a6 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;  
 80009a0:	2304      	movs	r3, #4
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	e043      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a29      	ldr	r2, [pc, #164]	; (8000a50 <GetSector+0x124>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d806      	bhi.n	80009bc <GetSector+0x90>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a26      	ldr	r2, [pc, #152]	; (8000a4c <GetSector+0x120>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d902      	bls.n	80009bc <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;  
 80009b6:	2305      	movs	r3, #5
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	e038      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a25      	ldr	r2, [pc, #148]	; (8000a54 <GetSector+0x128>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d806      	bhi.n	80009d2 <GetSector+0xa6>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a22      	ldr	r2, [pc, #136]	; (8000a50 <GetSector+0x124>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d902      	bls.n	80009d2 <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;  
 80009cc:	2306      	movs	r3, #6
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	e02d      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a20      	ldr	r2, [pc, #128]	; (8000a58 <GetSector+0x12c>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d806      	bhi.n	80009e8 <GetSector+0xbc>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a1d      	ldr	r2, [pc, #116]	; (8000a54 <GetSector+0x128>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d902      	bls.n	80009e8 <GetSector+0xbc>
  {
    sector = FLASH_SECTOR_7;  
 80009e2:	2307      	movs	r3, #7
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	e022      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a1c      	ldr	r2, [pc, #112]	; (8000a5c <GetSector+0x130>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d806      	bhi.n	80009fe <GetSector+0xd2>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a19      	ldr	r2, [pc, #100]	; (8000a58 <GetSector+0x12c>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d902      	bls.n	80009fe <GetSector+0xd2>
  {
    sector = FLASH_SECTOR_8;  
 80009f8:	2308      	movs	r3, #8
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	e017      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a17      	ldr	r2, [pc, #92]	; (8000a60 <GetSector+0x134>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d806      	bhi.n	8000a14 <GetSector+0xe8>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a14      	ldr	r2, [pc, #80]	; (8000a5c <GetSector+0x130>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d902      	bls.n	8000a14 <GetSector+0xe8>
  {
    sector = FLASH_SECTOR_9;  
 8000a0e:	2309      	movs	r3, #9
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	e00c      	b.n	8000a2e <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a13      	ldr	r2, [pc, #76]	; (8000a64 <GetSector+0x138>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d806      	bhi.n	8000a2a <GetSector+0xfe>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a10      	ldr	r2, [pc, #64]	; (8000a60 <GetSector+0x134>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d902      	bls.n	8000a2a <GetSector+0xfe>
  {
    sector = FLASH_SECTOR_10;  
 8000a24:	230a      	movs	r3, #10
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	e001      	b.n	8000a2e <GetSector+0x102>
  }
  else /*(Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11))*/
  {
    sector = FLASH_SECTOR_11;  
 8000a2a:	230b      	movs	r3, #11
 8000a2c:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	08003fff 	.word	0x08003fff
 8000a40:	08007fff 	.word	0x08007fff
 8000a44:	0800bfff 	.word	0x0800bfff
 8000a48:	0800ffff 	.word	0x0800ffff
 8000a4c:	0801ffff 	.word	0x0801ffff
 8000a50:	0803ffff 	.word	0x0803ffff
 8000a54:	0805ffff 	.word	0x0805ffff
 8000a58:	0807ffff 	.word	0x0807ffff
 8000a5c:	0809ffff 	.word	0x0809ffff
 8000a60:	080bffff 	.word	0x080bffff
 8000a64:	080dffff 	.word	0x080dffff

08000a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a6e:	f000 fdb6 	bl	80015de <HAL_Init>

  /* USER CODE BEGIN Init */
  flag=0;
 8000a72:	4b2a      	ldr	r3, [pc, #168]	; (8000b1c <main+0xb4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a78:	f000 f866 	bl	8000b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7c:	f000 f90e 	bl	8000c9c <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000a80:	f000 f8dc 	bl	8000c3c <MX_USART6_UART_Init>

  /* USER CODE BEGIN 2 */

  if(HAL_UART_Transmit(&huart6, "RESTART\r\n", 9, 10)==HAL_OK)
 8000a84:	230a      	movs	r3, #10
 8000a86:	2209      	movs	r2, #9
 8000a88:	4925      	ldr	r1, [pc, #148]	; (8000b20 <main+0xb8>)
 8000a8a:	4826      	ldr	r0, [pc, #152]	; (8000b24 <main+0xbc>)
 8000a8c:	f002 fc8c 	bl	80033a8 <HAL_UART_Transmit>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d108      	bne.n	8000aa8 <main+0x40>
  {
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8000a96:	2101      	movs	r1, #1
 8000a98:	4823      	ldr	r0, [pc, #140]	; (8000b28 <main+0xc0>)
 8000a9a:	f001 fbb6 	bl	800220a <HAL_GPIO_TogglePin>
	  HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 7);
 8000a9e:	2207      	movs	r2, #7
 8000aa0:	4922      	ldr	r1, [pc, #136]	; (8000b2c <main+0xc4>)
 8000aa2:	4820      	ldr	r0, [pc, #128]	; (8000b24 <main+0xbc>)
 8000aa4:	f002 fdde 	bl	8003664 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag ==1)
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	; (8000b1c <main+0xb4>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d004      	beq.n	8000aba <main+0x52>
	  {
		  Main_Menu();
 8000ab0:	f000 f9ec 	bl	8000e8c <Main_Menu>
		  flag = 0;
 8000ab4:	4b19      	ldr	r3, [pc, #100]	; (8000b1c <main+0xb4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(1000);
 8000aba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000abe:	f000 fdeb 	bl	8001698 <HAL_Delay>

	  if (flag==0)
 8000ac2:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <main+0xb4>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d0eb      	beq.n	8000aa8 <main+0x40>
	  {
		  uint32_t ramstart = (*(__IO uint32_t*) APPLICATION_ADDRESS) & 0x2FFE0000;
 8000ad0:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <main+0xc8>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <main+0xcc>)
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	607b      	str	r3, [r7, #4]
		  if ( ramstart == 0x20080000 || ramstart == 0x20000000)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a16      	ldr	r2, [pc, #88]	; (8000b38 <main+0xd0>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d003      	beq.n	8000aea <main+0x82>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ae8:	d1de      	bne.n	8000aa8 <main+0x40>
		  {
			  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <main+0xd4>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <main+0xd8>)
 8000af0:	6013      	str	r3, [r2, #0]
			  JumpToApplication = (pFunction) JumpAddress;
 8000af2:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <main+0xd8>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	461a      	mov	r2, r3
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <main+0xdc>)
 8000afa:	601a      	str	r2, [r3, #0]
			  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <main+0xc8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	f383 8808 	msr	MSP, r3
			  HAL_Delay(500);
 8000b08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b0c:	f000 fdc4 	bl	8001698 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b10:	b672      	cpsid	i
			  __disable_irq();
			  JumpToApplication();
 8000b12:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <main+0xdc>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4798      	blx	r3
	  if (flag ==1)
 8000b18:	e7c6      	b.n	8000aa8 <main+0x40>
 8000b1a:	bf00      	nop
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	08005d20 	.word	0x08005d20
 8000b24:	2000020c 	.word	0x2000020c
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	2000028c 	.word	0x2000028c
 8000b30:	08008000 	.word	0x08008000
 8000b34:	2ffe0000 	.word	0x2ffe0000
 8000b38:	20080000 	.word	0x20080000
 8000b3c:	08008004 	.word	0x08008004
 8000b40:	20000294 	.word	0x20000294
 8000b44:	20000298 	.word	0x20000298

08000b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b0b8      	sub	sp, #224	; 0xe0
 8000b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000b52:	2234      	movs	r2, #52	; 0x34
 8000b54:	2100      	movs	r1, #0
 8000b56:	4618      	mov	r0, r3
 8000b58:	f003 fc32 	bl	80043c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b5c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b6c:	f107 0308 	add.w	r3, r7, #8
 8000b70:	2290      	movs	r2, #144	; 0x90
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f003 fc23 	bl	80043c0 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7a:	4b2e      	ldr	r3, [pc, #184]	; (8000c34 <SystemClock_Config+0xec>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	; (8000c34 <SystemClock_Config+0xec>)
 8000b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b84:	6413      	str	r3, [r2, #64]	; 0x40
 8000b86:	4b2b      	ldr	r3, [pc, #172]	; (8000c34 <SystemClock_Config+0xec>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b92:	4b29      	ldr	r3, [pc, #164]	; (8000c38 <SystemClock_Config+0xf0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b9a:	4a27      	ldr	r2, [pc, #156]	; (8000c38 <SystemClock_Config+0xf0>)
 8000b9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	4b25      	ldr	r3, [pc, #148]	; (8000c38 <SystemClock_Config+0xf0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bba:	2310      	movs	r3, #16
 8000bbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 fb38 	bl	8002240 <HAL_RCC_OscConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000bd6:	f000 f8cf 	bl	8000d78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bda:	230f      	movs	r3, #15
 8000bdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000be0:	2300      	movs	r3, #0
 8000be2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be6:	2300      	movs	r3, #0
 8000be8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bf8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 fd90 	bl	8002724 <HAL_RCC_ClockConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000c0a:	f000 f8b5 	bl	8000d78 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000c0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c12:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000c14:	2300      	movs	r3, #0
 8000c16:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c18:	f107 0308 	add.w	r3, r7, #8
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f001 ff4f 	bl	8002ac0 <HAL_RCCEx_PeriphCLKConfig>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000c28:	f000 f8a6 	bl	8000d78 <Error_Handler>
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	37e0      	adds	r7, #224	; 0xe0
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40007000 	.word	0x40007000

08000c3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c40:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c42:	4a15      	ldr	r2, [pc, #84]	; (8000c98 <MX_USART6_UART_Init+0x5c>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c7e:	4805      	ldr	r0, [pc, #20]	; (8000c94 <MX_USART6_UART_Init+0x58>)
 8000c80:	f002 fb44 	bl	800330c <HAL_UART_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8000c8a:	f000 f875 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	2000020c 	.word	0x2000020c
 8000c98:	40011400 	.word	0x40011400

08000c9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a16      	ldr	r2, [pc, #88]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000cb8:	f043 0302 	orr.w	r3, r3, #2
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a10      	ldr	r2, [pc, #64]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <MX_GPIO_Init+0x74>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_7, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2181      	movs	r1, #129	; 0x81
 8000ce6:	480b      	ldr	r0, [pc, #44]	; (8000d14 <MX_GPIO_Init+0x78>)
 8000ce8:	f001 fa76 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7;
 8000cec:	2381      	movs	r3, #129	; 0x81
 8000cee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	4619      	mov	r1, r3
 8000d02:	4804      	ldr	r0, [pc, #16]	; (8000d14 <MX_GPIO_Init+0x78>)
 8000d04:	f001 f8be 	bl	8001e84 <HAL_GPIO_Init>

}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40020400 	.word	0x40020400

08000d18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8000d20:	2180      	movs	r1, #128	; 0x80
 8000d22:	4811      	ldr	r0, [pc, #68]	; (8000d68 <HAL_UART_RxCpltCallback+0x50>)
 8000d24:	f001 fa71 	bl	800220a <HAL_GPIO_TogglePin>
  if(aRxBuffer[0] == 'r' & aRxBuffer[6]=='t')
 8000d28:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <HAL_UART_RxCpltCallback+0x54>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b72      	cmp	r3, #114	; 0x72
 8000d2e:	bf0c      	ite	eq
 8000d30:	2301      	moveq	r3, #1
 8000d32:	2300      	movne	r3, #0
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <HAL_UART_RxCpltCallback+0x54>)
 8000d38:	799b      	ldrb	r3, [r3, #6]
 8000d3a:	2b74      	cmp	r3, #116	; 0x74
 8000d3c:	bf0c      	ite	eq
 8000d3e:	2301      	moveq	r3, #1
 8000d40:	2300      	movne	r3, #0
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	4013      	ands	r3, r2
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d009      	beq.n	8000d60 <HAL_UART_RxCpltCallback+0x48>
  {
	  HAL_UART_Transmit(huart, "IAP START", 9,0x2710);
 8000d4c:	f242 7310 	movw	r3, #10000	; 0x2710
 8000d50:	2209      	movs	r2, #9
 8000d52:	4907      	ldr	r1, [pc, #28]	; (8000d70 <HAL_UART_RxCpltCallback+0x58>)
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f002 fb27 	bl	80033a8 <HAL_UART_Transmit>
	  flag=1;
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_UART_RxCpltCallback+0x5c>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	701a      	strb	r2, [r3, #0]
  }
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	2000028c 	.word	0x2000028c
 8000d70:	08005d2c 	.word	0x08005d2c
 8000d74:	20000000 	.word	0x20000000

08000d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d8c:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000d90:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <__NVIC_SystemReset+0x20>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000d98:	4903      	ldr	r1, [pc, #12]	; (8000da8 <__NVIC_SystemReset+0x20>)
 8000d9a:	4b04      	ldr	r3, [pc, #16]	; (8000dac <__NVIC_SystemReset+0x24>)
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	60cb      	str	r3, [r1, #12]
 8000da0:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <__NVIC_SystemReset+0x1c>
 8000da8:	e000ed00 	.word	0xe000ed00
 8000dac:	05fa0004 	.word	0x05fa0004

08000db0 <SerialDownload>:
  * @brief  Download a file via serial port
  * @param  None
  * @retval None
  */
void SerialDownload(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
  uint8_t number[11] = {0};
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	f8c3 2007 	str.w	r2, [r3, #7]
  uint32_t size = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	603b      	str	r3, [r7, #0]
  COM_StatusTypeDef result;
  HAL_Delay(300);
 8000dc6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dca:	f000 fc65 	bl	8001698 <HAL_Delay>
  Serial_PutString((uint8_t *)"IAP processing\r\n");
 8000dce:	4825      	ldr	r0, [pc, #148]	; (8000e64 <SerialDownload+0xb4>)
 8000dd0:	f7ff fd02 	bl	80007d8 <Serial_PutString>
  HAL_Delay(500);
 8000dd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dd8:	f000 fc5e 	bl	8001698 <HAL_Delay>
  result = Ymodem_Receive( &size );
 8000ddc:	463b      	mov	r3, r7
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 faac 	bl	800133c <Ymodem_Receive>
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]
  if (result == COM_OK)
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d119      	bne.n	8000e22 <SerialDownload+0x72>
  {
    Serial_PutString((uint8_t *)"\n\n\r Programming Completed Successfully!\n\r--------------------------------\r\n Name: ");
 8000dee:	481e      	ldr	r0, [pc, #120]	; (8000e68 <SerialDownload+0xb8>)
 8000df0:	f7ff fcf2 	bl	80007d8 <Serial_PutString>
    Serial_PutString(aFileName);
 8000df4:	481d      	ldr	r0, [pc, #116]	; (8000e6c <SerialDownload+0xbc>)
 8000df6:	f7ff fcef 	bl	80007d8 <Serial_PutString>
    Int2Str(number, size);
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fba1 	bl	8000548 <Int2Str>
    Serial_PutString((uint8_t *)"\n\r Size: ");
 8000e06:	481a      	ldr	r0, [pc, #104]	; (8000e70 <SerialDownload+0xc0>)
 8000e08:	f7ff fce6 	bl	80007d8 <Serial_PutString>
    Serial_PutString(number);
 8000e0c:	1d3b      	adds	r3, r7, #4
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff fce2 	bl	80007d8 <Serial_PutString>
    Serial_PutString((uint8_t *)" Bytes\r\n");
 8000e14:	4817      	ldr	r0, [pc, #92]	; (8000e74 <SerialDownload+0xc4>)
 8000e16:	f7ff fcdf 	bl	80007d8 <Serial_PutString>
    Serial_PutString((uint8_t *)"-------------------\n");
 8000e1a:	4817      	ldr	r0, [pc, #92]	; (8000e78 <SerialDownload+0xc8>)
 8000e1c:	f7ff fcdc 	bl	80007d8 <Serial_PutString>
  else
  {
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
    NVIC_SystemReset();
  }
}
 8000e20:	e01c      	b.n	8000e5c <SerialDownload+0xac>
  else if (result == COM_LIMIT)
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	2b05      	cmp	r3, #5
 8000e26:	d104      	bne.n	8000e32 <SerialDownload+0x82>
    Serial_PutString((uint8_t *)"\n\n\rThe image size is higher than the allowed space memory!\n\r");
 8000e28:	4814      	ldr	r0, [pc, #80]	; (8000e7c <SerialDownload+0xcc>)
 8000e2a:	f7ff fcd5 	bl	80007d8 <Serial_PutString>
    NVIC_SystemReset();
 8000e2e:	f7ff ffab 	bl	8000d88 <__NVIC_SystemReset>
  else if (result == COM_DATA)
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d104      	bne.n	8000e42 <SerialDownload+0x92>
    Serial_PutString((uint8_t *)"\n\n\rVerification failed!\n\r");
 8000e38:	4811      	ldr	r0, [pc, #68]	; (8000e80 <SerialDownload+0xd0>)
 8000e3a:	f7ff fccd 	bl	80007d8 <Serial_PutString>
    NVIC_SystemReset();
 8000e3e:	f7ff ffa3 	bl	8000d88 <__NVIC_SystemReset>
  else if (result == COM_ABORT)
 8000e42:	7bfb      	ldrb	r3, [r7, #15]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d104      	bne.n	8000e52 <SerialDownload+0xa2>
    Serial_PutString((uint8_t *)"\r\n\nAborted by user.\n\r");
 8000e48:	480e      	ldr	r0, [pc, #56]	; (8000e84 <SerialDownload+0xd4>)
 8000e4a:	f7ff fcc5 	bl	80007d8 <Serial_PutString>
    NVIC_SystemReset();
 8000e4e:	f7ff ff9b 	bl	8000d88 <__NVIC_SystemReset>
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
 8000e52:	480d      	ldr	r0, [pc, #52]	; (8000e88 <SerialDownload+0xd8>)
 8000e54:	f7ff fcc0 	bl	80007d8 <Serial_PutString>
    NVIC_SystemReset();
 8000e58:	f7ff ff96 	bl	8000d88 <__NVIC_SystemReset>
}
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	08005d38 	.word	0x08005d38
 8000e68:	08005d4c 	.word	0x08005d4c
 8000e6c:	2000029c 	.word	0x2000029c
 8000e70:	08005da0 	.word	0x08005da0
 8000e74:	08005dac 	.word	0x08005dac
 8000e78:	08005db8 	.word	0x08005db8
 8000e7c:	08005dd0 	.word	0x08005dd0
 8000e80:	08005e10 	.word	0x08005e10
 8000e84:	08005e2c 	.word	0x08005e2c
 8000e88:	08005e44 	.word	0x08005e44

08000e8c <Main_Menu>:
  * @brief  Display the Main Menu on HyperTerminal
  * @param  None
  * @retval None
  */
void Main_Menu(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0

  uint8_t key = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	71fb      	strb	r3, [r7, #7]
  HAL_Delay(500);
 8000e96:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e9a:	f000 fbfd 	bl	8001698 <HAL_Delay>
  Serial_PutString((uint8_t *)"\r\n=                                                                    =");
  Serial_PutString((uint8_t *)"\r\n=                       By MCD Application Team                      =");
  Serial_PutString((uint8_t *)"\r\n======================================================================");
  Serial_PutString((uint8_t *)"\r\n\r\n");
  */
  Serial_PutString((uint8_t *)"\r\nUpload image from the internal Flash \r\n");
 8000e9e:	4813      	ldr	r0, [pc, #76]	; (8000eec <Main_Menu+0x60>)
 8000ea0:	f7ff fc9a 	bl	80007d8 <Serial_PutString>
  SerialDownload();
 8000ea4:	f7ff ff84 	bl	8000db0 <SerialDownload>
  HAL_Delay(500);
 8000ea8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eac:	f000 fbf4 	bl	8001698 <HAL_Delay>
  Serial_PutString((uint8_t *)"\r\nStart program execution\r\n");
 8000eb0:	480f      	ldr	r0, [pc, #60]	; (8000ef0 <Main_Menu+0x64>)
 8000eb2:	f7ff fc91 	bl	80007d8 <Serial_PutString>
  /* execute the new program */
  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <Main_Menu+0x68>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a0f      	ldr	r2, [pc, #60]	; (8000ef8 <Main_Menu+0x6c>)
 8000ebc:	6013      	str	r3, [r2, #0]
  /* Jump to user application */
  JumpToApplication = (pFunction) JumpAddress;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <Main_Menu+0x6c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <Main_Menu+0x70>)
 8000ec6:	601a      	str	r2, [r3, #0]
  /* Initialize user application's Stack Pointer */
  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <Main_Menu+0x74>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	f383 8808 	msr	MSP, r3
  //__disable_irq();
  HAL_Delay(500);
 8000ed4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ed8:	f000 fbde 	bl	8001698 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8000edc:	b672      	cpsid	i
  __disable_irq();
  JumpToApplication();
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <Main_Menu+0x70>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4798      	blx	r3

}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	08005ee4 	.word	0x08005ee4
 8000ef0:	08005f10 	.word	0x08005f10
 8000ef4:	08008004 	.word	0x08008004
 8000ef8:	20000294 	.word	0x20000294
 8000efc:	20000298 	.word	0x20000298
 8000f00:	08008000 	.word	0x08008000

08000f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	; (8000f48 <HAL_MspInit+0x44>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	4a0e      	ldr	r2, [pc, #56]	; (8000f48 <HAL_MspInit+0x44>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	6413      	str	r3, [r2, #64]	; 0x40
 8000f16:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <HAL_MspInit+0x44>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <HAL_MspInit+0x44>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f26:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <HAL_MspInit+0x44>)
 8000f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f2e:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <HAL_MspInit+0x44>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	; 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1b      	ldr	r2, [pc, #108]	; (8000fd8 <HAL_UART_MspInit+0x8c>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d12f      	bne.n	8000fce <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f72:	4a1a      	ldr	r2, [pc, #104]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	6453      	str	r3, [r2, #68]	; 0x44
 8000f7a:	4b18      	ldr	r3, [pc, #96]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7e:	f003 0320 	and.w	r3, r3, #32
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	4a14      	ldr	r2, [pc, #80]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f8c:	f043 0304 	orr.w	r3, r3, #4
 8000f90:	6313      	str	r3, [r2, #48]	; 0x30
 8000f92:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_UART_MspInit+0x90>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f003 0304 	and.w	r3, r3, #4
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f9e:	23c0      	movs	r3, #192	; 0xc0
 8000fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000fae:	2308      	movs	r3, #8
 8000fb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4809      	ldr	r0, [pc, #36]	; (8000fe0 <HAL_UART_MspInit+0x94>)
 8000fba:	f000 ff63 	bl	8001e84 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	2047      	movs	r0, #71	; 0x47
 8000fc4:	f000 fc65 	bl	8001892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000fc8:	2047      	movs	r0, #71	; 0x47
 8000fca:	f000 fc7e 	bl	80018ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000fce:	bf00      	nop
 8000fd0:	3728      	adds	r7, #40	; 0x28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40011400 	.word	0x40011400
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020800 	.word	0x40020800

08000fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff6:	e7fe      	b.n	8000ff6 <HardFault_Handler+0x4>

08000ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ffc:	e7fe      	b.n	8000ffc <MemManage_Handler+0x4>

08000ffe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001002:	e7fe      	b.n	8001002 <BusFault_Handler+0x4>

08001004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001008:	e7fe      	b.n	8001008 <UsageFault_Handler+0x4>

0800100a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001038:	f000 fb0e 	bl	8001658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}

08001040 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001044:	4802      	ldr	r0, [pc, #8]	; (8001050 <USART6_IRQHandler+0x10>)
 8001046:	f002 fbaf 	bl	80037a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	2000020c 	.word	0x2000020c

08001054 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <_sbrk+0x50>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d102      	bne.n	800106a <_sbrk+0x16>
		heap_end = &end;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <_sbrk+0x50>)
 8001066:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <_sbrk+0x54>)
 8001068:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <_sbrk+0x50>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <_sbrk+0x50>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	466a      	mov	r2, sp
 800107a:	4293      	cmp	r3, r2
 800107c:	d907      	bls.n	800108e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800107e:	f003 f975 	bl	800436c <__errno>
 8001082:	4602      	mov	r2, r0
 8001084:	230c      	movs	r3, #12
 8001086:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	e006      	b.n	800109c <_sbrk+0x48>
	}

	heap_end += incr;
 800108e:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <_sbrk+0x50>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	4a03      	ldr	r2, [pc, #12]	; (80010a4 <_sbrk+0x50>)
 8001098:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800109a:	68fb      	ldr	r3, [r7, #12]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200001fc 	.word	0x200001fc
 80010a8:	20000710 	.word	0x20000710

080010ac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010b0:	4b15      	ldr	r3, [pc, #84]	; (8001108 <SystemInit+0x5c>)
 80010b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <SystemInit+0x5c>)
 80010b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80010c0:	4b12      	ldr	r3, [pc, #72]	; (800110c <SystemInit+0x60>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a11      	ldr	r2, [pc, #68]	; (800110c <SystemInit+0x60>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <SystemInit+0x60>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <SystemInit+0x60>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	490d      	ldr	r1, [pc, #52]	; (800110c <SystemInit+0x60>)
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <SystemInit+0x64>)
 80010da:	4013      	ands	r3, r2
 80010dc:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <SystemInit+0x60>)
 80010e0:	4a0c      	ldr	r2, [pc, #48]	; (8001114 <SystemInit+0x68>)
 80010e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <SystemInit+0x60>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a08      	ldr	r2, [pc, #32]	; (800110c <SystemInit+0x60>)
 80010ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <SystemInit+0x60>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80010f6:	4b04      	ldr	r3, [pc, #16]	; (8001108 <SystemInit+0x5c>)
 80010f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010fc:	609a      	str	r2, [r3, #8]
#endif
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	e000ed00 	.word	0xe000ed00
 800110c:	40023800 	.word	0x40023800
 8001110:	fef6ffff 	.word	0xfef6ffff
 8001114:	24003010 	.word	0x24003010

08001118 <__NVIC_SystemReset>:
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800111c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <__NVIC_SystemReset+0x20>)
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001128:	4903      	ldr	r1, [pc, #12]	; (8001138 <__NVIC_SystemReset+0x20>)
 800112a:	4b04      	ldr	r3, [pc, #16]	; (800113c <__NVIC_SystemReset+0x24>)
 800112c:	4313      	orrs	r3, r2
 800112e:	60cb      	str	r3, [r1, #12]
 8001130:	f3bf 8f4f 	dsb	sy
    __NOP();
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <__NVIC_SystemReset+0x1c>
 8001138:	e000ed00 	.word	0xe000ed00
 800113c:	05fa0004 	.word	0x05fa0004

08001140 <ReceivePacket>:
  * @param  timeout
  * @retval HAL_OK: normally return
  *         HAL_BUSY: abort by user
  */
static HAL_StatusTypeDef ReceivePacket(uint8_t *p_data, uint32_t *p_length, uint32_t timeout)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  uint32_t crc;
  uint32_t packet_size = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef status;
  uint8_t char1;

  *p_length = 0;
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
  status = HAL_UART_Receive(&UartHandle, &char1, 1, timeout);
 8001156:	f107 0113 	add.w	r1, r7, #19
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2201      	movs	r2, #1
 800115e:	4844      	ldr	r0, [pc, #272]	; (8001270 <ReceivePacket+0x130>)
 8001160:	f002 f9b3 	bl	80034ca <HAL_UART_Receive>
 8001164:	4603      	mov	r3, r0
 8001166:	76fb      	strb	r3, [r7, #27]

  if (status == HAL_OK)
 8001168:	7efb      	ldrb	r3, [r7, #27]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d177      	bne.n	800125e <ReceivePacket+0x11e>
  {
    switch (char1)
 800116e:	7cfb      	ldrb	r3, [r7, #19]
 8001170:	2b04      	cmp	r3, #4
 8001172:	d02d      	beq.n	80011d0 <ReceivePacket+0x90>
 8001174:	2b04      	cmp	r3, #4
 8001176:	dc04      	bgt.n	8001182 <ReceivePacket+0x42>
 8001178:	2b01      	cmp	r3, #1
 800117a:	d009      	beq.n	8001190 <ReceivePacket+0x50>
 800117c:	2b02      	cmp	r3, #2
 800117e:	d00a      	beq.n	8001196 <ReceivePacket+0x56>
 8001180:	e023      	b.n	80011ca <ReceivePacket+0x8a>
 8001182:	2b41      	cmp	r3, #65	; 0x41
 8001184:	d01e      	beq.n	80011c4 <ReceivePacket+0x84>
 8001186:	2b61      	cmp	r3, #97	; 0x61
 8001188:	d01c      	beq.n	80011c4 <ReceivePacket+0x84>
 800118a:	2b18      	cmp	r3, #24
 800118c:	d007      	beq.n	800119e <ReceivePacket+0x5e>
 800118e:	e01c      	b.n	80011ca <ReceivePacket+0x8a>
    {
      case SOH:
        packet_size = PACKET_SIZE;
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	61fb      	str	r3, [r7, #28]
        break;
 8001194:	e01d      	b.n	80011d2 <ReceivePacket+0x92>
      case STX:
        packet_size = PACKET_1K_SIZE;
 8001196:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800119a:	61fb      	str	r3, [r7, #28]
        break;
 800119c:	e019      	b.n	80011d2 <ReceivePacket+0x92>
      case EOT:
        break;
      case CA:
        if ((HAL_UART_Receive(&UartHandle, &char1, 1, timeout) == HAL_OK) && (char1 == CA))
 800119e:	f107 0113 	add.w	r1, r7, #19
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2201      	movs	r2, #1
 80011a6:	4832      	ldr	r0, [pc, #200]	; (8001270 <ReceivePacket+0x130>)
 80011a8:	f002 f98f 	bl	80034ca <HAL_UART_Receive>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d105      	bne.n	80011be <ReceivePacket+0x7e>
 80011b2:	7cfb      	ldrb	r3, [r7, #19]
 80011b4:	2b18      	cmp	r3, #24
 80011b6:	d102      	bne.n	80011be <ReceivePacket+0x7e>
        {
          packet_size = 2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          status = HAL_ERROR;
        }
        break;
 80011bc:	e009      	b.n	80011d2 <ReceivePacket+0x92>
          status = HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	76fb      	strb	r3, [r7, #27]
        break;
 80011c2:	e006      	b.n	80011d2 <ReceivePacket+0x92>
      case ABORT1:
      case ABORT2:
        status = HAL_BUSY;
 80011c4:	2302      	movs	r3, #2
 80011c6:	76fb      	strb	r3, [r7, #27]
        break;
 80011c8:	e003      	b.n	80011d2 <ReceivePacket+0x92>
      default:
        status = HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	76fb      	strb	r3, [r7, #27]
        break;
 80011ce:	e000      	b.n	80011d2 <ReceivePacket+0x92>
        break;
 80011d0:	bf00      	nop
    }
    *p_data = char1;
 80011d2:	7cfa      	ldrb	r2, [r7, #19]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	701a      	strb	r2, [r3, #0]

    if (packet_size >= PACKET_SIZE )
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b7f      	cmp	r3, #127	; 0x7f
 80011dc:	d93f      	bls.n	800125e <ReceivePacket+0x11e>
    {
      status = HAL_UART_Receive(&UartHandle, &p_data[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, timeout);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	1c99      	adds	r1, r3, #2
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	3304      	adds	r3, #4
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4820      	ldr	r0, [pc, #128]	; (8001270 <ReceivePacket+0x130>)
 80011ee:	f002 f96c 	bl	80034ca <HAL_UART_Receive>
 80011f2:	4603      	mov	r3, r0
 80011f4:	76fb      	strb	r3, [r7, #27]

      /* Simple packet sanity check */
      if (status == HAL_OK )
 80011f6:	7efb      	ldrb	r3, [r7, #27]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d12e      	bne.n	800125a <ReceivePacket+0x11a>
      {
        if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	3302      	adds	r3, #2
 8001200:	781a      	ldrb	r2, [r3, #0]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	3303      	adds	r3, #3
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	43db      	mvns	r3, r3
 800120a:	b2db      	uxtb	r3, r3
 800120c:	429a      	cmp	r2, r3
 800120e:	d004      	beq.n	800121a <ReceivePacket+0xda>
        {
          packet_size = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	61fb      	str	r3, [r7, #28]
          status = HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	76fb      	strb	r3, [r7, #27]
 8001218:	e021      	b.n	800125e <ReceivePacket+0x11e>
        }
        else
        {
          /* Check packet CRC */
          crc = p_data[ packet_size + PACKET_DATA_INDEX ] << 8;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3304      	adds	r3, #4
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	4413      	add	r3, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	617b      	str	r3, [r7, #20]
          crc += p_data[ packet_size + PACKET_DATA_INDEX + 1 ];
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	3305      	adds	r3, #5
 800122c:	68fa      	ldr	r2, [r7, #12]
 800122e:	4413      	add	r3, r2
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	4413      	add	r3, r2
 8001238:	617b      	str	r3, [r7, #20]
          if (Cal_CRC16(&p_data[PACKET_DATA_INDEX], packet_size) != crc )
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	3304      	adds	r3, #4
 800123e:	69f9      	ldr	r1, [r7, #28]
 8001240:	4618      	mov	r0, r3
 8001242:	f000 f84a 	bl	80012da <Cal_CRC16>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	4293      	cmp	r3, r2
 800124e:	d006      	beq.n	800125e <ReceivePacket+0x11e>
          {
            packet_size = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
            status = HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	76fb      	strb	r3, [r7, #27]
 8001258:	e001      	b.n	800125e <ReceivePacket+0x11e>
          }
        }
      }
      else
      {
        packet_size = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  *p_length = packet_size;
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	601a      	str	r2, [r3, #0]
  return status;
 8001264:	7efb      	ldrb	r3, [r7, #27]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3720      	adds	r7, #32
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	2000020c 	.word	0x2000020c

08001274 <UpdateCRC16>:
  * @param  crc_in input value 
  * @param  input byte
  * @retval None
  */
uint16_t UpdateCRC16(uint16_t crc_in, uint8_t byte)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	80fb      	strh	r3, [r7, #6]
 8001280:	4613      	mov	r3, r2
 8001282:	717b      	strb	r3, [r7, #5]
  uint32_t crc = crc_in;
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	60fb      	str	r3, [r7, #12]
  uint32_t in = byte | 0x100;
 8001288:	797b      	ldrb	r3, [r7, #5]
 800128a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800128e:	60bb      	str	r3, [r7, #8]

  do
  {
    crc <<= 1;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	60fb      	str	r3, [r7, #12]
    in <<= 1;
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
    if(in & 0x100)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <UpdateCRC16+0x38>
      ++crc;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3301      	adds	r3, #1
 80012aa:	60fb      	str	r3, [r7, #12]
    if(crc & 0x10000)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d004      	beq.n	80012c0 <UpdateCRC16+0x4c>
      crc ^= 0x1021;
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	f241 0321 	movw	r3, #4129	; 0x1021
 80012bc:	4053      	eors	r3, r2
 80012be:	60fb      	str	r3, [r7, #12]
  }
  
  while(!(in & 0x10000));
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0e2      	beq.n	8001290 <UpdateCRC16+0x1c>

  return crc & 0xffffu;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	b29b      	uxth	r3, r3
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3714      	adds	r7, #20
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <Cal_CRC16>:
  * @param  data
  * @param  length
  * @retval None
  */
uint16_t Cal_CRC16(const uint8_t* p_data, uint32_t size)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b084      	sub	sp, #16
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
  const uint8_t* dataEnd = p_data+size;
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	4413      	add	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]

  while(p_data < dataEnd)
 80012f0:	e00a      	b.n	8001308 <Cal_CRC16+0x2e>
    crc = UpdateCRC16(crc, *p_data++);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	b298      	uxth	r0, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff ffb8 	bl	8001274 <UpdateCRC16>
 8001304:	4603      	mov	r3, r0
 8001306:	60fb      	str	r3, [r7, #12]
  while(p_data < dataEnd)
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	429a      	cmp	r2, r3
 800130e:	d3f0      	bcc.n	80012f2 <Cal_CRC16+0x18>
 
  crc = UpdateCRC16(crc, 0);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	b29b      	uxth	r3, r3
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ffac 	bl	8001274 <UpdateCRC16>
 800131c:	4603      	mov	r3, r0
 800131e:	60fb      	str	r3, [r7, #12]
  crc = UpdateCRC16(crc, 0);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	b29b      	uxth	r3, r3
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffa4 	bl	8001274 <UpdateCRC16>
 800132c:	4603      	mov	r3, r0
 800132e:	60fb      	str	r3, [r7, #12]

  return crc&0xffffu;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	b29b      	uxth	r3, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <Ymodem_Receive>:
  * @brief  Receive a file using the ymodem protocol with CRC16.
  * @param  p_size The size of the file.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive ( uint32_t *p_size )
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b092      	sub	sp, #72	; 0x48
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t i, packet_length, session_done = 0, file_done, errors = 0, session_begin = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	643b      	str	r3, [r7, #64]	; 0x40
 8001348:	2300      	movs	r3, #0
 800134a:	63bb      	str	r3, [r7, #56]	; 0x38
 800134c:	2300      	movs	r3, #0
 800134e:	637b      	str	r3, [r7, #52]	; 0x34
 // uint32_t flashdestination;
  uint32_t ramsource, filesize, packets_received;
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH], tmp;
  COM_StatusTypeDef result = COM_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Initialize flashdestination variable */
  flashdestination = APPLICATION_ADDRESS;
 8001356:	4b86      	ldr	r3, [pc, #536]	; (8001570 <Ymodem_Receive+0x234>)
 8001358:	4a86      	ldr	r2, [pc, #536]	; (8001574 <Ymodem_Receive+0x238>)
 800135a:	601a      	str	r2, [r3, #0]

  while ((session_done == 0) && (result == COM_OK))
 800135c:	e0fa      	b.n	8001554 <Ymodem_Receive+0x218>
  {
    packets_received = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	633b      	str	r3, [r7, #48]	; 0x30
    file_done = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	63fb      	str	r3, [r7, #60]	; 0x3c
    while ((file_done == 0) && (result == COM_OK))
 8001366:	e0ed      	b.n	8001544 <Ymodem_Receive+0x208>
    {
      switch (ReceivePacket(aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8001368:	f107 0320 	add.w	r3, r7, #32
 800136c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001370:	4619      	mov	r1, r3
 8001372:	4881      	ldr	r0, [pc, #516]	; (8001578 <Ymodem_Receive+0x23c>)
 8001374:	f7ff fee4 	bl	8001140 <ReceivePacket>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <Ymodem_Receive+0x4a>
 800137e:	2b02      	cmp	r3, #2
 8001380:	f000 80c1 	beq.w	8001506 <Ymodem_Receive+0x1ca>
 8001384:	e0c9      	b.n	800151a <Ymodem_Receive+0x1de>
      {
        case HAL_OK:
          errors = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	63bb      	str	r3, [r7, #56]	; 0x38
          switch (packet_length)
 800138a:	6a3b      	ldr	r3, [r7, #32]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d008      	beq.n	80013a2 <Ymodem_Receive+0x66>
 8001390:	2b02      	cmp	r3, #2
 8001392:	d10c      	bne.n	80013ae <Ymodem_Receive+0x72>
          {
            case 2:
              /* Abort by sender */
              Serial_PutByte(ACK);
 8001394:	2006      	movs	r0, #6
 8001396:	f7ff fa3f 	bl	8000818 <Serial_PutByte>
              result = COM_ABORT;
 800139a:	2302      	movs	r3, #2
 800139c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
              break;
 80013a0:	e0b0      	b.n	8001504 <Ymodem_Receive+0x1c8>
            case 0:
              /* End of transmission */
              Serial_PutByte(ACK);
 80013a2:	2006      	movs	r0, #6
 80013a4:	f7ff fa38 	bl	8000818 <Serial_PutByte>
              file_done = 1;
 80013a8:	2301      	movs	r3, #1
 80013aa:	63fb      	str	r3, [r7, #60]	; 0x3c
              break;
 80013ac:	e0aa      	b.n	8001504 <Ymodem_Receive+0x1c8>
            default:
              /* Normal packet */
              if (aPacketData[PACKET_NUMBER_INDEX] != (uint8_t)packets_received)
 80013ae:	4b72      	ldr	r3, [pc, #456]	; (8001578 <Ymodem_Receive+0x23c>)
 80013b0:	789a      	ldrb	r2, [r3, #2]
 80013b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d003      	beq.n	80013c2 <Ymodem_Receive+0x86>
              {
                Serial_PutByte(NAK);
 80013ba:	2015      	movs	r0, #21
 80013bc:	f7ff fa2c 	bl	8000818 <Serial_PutByte>
                  }
                }
                packets_received ++;
                session_begin = 1;
              }
              break;
 80013c0:	e09f      	b.n	8001502 <Ymodem_Receive+0x1c6>
                if (packets_received == 0)
 80013c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d177      	bne.n	80014b8 <Ymodem_Receive+0x17c>
                  if (aPacketData[PACKET_DATA_INDEX] != 0)
 80013c8:	4b6b      	ldr	r3, [pc, #428]	; (8001578 <Ymodem_Receive+0x23c>)
 80013ca:	791b      	ldrb	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d06b      	beq.n	80014a8 <Ymodem_Receive+0x16c>
                    i = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr = aPacketData + PACKET_DATA_INDEX;
 80013d4:	4b69      	ldr	r3, [pc, #420]	; (800157c <Ymodem_Receive+0x240>)
 80013d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 80013d8:	e008      	b.n	80013ec <Ymodem_Receive+0xb0>
                      aFileName[i++] = *file_ptr++;
 80013da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013dc:	1c53      	adds	r3, r2, #1
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013e2:	1c59      	adds	r1, r3, #1
 80013e4:	6479      	str	r1, [r7, #68]	; 0x44
 80013e6:	7811      	ldrb	r1, [r2, #0]
 80013e8:	4a65      	ldr	r2, [pc, #404]	; (8001580 <Ymodem_Receive+0x244>)
 80013ea:	54d1      	strb	r1, [r2, r3]
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 80013ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d002      	beq.n	80013fa <Ymodem_Receive+0xbe>
 80013f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013f6:	2b3f      	cmp	r3, #63	; 0x3f
 80013f8:	d9ef      	bls.n	80013da <Ymodem_Receive+0x9e>
                    aFileName[i++] = '\0';
 80013fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	647a      	str	r2, [r7, #68]	; 0x44
 8001400:	4a5f      	ldr	r2, [pc, #380]	; (8001580 <Ymodem_Receive+0x244>)
 8001402:	2100      	movs	r1, #0
 8001404:	54d1      	strb	r1, [r2, r3]
                    i = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr ++;
 800140a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140c:	3301      	adds	r3, #1
 800140e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8001410:	e00b      	b.n	800142a <Ymodem_Receive+0xee>
                      file_size[i++] = *file_ptr++;
 8001412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001414:	1c53      	adds	r3, r2, #1
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001418:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800141a:	1c59      	adds	r1, r3, #1
 800141c:	6479      	str	r1, [r7, #68]	; 0x44
 800141e:	7812      	ldrb	r2, [r2, #0]
 8001420:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001424:	440b      	add	r3, r1
 8001426:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 800142a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b20      	cmp	r3, #32
 8001430:	d002      	beq.n	8001438 <Ymodem_Receive+0xfc>
 8001432:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001434:	2b0f      	cmp	r3, #15
 8001436:	d9ec      	bls.n	8001412 <Ymodem_Receive+0xd6>
                    file_size[i++] = '\0';
 8001438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	647a      	str	r2, [r7, #68]	; 0x44
 800143e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001442:	4413      	add	r3, r2
 8001444:	2200      	movs	r2, #0
 8001446:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    Str2Int(file_size, &filesize);
 800144a:	f107 021c 	add.w	r2, r7, #28
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f8cb 	bl	80005f0 <Str2Int>
                    if (*p_size > (USER_FLASH_SIZE + 1))
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a49      	ldr	r2, [pc, #292]	; (8001584 <Ymodem_Receive+0x248>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d914      	bls.n	800148e <Ymodem_Receive+0x152>
                      tmp = CA;
 8001464:	2318      	movs	r3, #24
 8001466:	72fb      	strb	r3, [r7, #11]
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001468:	f107 010b 	add.w	r1, r7, #11
 800146c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001470:	2201      	movs	r2, #1
 8001472:	4845      	ldr	r0, [pc, #276]	; (8001588 <Ymodem_Receive+0x24c>)
 8001474:	f001 ff98 	bl	80033a8 <HAL_UART_Transmit>
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001478:	f107 010b 	add.w	r1, r7, #11
 800147c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001480:	2201      	movs	r2, #1
 8001482:	4841      	ldr	r0, [pc, #260]	; (8001588 <Ymodem_Receive+0x24c>)
 8001484:	f001 ff90 	bl	80033a8 <HAL_UART_Transmit>
                      result = COM_LIMIT;
 8001488:	2305      	movs	r3, #5
 800148a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                    FLASH_If_Erase(APPLICATION_ADDRESS);
 800148e:	4839      	ldr	r0, [pc, #228]	; (8001574 <Ymodem_Receive+0x238>)
 8001490:	f7ff f9e8 	bl	8000864 <FLASH_If_Erase>
                    *p_size = filesize;
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	601a      	str	r2, [r3, #0]
                    Serial_PutByte(ACK);
 800149a:	2006      	movs	r0, #6
 800149c:	f7ff f9bc 	bl	8000818 <Serial_PutByte>
                    Serial_PutByte(CRC16);
 80014a0:	2043      	movs	r0, #67	; 0x43
 80014a2:	f7ff f9b9 	bl	8000818 <Serial_PutByte>
 80014a6:	e027      	b.n	80014f8 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(ACK);
 80014a8:	2006      	movs	r0, #6
 80014aa:	f7ff f9b5 	bl	8000818 <Serial_PutByte>
                    file_done = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	63fb      	str	r3, [r7, #60]	; 0x3c
                    session_done = 1;
 80014b2:	2301      	movs	r3, #1
 80014b4:	643b      	str	r3, [r7, #64]	; 0x40
                    break;
 80014b6:	e025      	b.n	8001504 <Ymodem_Receive+0x1c8>
                  ramsource = (uint32_t) & aPacketData[PACKET_DATA_INDEX];
 80014b8:	4b30      	ldr	r3, [pc, #192]	; (800157c <Ymodem_Receive+0x240>)
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
                  if (FLASH_If_Write(flashdestination, (uint32_t*) ramsource, packet_length/4) == FLASHIF_OK)
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <Ymodem_Receive+0x234>)
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	089b      	lsrs	r3, r3, #2
 80014c6:	461a      	mov	r2, r3
 80014c8:	f7ff f9f2 	bl	80008b0 <FLASH_If_Write>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d109      	bne.n	80014e6 <Ymodem_Receive+0x1aa>
                    flashdestination += packet_length;
 80014d2:	4b27      	ldr	r3, [pc, #156]	; (8001570 <Ymodem_Receive+0x234>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	4413      	add	r3, r2
 80014da:	4a25      	ldr	r2, [pc, #148]	; (8001570 <Ymodem_Receive+0x234>)
 80014dc:	6013      	str	r3, [r2, #0]
                    Serial_PutByte(ACK);
 80014de:	2006      	movs	r0, #6
 80014e0:	f7ff f99a 	bl	8000818 <Serial_PutByte>
 80014e4:	e008      	b.n	80014f8 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(CA);
 80014e6:	2018      	movs	r0, #24
 80014e8:	f7ff f996 	bl	8000818 <Serial_PutByte>
                    Serial_PutByte(CA);
 80014ec:	2018      	movs	r0, #24
 80014ee:	f7ff f993 	bl	8000818 <Serial_PutByte>
                    result = COM_DATA;
 80014f2:	2304      	movs	r3, #4
 80014f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                packets_received ++;
 80014f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014fa:	3301      	adds	r3, #1
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
                session_begin = 1;
 80014fe:	2301      	movs	r3, #1
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 8001502:	bf00      	nop
          }
          break;
 8001504:	e01e      	b.n	8001544 <Ymodem_Receive+0x208>
        case HAL_BUSY: /* Abort actually */
          Serial_PutByte(CA);
 8001506:	2018      	movs	r0, #24
 8001508:	f7ff f986 	bl	8000818 <Serial_PutByte>
          Serial_PutByte(CA);
 800150c:	2018      	movs	r0, #24
 800150e:	f7ff f983 	bl	8000818 <Serial_PutByte>
          result = COM_ABORT;
 8001512:	2302      	movs	r3, #2
 8001514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          break;
 8001518:	e014      	b.n	8001544 <Ymodem_Receive+0x208>
        default:
          if (session_begin > 0)
 800151a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800151c:	2b00      	cmp	r3, #0
 800151e:	d002      	beq.n	8001526 <Ymodem_Receive+0x1ea>
          {
            errors ++;
 8001520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001522:	3301      	adds	r3, #1
 8001524:	63bb      	str	r3, [r7, #56]	; 0x38
          }
          if (errors > MAX_ERRORS)
 8001526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001528:	2b05      	cmp	r3, #5
 800152a:	d907      	bls.n	800153c <Ymodem_Receive+0x200>
          {
            /* Abort communication */
            Serial_PutByte(CA);
 800152c:	2018      	movs	r0, #24
 800152e:	f7ff f973 	bl	8000818 <Serial_PutByte>
            Serial_PutByte(CA);
 8001532:	2018      	movs	r0, #24
 8001534:	f7ff f970 	bl	8000818 <Serial_PutByte>
            NVIC_SystemReset();
 8001538:	f7ff fdee 	bl	8001118 <__NVIC_SystemReset>
          }
          else
          {
            Serial_PutByte(CRC16); /* Ask for a packet */
 800153c:	2043      	movs	r0, #67	; 0x43
 800153e:	f7ff f96b 	bl	8000818 <Serial_PutByte>
          }
          break;
 8001542:	bf00      	nop
    while ((file_done == 0) && (result == COM_OK))
 8001544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001546:	2b00      	cmp	r3, #0
 8001548:	d104      	bne.n	8001554 <Ymodem_Receive+0x218>
 800154a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800154e:	2b00      	cmp	r3, #0
 8001550:	f43f af0a 	beq.w	8001368 <Ymodem_Receive+0x2c>
  while ((session_done == 0) && (result == COM_OK))
 8001554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001556:	2b00      	cmp	r3, #0
 8001558:	d104      	bne.n	8001564 <Ymodem_Receive+0x228>
 800155a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800155e:	2b00      	cmp	r3, #0
 8001560:	f43f aefd 	beq.w	800135e <Ymodem_Receive+0x22>
      }
    }
  }
  return result;
 8001564:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001568:	4618      	mov	r0, r3
 800156a:	3748      	adds	r7, #72	; 0x48
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200006e4 	.word	0x200006e4
 8001574:	08008000 	.word	0x08008000
 8001578:	200002dc 	.word	0x200002dc
 800157c:	200002e0 	.word	0x200002e0
 8001580:	2000029c 	.word	0x2000029c
 8001584:	000f8001 	.word	0x000f8001
 8001588:	2000020c 	.word	0x2000020c

0800158c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800158c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001590:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001592:	e003      	b.n	800159c <LoopCopyDataInit>

08001594 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001596:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001598:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800159a:	3104      	adds	r1, #4

0800159c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800159c:	480b      	ldr	r0, [pc, #44]	; (80015cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015a4:	d3f6      	bcc.n	8001594 <CopyDataInit>
  ldr  r2, =_sbss
 80015a6:	4a0b      	ldr	r2, [pc, #44]	; (80015d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015a8:	e002      	b.n	80015b0 <LoopFillZerobss>

080015aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015ac:	f842 3b04 	str.w	r3, [r2], #4

080015b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015b4:	d3f9      	bcc.n	80015aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015b6:	f7ff fd79 	bl	80010ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ba:	f002 fedd 	bl	8004378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015be:	f7ff fa53 	bl	8000a68 <main>
  bx  lr    
 80015c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015c4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80015c8:	08006180 	.word	0x08006180
  ldr  r0, =_sdata
 80015cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015d0:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 80015d4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80015d8:	2000070c 	.word	0x2000070c

080015dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015dc:	e7fe      	b.n	80015dc <ADC_IRQHandler>

080015de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e2:	2003      	movs	r0, #3
 80015e4:	f000 f94a 	bl	800187c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f000 f805 	bl	80015f8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80015ee:	f7ff fc89 	bl	8000f04 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <HAL_InitTick+0x54>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <HAL_InitTick+0x58>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800160e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001612:	fbb2 f3f3 	udiv	r3, r2, r3
 8001616:	4618      	mov	r0, r3
 8001618:	f000 f965 	bl	80018e6 <HAL_SYSTICK_Config>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e00e      	b.n	8001644 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b0f      	cmp	r3, #15
 800162a:	d80a      	bhi.n	8001642 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800162c:	2200      	movs	r2, #0
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	f04f 30ff 	mov.w	r0, #4294967295
 8001634:	f000 f92d 	bl	8001892 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001638:	4a06      	ldr	r2, [pc, #24]	; (8001654 <HAL_InitTick+0x5c>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800163e:	2300      	movs	r3, #0
 8001640:	e000      	b.n	8001644 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
}
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000004 	.word	0x20000004
 8001650:	2000000c 	.word	0x2000000c
 8001654:	20000008 	.word	0x20000008

08001658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800165c:	4b06      	ldr	r3, [pc, #24]	; (8001678 <HAL_IncTick+0x20>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_IncTick+0x24>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4413      	add	r3, r2
 8001668:	4a04      	ldr	r2, [pc, #16]	; (800167c <HAL_IncTick+0x24>)
 800166a:	6013      	str	r3, [r2, #0]
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	2000000c 	.word	0x2000000c
 800167c:	200006e8 	.word	0x200006e8

08001680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return uwTick;
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <HAL_GetTick+0x14>)
 8001686:	681b      	ldr	r3, [r3, #0]
}
 8001688:	4618      	mov	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	200006e8 	.word	0x200006e8

08001698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a0:	f7ff ffee 	bl	8001680 <HAL_GetTick>
 80016a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b0:	d005      	beq.n	80016be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_Delay+0x40>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	461a      	mov	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4413      	add	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016be:	bf00      	nop
 80016c0:	f7ff ffde 	bl	8001680 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d8f7      	bhi.n	80016c0 <HAL_Delay+0x28>
  {
  }
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	2000000c 	.word	0x2000000c

080016dc <__NVIC_SetPriorityGrouping>:
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4b0b      	ldr	r3, [pc, #44]	; (800171c <__NVIC_SetPriorityGrouping+0x40>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f8:	4013      	ands	r3, r2
 80016fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <__NVIC_SetPriorityGrouping+0x44>)
 8001706:	4313      	orrs	r3, r2
 8001708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800170a:	4a04      	ldr	r2, [pc, #16]	; (800171c <__NVIC_SetPriorityGrouping+0x40>)
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	60d3      	str	r3, [r2, #12]
}
 8001710:	bf00      	nop
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	e000ed00 	.word	0xe000ed00
 8001720:	05fa0000 	.word	0x05fa0000

08001724 <__NVIC_GetPriorityGrouping>:
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001728:	4b04      	ldr	r3, [pc, #16]	; (800173c <__NVIC_GetPriorityGrouping+0x18>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	f003 0307 	and.w	r3, r3, #7
}
 8001732:	4618      	mov	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_EnableIRQ>:
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	2b00      	cmp	r3, #0
 8001750:	db0b      	blt.n	800176a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 021f 	and.w	r2, r3, #31
 8001758:	4907      	ldr	r1, [pc, #28]	; (8001778 <__NVIC_EnableIRQ+0x38>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	095b      	lsrs	r3, r3, #5
 8001760:	2001      	movs	r0, #1
 8001762:	fa00 f202 	lsl.w	r2, r0, r2
 8001766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000e100 	.word	0xe000e100

0800177c <__NVIC_SetPriority>:
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	6039      	str	r1, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178c:	2b00      	cmp	r3, #0
 800178e:	db0a      	blt.n	80017a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	b2da      	uxtb	r2, r3
 8001794:	490c      	ldr	r1, [pc, #48]	; (80017c8 <__NVIC_SetPriority+0x4c>)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	0112      	lsls	r2, r2, #4
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	440b      	add	r3, r1
 80017a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017a4:	e00a      	b.n	80017bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	4908      	ldr	r1, [pc, #32]	; (80017cc <__NVIC_SetPriority+0x50>)
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	3b04      	subs	r3, #4
 80017b4:	0112      	lsls	r2, r2, #4
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	440b      	add	r3, r1
 80017ba:	761a      	strb	r2, [r3, #24]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000e100 	.word	0xe000e100
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <NVIC_EncodePriority>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	b089      	sub	sp, #36	; 0x24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	f1c3 0307 	rsb	r3, r3, #7
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	bf28      	it	cs
 80017ee:	2304      	movcs	r3, #4
 80017f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3304      	adds	r3, #4
 80017f6:	2b06      	cmp	r3, #6
 80017f8:	d902      	bls.n	8001800 <NVIC_EncodePriority+0x30>
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3b03      	subs	r3, #3
 80017fe:	e000      	b.n	8001802 <NVIC_EncodePriority+0x32>
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	f04f 32ff 	mov.w	r2, #4294967295
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43da      	mvns	r2, r3
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	401a      	ands	r2, r3
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001818:	f04f 31ff 	mov.w	r1, #4294967295
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	fa01 f303 	lsl.w	r3, r1, r3
 8001822:	43d9      	mvns	r1, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001828:	4313      	orrs	r3, r2
}
 800182a:	4618      	mov	r0, r3
 800182c:	3724      	adds	r7, #36	; 0x24
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3b01      	subs	r3, #1
 8001844:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001848:	d301      	bcc.n	800184e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800184a:	2301      	movs	r3, #1
 800184c:	e00f      	b.n	800186e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800184e:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <SysTick_Config+0x40>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3b01      	subs	r3, #1
 8001854:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001856:	210f      	movs	r1, #15
 8001858:	f04f 30ff 	mov.w	r0, #4294967295
 800185c:	f7ff ff8e 	bl	800177c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <SysTick_Config+0x40>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001866:	4b04      	ldr	r3, [pc, #16]	; (8001878 <SysTick_Config+0x40>)
 8001868:	2207      	movs	r2, #7
 800186a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	e000e010 	.word	0xe000e010

0800187c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ff29 	bl	80016dc <__NVIC_SetPriorityGrouping>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001892:	b580      	push	{r7, lr}
 8001894:	b086      	sub	sp, #24
 8001896:	af00      	add	r7, sp, #0
 8001898:	4603      	mov	r3, r0
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
 800189e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018a4:	f7ff ff3e 	bl	8001724 <__NVIC_GetPriorityGrouping>
 80018a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	68b9      	ldr	r1, [r7, #8]
 80018ae:	6978      	ldr	r0, [r7, #20]
 80018b0:	f7ff ff8e 	bl	80017d0 <NVIC_EncodePriority>
 80018b4:	4602      	mov	r2, r0
 80018b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ba:	4611      	mov	r1, r2
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff5d 	bl	800177c <__NVIC_SetPriority>
}
 80018c2:	bf00      	nop
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b082      	sub	sp, #8
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	4603      	mov	r3, r0
 80018d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff31 	bl	8001740 <__NVIC_EnableIRQ>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff ffa2 	bl	8001838 <SysTick_Config>
 80018f4:	4603      	mov	r3, r0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d004      	beq.n	800191c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2280      	movs	r2, #128	; 0x80
 8001916:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e00c      	b.n	8001936 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2205      	movs	r2, #5
 8001920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001956:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_FLASH_Program+0xb0>)
 8001958:	7d1b      	ldrb	r3, [r3, #20]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d101      	bne.n	8001962 <HAL_FLASH_Program+0x1e>
 800195e:	2302      	movs	r3, #2
 8001960:	e043      	b.n	80019ea <HAL_FLASH_Program+0xa6>
 8001962:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_FLASH_Program+0xb0>)
 8001964:	2201      	movs	r2, #1
 8001966:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001968:	f24c 3050 	movw	r0, #50000	; 0xc350
 800196c:	f000 f868 	bl	8001a40 <FLASH_WaitForLastOperation>
 8001970:	4603      	mov	r3, r0
 8001972:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001974:	7dfb      	ldrb	r3, [r7, #23]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d133      	bne.n	80019e2 <HAL_FLASH_Program+0x9e>
  {
    switch(TypeProgram)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2b03      	cmp	r3, #3
 800197e:	d823      	bhi.n	80019c8 <HAL_FLASH_Program+0x84>
 8001980:	a201      	add	r2, pc, #4	; (adr r2, 8001988 <HAL_FLASH_Program+0x44>)
 8001982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001986:	bf00      	nop
 8001988:	08001999 	.word	0x08001999
 800198c:	080019a5 	.word	0x080019a5
 8001990:	080019b1 	.word	0x080019b1
 8001994:	080019bd 	.word	0x080019bd
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001998:	783b      	ldrb	r3, [r7, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	68b8      	ldr	r0, [r7, #8]
 800199e:	f000 f909 	bl	8001bb4 <FLASH_Program_Byte>
        break;
 80019a2:	e012      	b.n	80019ca <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80019a4:	883b      	ldrh	r3, [r7, #0]
 80019a6:	4619      	mov	r1, r3
 80019a8:	68b8      	ldr	r0, [r7, #8]
 80019aa:	f000 f8dd 	bl	8001b68 <FLASH_Program_HalfWord>
        break;
 80019ae:	e00c      	b.n	80019ca <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4619      	mov	r1, r3
 80019b4:	68b8      	ldr	r0, [r7, #8]
 80019b6:	f000 f8b3 	bl	8001b20 <FLASH_Program_Word>
        break;
 80019ba:	e006      	b.n	80019ca <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 80019bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019c0:	68b8      	ldr	r0, [r7, #8]
 80019c2:	f000 f87d 	bl	8001ac0 <FLASH_Program_DoubleWord>
        break;
 80019c6:	e000      	b.n	80019ca <HAL_FLASH_Program+0x86>
      }
      default :
        break;
 80019c8:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019ca:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019ce:	f000 f837 	bl	8001a40 <FLASH_WaitForLastOperation>
 80019d2:	4603      	mov	r3, r0
 80019d4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80019d6:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <HAL_FLASH_Program+0xb4>)
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <HAL_FLASH_Program+0xb4>)
 80019dc:	f023 0301 	bic.w	r3, r3, #1
 80019e0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <HAL_FLASH_Program+0xb0>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	751a      	strb	r2, [r3, #20]

  return status;
 80019e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200006ec 	.word	0x200006ec
 80019f8:	40023c00 	.word	0x40023c00

080019fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a06:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_FLASH_Unlock+0x38>)
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	da0b      	bge.n	8001a26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <HAL_FLASH_Unlock+0x38>)
 8001a10:	4a09      	ldr	r2, [pc, #36]	; (8001a38 <HAL_FLASH_Unlock+0x3c>)
 8001a12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a14:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <HAL_FLASH_Unlock+0x38>)
 8001a16:	4a09      	ldr	r2, [pc, #36]	; (8001a3c <HAL_FLASH_Unlock+0x40>)
 8001a18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a1a:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <HAL_FLASH_Unlock+0x38>)
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	da01      	bge.n	8001a26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001a26:	79fb      	ldrb	r3, [r7, #7]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	40023c00 	.word	0x40023c00
 8001a38:	45670123 	.word	0x45670123
 8001a3c:	cdef89ab 	.word	0xcdef89ab

08001a40 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <FLASH_WaitForLastOperation+0x78>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001a52:	f7ff fe15 	bl	8001680 <HAL_GetTick>
 8001a56:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001a58:	e010      	b.n	8001a7c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a60:	d00c      	beq.n	8001a7c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d007      	beq.n	8001a78 <FLASH_WaitForLastOperation+0x38>
 8001a68:	f7ff fe0a 	bl	8001680 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d201      	bcs.n	8001a7c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e019      	b.n	8001ab0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001a7c:	4b0f      	ldr	r3, [pc, #60]	; (8001abc <FLASH_WaitForLastOperation+0x7c>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1e8      	bne.n	8001a5a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <FLASH_WaitForLastOperation+0x7c>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001a94:	f000 f8b2 	bl	8001bfc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e009      	b.n	8001ab0 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001a9c:	4b07      	ldr	r3, [pc, #28]	; (8001abc <FLASH_WaitForLastOperation+0x7c>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d002      	beq.n	8001aae <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001aa8:	4b04      	ldr	r3, [pc, #16]	; (8001abc <FLASH_WaitForLastOperation+0x7c>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
  
}  
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200006ec 	.word	0x200006ec
 8001abc:	40023c00 	.word	0x40023c00

08001ac0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001ac0:	b490      	push	{r4, r7}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ad6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001ad8:	4b10      	ldr	r3, [pc, #64]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	4a0f      	ldr	r2, [pc, #60]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001ade:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ae2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ae4:	4b0d      	ldr	r3, [pc, #52]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <FLASH_Program_DoubleWord+0x5c>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001af6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	f04f 0400 	mov.w	r4, #0
 8001b02:	0013      	movs	r3, r2
 8001b04:	2400      	movs	r4, #0
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	3204      	adds	r2, #4
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b10:	bf00      	nop
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc90      	pop	{r4, r7}
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40023c00 	.word	0x40023c00

08001b20 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	4a0d      	ldr	r2, [pc, #52]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <FLASH_Program_Word+0x44>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	40023c00 	.word	0x40023c00

08001b68 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001b74:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	4a0d      	ldr	r2, [pc, #52]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001b80:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b8c:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	4a07      	ldr	r2, [pc, #28]	; (8001bb0 <FLASH_Program_HalfWord+0x48>)
 8001b92:	f043 0301 	orr.w	r3, r3, #1
 8001b96:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	887a      	ldrh	r2, [r7, #2]
 8001b9c:	801a      	strh	r2, [r3, #0]
 8001b9e:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bce:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	4a07      	ldr	r2, [pc, #28]	; (8001bf8 <FLASH_Program_Byte+0x44>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	78fa      	ldrb	r2, [r7, #3]
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001c00:	4b21      	ldr	r3, [pc, #132]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d005      	beq.n	8001c18 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f043 0320 	orr.w	r3, r3, #32
 8001c14:	4a1d      	ldr	r2, [pc, #116]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c16:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f003 0310 	and.w	r3, r3, #16
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001c24:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f043 0310 	orr.w	r3, r3, #16
 8001c2c:	4a17      	ldr	r2, [pc, #92]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c2e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f003 0320 	and.w	r3, r3, #32
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f043 0308 	orr.w	r3, r3, #8
 8001c44:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c46:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001c54:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	f043 0304 	orr.w	r3, r3, #4
 8001c5c:	4a0b      	ldr	r2, [pc, #44]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c5e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d005      	beq.n	8001c78 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	4a05      	ldr	r2, [pc, #20]	; (8001c8c <FLASH_SetErrorCode+0x90>)
 8001c76:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001c78:	4b03      	ldr	r3, [pc, #12]	; (8001c88 <FLASH_SetErrorCode+0x8c>)
 8001c7a:	22f2      	movs	r2, #242	; 0xf2
 8001c7c:	60da      	str	r2, [r3, #12]
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	40023c00 	.word	0x40023c00
 8001c8c:	200006ec 	.word	0x200006ec

08001c90 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001ca2:	4b30      	ldr	r3, [pc, #192]	; (8001d64 <HAL_FLASHEx_Erase+0xd4>)
 8001ca4:	7d1b      	ldrb	r3, [r3, #20]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d101      	bne.n	8001cae <HAL_FLASHEx_Erase+0x1e>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e056      	b.n	8001d5c <HAL_FLASHEx_Erase+0xcc>
 8001cae:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <HAL_FLASHEx_Erase+0xd4>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cb4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001cb8:	f7ff fec2 	bl	8001a40 <FLASH_WaitForLastOperation>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d146      	bne.n	8001d54 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ccc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d115      	bne.n	8001d02 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f000 f844 	bl	8001d70 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ce8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001cec:	f7ff fea8 	bl	8001a40 <FLASH_WaitForLastOperation>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_FLASHEx_Erase+0xd8>)
 8001cf6:	691a      	ldr	r2, [r3, #16]
 8001cf8:	491b      	ldr	r1, [pc, #108]	; (8001d68 <HAL_FLASHEx_Erase+0xd8>)
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <HAL_FLASHEx_Erase+0xdc>)
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	610b      	str	r3, [r1, #16]
 8001d00:	e028      	b.n	8001d54 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	e01c      	b.n	8001d44 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	4619      	mov	r1, r3
 8001d12:	68b8      	ldr	r0, [r7, #8]
 8001d14:	f000 f866 	bl	8001de4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d1c:	f7ff fe90 	bl	8001a40 <FLASH_WaitForLastOperation>
 8001d20:	4603      	mov	r3, r0
 8001d22:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001d24:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <HAL_FLASHEx_Erase+0xd8>)
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	4a0f      	ldr	r2, [pc, #60]	; (8001d68 <HAL_FLASHEx_Erase+0xd8>)
 8001d2a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001d2e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	601a      	str	r2, [r3, #0]
          break;
 8001d3c:	e00a      	b.n	8001d54 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	3301      	adds	r3, #1
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d3da      	bcc.n	8001d0a <HAL_FLASHEx_Erase+0x7a>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d54:	4b03      	ldr	r3, [pc, #12]	; (8001d64 <HAL_FLASHEx_Erase+0xd4>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	751a      	strb	r2, [r3, #20]

  return status;
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200006ec 	.word	0x200006ec
 8001d68:	40023c00 	.word	0x40023c00
 8001d6c:	ffff7ffb 	.word	0xffff7ffb

08001d70 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <FLASH_MassErase+0x70>)
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	4a17      	ldr	r2, [pc, #92]	; (8001de0 <FLASH_MassErase+0x70>)
 8001d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d86:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d107      	bne.n	8001d9e <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8001d8e:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <FLASH_MassErase+0x70>)
 8001d90:	691a      	ldr	r2, [r3, #16]
 8001d92:	4913      	ldr	r1, [pc, #76]	; (8001de0 <FLASH_MassErase+0x70>)
 8001d94:	f248 0304 	movw	r3, #32772	; 0x8004
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	610b      	str	r3, [r1, #16]
 8001d9c:	e00f      	b.n	8001dbe <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d106      	bne.n	8001db2 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <FLASH_MassErase+0x70>)
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	4a0d      	ldr	r2, [pc, #52]	; (8001de0 <FLASH_MassErase+0x70>)
 8001daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dae:	6113      	str	r3, [r2, #16]
 8001db0:	e005      	b.n	8001dbe <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <FLASH_MassErase+0x70>)
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <FLASH_MassErase+0x70>)
 8001db8:	f043 0304 	orr.w	r3, r3, #4
 8001dbc:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <FLASH_MassErase+0x70>)
 8001dc0:	691a      	ldr	r2, [r3, #16]
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	4a05      	ldr	r2, [pc, #20]	; (8001de0 <FLASH_MassErase+0x70>)
 8001dca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dce:	6113      	str	r3, [r2, #16]
 8001dd0:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40023c00 	.word	0x40023c00

08001de4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001df4:	78fb      	ldrb	r3, [r7, #3]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d102      	bne.n	8001e00 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	e010      	b.n	8001e22 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001e00:	78fb      	ldrb	r3, [r7, #3]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d103      	bne.n	8001e0e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	e009      	b.n	8001e22 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d103      	bne.n	8001e1c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	e002      	b.n	8001e22 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001e1c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e20:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b0b      	cmp	r3, #11
 8001e26:	d902      	bls.n	8001e2e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3304      	adds	r3, #4
 8001e2c:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001e2e:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	4a13      	ldr	r2, [pc, #76]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e3c:	691a      	ldr	r2, [r3, #16]
 8001e3e:	4910      	ldr	r1, [pc, #64]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	4a0d      	ldr	r2, [pc, #52]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e4c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e54:	691a      	ldr	r2, [r3, #16]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e5e:	f043 0302 	orr.w	r3, r3, #2
 8001e62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <FLASH_Erase_Sector+0x9c>)
 8001e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e6e:	6113      	str	r3, [r2, #16]
 8001e70:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001e74:	bf00      	nop
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	40023c00 	.word	0x40023c00

08001e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
 8001ea2:	e175      	b.n	8002190 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	f040 8164 	bne.w	800218a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d003      	beq.n	8001ed2 <HAL_GPIO_Init+0x4e>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b12      	cmp	r3, #18
 8001ed0:	d123      	bne.n	8001f1a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	08da      	lsrs	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3208      	adds	r2, #8
 8001eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	220f      	movs	r2, #15
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	08da      	lsrs	r2, r3, #3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3208      	adds	r2, #8
 8001f14:	69b9      	ldr	r1, [r7, #24]
 8001f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	2203      	movs	r2, #3
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f003 0203 	and.w	r2, r3, #3
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d00b      	beq.n	8001f6e <HAL_GPIO_Init+0xea>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d007      	beq.n	8001f6e <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f62:	2b11      	cmp	r3, #17
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b12      	cmp	r3, #18
 8001f6c:	d130      	bne.n	8001fd0 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	2203      	movs	r2, #3
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4013      	ands	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68da      	ldr	r2, [r3, #12]
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 0201 	and.w	r2, r3, #1
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	2203      	movs	r2, #3
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	689a      	ldr	r2, [r3, #8]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 80be 	beq.w	800218a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200e:	4b65      	ldr	r3, [pc, #404]	; (80021a4 <HAL_GPIO_Init+0x320>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	4a64      	ldr	r2, [pc, #400]	; (80021a4 <HAL_GPIO_Init+0x320>)
 8002014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002018:	6453      	str	r3, [r2, #68]	; 0x44
 800201a:	4b62      	ldr	r3, [pc, #392]	; (80021a4 <HAL_GPIO_Init+0x320>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002026:	4a60      	ldr	r2, [pc, #384]	; (80021a8 <HAL_GPIO_Init+0x324>)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002032:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	220f      	movs	r2, #15
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a57      	ldr	r2, [pc, #348]	; (80021ac <HAL_GPIO_Init+0x328>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d037      	beq.n	80020c2 <HAL_GPIO_Init+0x23e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a56      	ldr	r2, [pc, #344]	; (80021b0 <HAL_GPIO_Init+0x32c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d031      	beq.n	80020be <HAL_GPIO_Init+0x23a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a55      	ldr	r2, [pc, #340]	; (80021b4 <HAL_GPIO_Init+0x330>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d02b      	beq.n	80020ba <HAL_GPIO_Init+0x236>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a54      	ldr	r2, [pc, #336]	; (80021b8 <HAL_GPIO_Init+0x334>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d025      	beq.n	80020b6 <HAL_GPIO_Init+0x232>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a53      	ldr	r2, [pc, #332]	; (80021bc <HAL_GPIO_Init+0x338>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d01f      	beq.n	80020b2 <HAL_GPIO_Init+0x22e>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_GPIO_Init+0x33c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d019      	beq.n	80020ae <HAL_GPIO_Init+0x22a>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a51      	ldr	r2, [pc, #324]	; (80021c4 <HAL_GPIO_Init+0x340>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d013      	beq.n	80020aa <HAL_GPIO_Init+0x226>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a50      	ldr	r2, [pc, #320]	; (80021c8 <HAL_GPIO_Init+0x344>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d00d      	beq.n	80020a6 <HAL_GPIO_Init+0x222>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a4f      	ldr	r2, [pc, #316]	; (80021cc <HAL_GPIO_Init+0x348>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d007      	beq.n	80020a2 <HAL_GPIO_Init+0x21e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a4e      	ldr	r2, [pc, #312]	; (80021d0 <HAL_GPIO_Init+0x34c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d101      	bne.n	800209e <HAL_GPIO_Init+0x21a>
 800209a:	2309      	movs	r3, #9
 800209c:	e012      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 800209e:	230a      	movs	r3, #10
 80020a0:	e010      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020a2:	2308      	movs	r3, #8
 80020a4:	e00e      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020a6:	2307      	movs	r3, #7
 80020a8:	e00c      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020aa:	2306      	movs	r3, #6
 80020ac:	e00a      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020ae:	2305      	movs	r3, #5
 80020b0:	e008      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020b2:	2304      	movs	r3, #4
 80020b4:	e006      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020b6:	2303      	movs	r3, #3
 80020b8:	e004      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e002      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020c2:	2300      	movs	r3, #0
 80020c4:	69fa      	ldr	r2, [r7, #28]
 80020c6:	f002 0203 	and.w	r2, r2, #3
 80020ca:	0092      	lsls	r2, r2, #2
 80020cc:	4093      	lsls	r3, r2
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80020d4:	4934      	ldr	r1, [pc, #208]	; (80021a8 <HAL_GPIO_Init+0x324>)
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	089b      	lsrs	r3, r3, #2
 80020da:	3302      	adds	r3, #2
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e2:	4b3c      	ldr	r3, [pc, #240]	; (80021d4 <HAL_GPIO_Init+0x350>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002106:	4a33      	ldr	r2, [pc, #204]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800210c:	4b31      	ldr	r3, [pc, #196]	; (80021d4 <HAL_GPIO_Init+0x350>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002130:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002136:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	43db      	mvns	r3, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4013      	ands	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800215a:	4a1e      	ldr	r2, [pc, #120]	; (80021d4 <HAL_GPIO_Init+0x350>)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002160:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002184:	4a13      	ldr	r2, [pc, #76]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b0f      	cmp	r3, #15
 8002194:	f67f ae86 	bls.w	8001ea4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002198:	bf00      	nop
 800219a:	3724      	adds	r7, #36	; 0x24
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40013800 	.word	0x40013800
 80021ac:	40020000 	.word	0x40020000
 80021b0:	40020400 	.word	0x40020400
 80021b4:	40020800 	.word	0x40020800
 80021b8:	40020c00 	.word	0x40020c00
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40021400 	.word	0x40021400
 80021c4:	40021800 	.word	0x40021800
 80021c8:	40021c00 	.word	0x40021c00
 80021cc:	40022000 	.word	0x40022000
 80021d0:	40022400 	.word	0x40022400
 80021d4:	40013c00 	.word	0x40013c00

080021d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	807b      	strh	r3, [r7, #2]
 80021e4:	4613      	mov	r3, r2
 80021e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ee:	887a      	ldrh	r2, [r7, #2]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80021f4:	e003      	b.n	80021fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	041a      	lsls	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	619a      	str	r2, [r3, #24]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
 8002212:	460b      	mov	r3, r1
 8002214:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	695a      	ldr	r2, [r3, #20]
 800221a:	887b      	ldrh	r3, [r7, #2]
 800221c:	401a      	ands	r2, r3
 800221e:	887b      	ldrh	r3, [r7, #2]
 8002220:	429a      	cmp	r2, r3
 8002222:	d104      	bne.n	800222e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	041a      	lsls	r2, r3, #16
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800222c:	e002      	b.n	8002234 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800222e:	887a      	ldrh	r2, [r7, #2]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	619a      	str	r2, [r3, #24]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8002248:	2300      	movs	r3, #0
 800224a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e25e      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 8087 	beq.w	8002372 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002264:	4b96      	ldr	r3, [pc, #600]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 030c 	and.w	r3, r3, #12
 800226c:	2b04      	cmp	r3, #4
 800226e:	d00c      	beq.n	800228a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002270:	4b93      	ldr	r3, [pc, #588]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 030c 	and.w	r3, r3, #12
 8002278:	2b08      	cmp	r3, #8
 800227a:	d112      	bne.n	80022a2 <HAL_RCC_OscConfig+0x62>
 800227c:	4b90      	ldr	r3, [pc, #576]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002284:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002288:	d10b      	bne.n	80022a2 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800228a:	4b8d      	ldr	r3, [pc, #564]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d06c      	beq.n	8002370 <HAL_RCC_OscConfig+0x130>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d168      	bne.n	8002370 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e238      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022aa:	d106      	bne.n	80022ba <HAL_RCC_OscConfig+0x7a>
 80022ac:	4b84      	ldr	r3, [pc, #528]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a83      	ldr	r2, [pc, #524]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	e02e      	b.n	8002318 <HAL_RCC_OscConfig+0xd8>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0x9c>
 80022c2:	4b7f      	ldr	r3, [pc, #508]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a7e      	ldr	r2, [pc, #504]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	4b7c      	ldr	r3, [pc, #496]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a7b      	ldr	r2, [pc, #492]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	e01d      	b.n	8002318 <HAL_RCC_OscConfig+0xd8>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022e4:	d10c      	bne.n	8002300 <HAL_RCC_OscConfig+0xc0>
 80022e6:	4b76      	ldr	r3, [pc, #472]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a75      	ldr	r2, [pc, #468]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	4b73      	ldr	r3, [pc, #460]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a72      	ldr	r2, [pc, #456]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80022f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	e00b      	b.n	8002318 <HAL_RCC_OscConfig+0xd8>
 8002300:	4b6f      	ldr	r3, [pc, #444]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a6e      	ldr	r2, [pc, #440]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800230a:	6013      	str	r3, [r2, #0]
 800230c:	4b6c      	ldr	r3, [pc, #432]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a6b      	ldr	r2, [pc, #428]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d013      	beq.n	8002348 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002320:	f7ff f9ae 	bl	8001680 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002328:	f7ff f9aa 	bl	8001680 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b64      	cmp	r3, #100	; 0x64
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e1ec      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233a:	4b61      	ldr	r3, [pc, #388]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d0f0      	beq.n	8002328 <HAL_RCC_OscConfig+0xe8>
 8002346:	e014      	b.n	8002372 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002348:	f7ff f99a 	bl	8001680 <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002350:	f7ff f996 	bl	8001680 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b64      	cmp	r3, #100	; 0x64
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e1d8      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002362:	4b57      	ldr	r3, [pc, #348]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f0      	bne.n	8002350 <HAL_RCC_OscConfig+0x110>
 800236e:	e000      	b.n	8002372 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d069      	beq.n	8002452 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800237e:	4b50      	ldr	r3, [pc, #320]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00b      	beq.n	80023a2 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800238a:	4b4d      	ldr	r3, [pc, #308]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b08      	cmp	r3, #8
 8002394:	d11c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x190>
 8002396:	4b4a      	ldr	r3, [pc, #296]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d116      	bne.n	80023d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a2:	4b47      	ldr	r3, [pc, #284]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <HAL_RCC_OscConfig+0x17a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d001      	beq.n	80023ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e1ac      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ba:	4b41      	ldr	r3, [pc, #260]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	493d      	ldr	r1, [pc, #244]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ce:	e040      	b.n	8002452 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d023      	beq.n	8002420 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023d8:	4b39      	ldr	r3, [pc, #228]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a38      	ldr	r2, [pc, #224]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80023de:	f043 0301 	orr.w	r3, r3, #1
 80023e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7ff f94c 	bl	8001680 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ec:	f7ff f948 	bl	8001680 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e18a      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fe:	4b30      	ldr	r3, [pc, #192]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0f0      	beq.n	80023ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240a:	4b2d      	ldr	r3, [pc, #180]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4929      	ldr	r1, [pc, #164]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]
 800241e:	e018      	b.n	8002452 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002420:	4b27      	ldr	r3, [pc, #156]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a26      	ldr	r2, [pc, #152]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002426:	f023 0301 	bic.w	r3, r3, #1
 800242a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7ff f928 	bl	8001680 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002434:	f7ff f924 	bl	8001680 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e166      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f0      	bne.n	8002434 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	2b00      	cmp	r3, #0
 800245c:	d038      	beq.n	80024d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d019      	beq.n	800249a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 8002468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800246a:	4a15      	ldr	r2, [pc, #84]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002472:	f7ff f905 	bl	8001680 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800247a:	f7ff f901 	bl	8001680 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e143      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800248c:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800248e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x23a>
 8002498:	e01a      	b.n	80024d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800249a:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 800249c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800249e:	4a08      	ldr	r2, [pc, #32]	; (80024c0 <HAL_RCC_OscConfig+0x280>)
 80024a0:	f023 0301 	bic.w	r3, r3, #1
 80024a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a6:	f7ff f8eb 	bl	8001680 <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024ae:	f7ff f8e7 	bl	8001680 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d903      	bls.n	80024c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e129      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
 80024c0:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c4:	4b95      	ldr	r3, [pc, #596]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80024c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1ee      	bne.n	80024ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 80a4 	beq.w	8002626 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024de:	4b8f      	ldr	r3, [pc, #572]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10d      	bne.n	8002506 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	4b8c      	ldr	r3, [pc, #560]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	4a8b      	ldr	r2, [pc, #556]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80024f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f4:	6413      	str	r3, [r2, #64]	; 0x40
 80024f6:	4b89      	ldr	r3, [pc, #548]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002502:	2301      	movs	r3, #1
 8002504:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002506:	4b86      	ldr	r3, [pc, #536]	; (8002720 <HAL_RCC_OscConfig+0x4e0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d118      	bne.n	8002544 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002512:	4b83      	ldr	r3, [pc, #524]	; (8002720 <HAL_RCC_OscConfig+0x4e0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a82      	ldr	r2, [pc, #520]	; (8002720 <HAL_RCC_OscConfig+0x4e0>)
 8002518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800251c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800251e:	f7ff f8af 	bl	8001680 <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002526:	f7ff f8ab 	bl	8001680 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b64      	cmp	r3, #100	; 0x64
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e0ed      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002538:	4b79      	ldr	r3, [pc, #484]	; (8002720 <HAL_RCC_OscConfig+0x4e0>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d106      	bne.n	800255a <HAL_RCC_OscConfig+0x31a>
 800254c:	4b73      	ldr	r3, [pc, #460]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 800254e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002550:	4a72      	ldr	r2, [pc, #456]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6713      	str	r3, [r2, #112]	; 0x70
 8002558:	e02d      	b.n	80025b6 <HAL_RCC_OscConfig+0x376>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0x33c>
 8002562:	4b6e      	ldr	r3, [pc, #440]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002566:	4a6d      	ldr	r2, [pc, #436]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	6713      	str	r3, [r2, #112]	; 0x70
 800256e:	4b6b      	ldr	r3, [pc, #428]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002572:	4a6a      	ldr	r2, [pc, #424]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002574:	f023 0304 	bic.w	r3, r3, #4
 8002578:	6713      	str	r3, [r2, #112]	; 0x70
 800257a:	e01c      	b.n	80025b6 <HAL_RCC_OscConfig+0x376>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b05      	cmp	r3, #5
 8002582:	d10c      	bne.n	800259e <HAL_RCC_OscConfig+0x35e>
 8002584:	4b65      	ldr	r3, [pc, #404]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002588:	4a64      	ldr	r2, [pc, #400]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 800258a:	f043 0304 	orr.w	r3, r3, #4
 800258e:	6713      	str	r3, [r2, #112]	; 0x70
 8002590:	4b62      	ldr	r3, [pc, #392]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002594:	4a61      	ldr	r2, [pc, #388]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	6713      	str	r3, [r2, #112]	; 0x70
 800259c:	e00b      	b.n	80025b6 <HAL_RCC_OscConfig+0x376>
 800259e:	4b5f      	ldr	r3, [pc, #380]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a2:	4a5e      	ldr	r2, [pc, #376]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	6713      	str	r3, [r2, #112]	; 0x70
 80025aa:	4b5c      	ldr	r3, [pc, #368]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80025ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ae:	4a5b      	ldr	r2, [pc, #364]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d015      	beq.n	80025ea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025be:	f7ff f85f 	bl	8001680 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025c6:	f7ff f85b 	bl	8001680 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e09b      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025dc:	4b4f      	ldr	r3, [pc, #316]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80025de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0ee      	beq.n	80025c6 <HAL_RCC_OscConfig+0x386>
 80025e8:	e014      	b.n	8002614 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ea:	f7ff f849 	bl	8001680 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f0:	e00a      	b.n	8002608 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025f2:	f7ff f845 	bl	8001680 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002600:	4293      	cmp	r3, r2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e085      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002608:	4b44      	ldr	r3, [pc, #272]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 800260a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1ee      	bne.n	80025f2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002614:	7dfb      	ldrb	r3, [r7, #23]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d105      	bne.n	8002626 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800261a:	4b40      	ldr	r3, [pc, #256]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	4a3f      	ldr	r2, [pc, #252]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002624:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d071      	beq.n	8002712 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800262e:	4b3b      	ldr	r3, [pc, #236]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b08      	cmp	r3, #8
 8002638:	d069      	beq.n	800270e <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d14b      	bne.n	80026da <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002642:	4b36      	ldr	r3, [pc, #216]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a35      	ldr	r2, [pc, #212]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002648:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800264c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264e:	f7ff f817 	bl	8001680 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002656:	f7ff f813 	bl	8001680 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e055      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002668:	4b2c      	ldr	r3, [pc, #176]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f0      	bne.n	8002656 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69da      	ldr	r2, [r3, #28]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	019b      	lsls	r3, r3, #6
 8002684:	431a      	orrs	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268a:	085b      	lsrs	r3, r3, #1
 800268c:	3b01      	subs	r3, #1
 800268e:	041b      	lsls	r3, r3, #16
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002696:	061b      	lsls	r3, r3, #24
 8002698:	431a      	orrs	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	071b      	lsls	r3, r3, #28
 80026a0:	491e      	ldr	r1, [pc, #120]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026a6:	4b1d      	ldr	r3, [pc, #116]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1c      	ldr	r2, [pc, #112]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7fe ffe5 	bl	8001680 <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ba:	f7fe ffe1 	bl	8001680 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e023      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026cc:	4b13      	ldr	r3, [pc, #76]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x47a>
 80026d8:	e01b      	b.n	8002712 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a0f      	ldr	r2, [pc, #60]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 80026e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e6:	f7fe ffcb 	bl	8001680 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ee:	f7fe ffc7 	bl	8001680 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e009      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002700:	4b06      	ldr	r3, [pc, #24]	; (800271c <HAL_RCC_OscConfig+0x4dc>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1f0      	bne.n	80026ee <HAL_RCC_OscConfig+0x4ae>
 800270c:	e001      	b.n	8002712 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40023800 	.word	0x40023800
 8002720:	40007000 	.word	0x40007000

08002724 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0ce      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800273c:	4b69      	ldr	r3, [pc, #420]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 030f 	and.w	r3, r3, #15
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d910      	bls.n	800276c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274a:	4b66      	ldr	r3, [pc, #408]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 020f 	bic.w	r2, r3, #15
 8002752:	4964      	ldr	r1, [pc, #400]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b62      	ldr	r3, [pc, #392]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0b6      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002784:	4b58      	ldr	r3, [pc, #352]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4a57      	ldr	r2, [pc, #348]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800278e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800279c:	4b52      	ldr	r3, [pc, #328]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	4a51      	ldr	r2, [pc, #324]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027a6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a8:	4b4f      	ldr	r3, [pc, #316]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	494c      	ldr	r1, [pc, #304]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d040      	beq.n	8002848 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ce:	4b46      	ldr	r3, [pc, #280]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d115      	bne.n	8002806 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e07d      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e6:	4b40      	ldr	r3, [pc, #256]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e071      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f6:	4b3c      	ldr	r3, [pc, #240]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e069      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002806:	4b38      	ldr	r3, [pc, #224]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f023 0203 	bic.w	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4935      	ldr	r1, [pc, #212]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	4313      	orrs	r3, r2
 8002816:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002818:	f7fe ff32 	bl	8001680 <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	e00a      	b.n	8002836 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002820:	f7fe ff2e 	bl	8001680 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	; 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e051      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002836:	4b2c      	ldr	r3, [pc, #176]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 020c 	and.w	r2, r3, #12
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	429a      	cmp	r2, r3
 8002846:	d1eb      	bne.n	8002820 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002848:	4b26      	ldr	r3, [pc, #152]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d210      	bcs.n	8002878 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 020f 	bic.w	r2, r3, #15
 800285e:	4921      	ldr	r1, [pc, #132]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b1f      	ldr	r3, [pc, #124]	; (80028e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e030      	b.n	80028da <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002884:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4915      	ldr	r1, [pc, #84]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	490d      	ldr	r1, [pc, #52]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028b6:	f000 f81d 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 80028ba:	4601      	mov	r1, r0
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	4a09      	ldr	r2, [pc, #36]	; (80028ec <HAL_RCC_ClockConfig+0x1c8>)
 80028c8:	5cd3      	ldrb	r3, [r2, r3]
 80028ca:	fa21 f303 	lsr.w	r3, r1, r3
 80028ce:	4a08      	ldr	r2, [pc, #32]	; (80028f0 <HAL_RCC_ClockConfig+0x1cc>)
 80028d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028d2:	2000      	movs	r0, #0
 80028d4:	f7fe fe90 	bl	80015f8 <HAL_InitTick>

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023c00 	.word	0x40023c00
 80028e8:	40023800 	.word	0x40023800
 80028ec:	08005f2c 	.word	0x08005f2c
 80028f0:	20000004 	.word	0x20000004

080028f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80028fa:	2300      	movs	r3, #0
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	2300      	movs	r3, #0
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	2300      	movs	r3, #0
 8002904:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800290a:	4b50      	ldr	r3, [pc, #320]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 030c 	and.w	r3, r3, #12
 8002912:	2b04      	cmp	r3, #4
 8002914:	d007      	beq.n	8002926 <HAL_RCC_GetSysClockFreq+0x32>
 8002916:	2b08      	cmp	r3, #8
 8002918:	d008      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0x38>
 800291a:	2b00      	cmp	r3, #0
 800291c:	f040 808d 	bne.w	8002a3a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002920:	4b4b      	ldr	r3, [pc, #300]	; (8002a50 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002922:	60bb      	str	r3, [r7, #8]
       break;
 8002924:	e08c      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002926:	4b4b      	ldr	r3, [pc, #300]	; (8002a54 <HAL_RCC_GetSysClockFreq+0x160>)
 8002928:	60bb      	str	r3, [r7, #8]
      break;
 800292a:	e089      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800292c:	4b47      	ldr	r3, [pc, #284]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002934:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002936:	4b45      	ldr	r3, [pc, #276]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d023      	beq.n	800298a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002942:	4b42      	ldr	r3, [pc, #264]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	099b      	lsrs	r3, r3, #6
 8002948:	f04f 0400 	mov.w	r4, #0
 800294c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	ea03 0501 	and.w	r5, r3, r1
 8002958:	ea04 0602 	and.w	r6, r4, r2
 800295c:	4a3d      	ldr	r2, [pc, #244]	; (8002a54 <HAL_RCC_GetSysClockFreq+0x160>)
 800295e:	fb02 f106 	mul.w	r1, r2, r6
 8002962:	2200      	movs	r2, #0
 8002964:	fb02 f205 	mul.w	r2, r2, r5
 8002968:	440a      	add	r2, r1
 800296a:	493a      	ldr	r1, [pc, #232]	; (8002a54 <HAL_RCC_GetSysClockFreq+0x160>)
 800296c:	fba5 0101 	umull	r0, r1, r5, r1
 8002970:	1853      	adds	r3, r2, r1
 8002972:	4619      	mov	r1, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f04f 0400 	mov.w	r4, #0
 800297a:	461a      	mov	r2, r3
 800297c:	4623      	mov	r3, r4
 800297e:	f7fd fc63 	bl	8000248 <__aeabi_uldivmod>
 8002982:	4603      	mov	r3, r0
 8002984:	460c      	mov	r4, r1
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	e049      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800298a:	4b30      	ldr	r3, [pc, #192]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	099b      	lsrs	r3, r3, #6
 8002990:	f04f 0400 	mov.w	r4, #0
 8002994:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	ea03 0501 	and.w	r5, r3, r1
 80029a0:	ea04 0602 	and.w	r6, r4, r2
 80029a4:	4629      	mov	r1, r5
 80029a6:	4632      	mov	r2, r6
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	f04f 0400 	mov.w	r4, #0
 80029b0:	0154      	lsls	r4, r2, #5
 80029b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80029b6:	014b      	lsls	r3, r1, #5
 80029b8:	4619      	mov	r1, r3
 80029ba:	4622      	mov	r2, r4
 80029bc:	1b49      	subs	r1, r1, r5
 80029be:	eb62 0206 	sbc.w	r2, r2, r6
 80029c2:	f04f 0300 	mov.w	r3, #0
 80029c6:	f04f 0400 	mov.w	r4, #0
 80029ca:	0194      	lsls	r4, r2, #6
 80029cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80029d0:	018b      	lsls	r3, r1, #6
 80029d2:	1a5b      	subs	r3, r3, r1
 80029d4:	eb64 0402 	sbc.w	r4, r4, r2
 80029d8:	f04f 0100 	mov.w	r1, #0
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	00e2      	lsls	r2, r4, #3
 80029e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80029e6:	00d9      	lsls	r1, r3, #3
 80029e8:	460b      	mov	r3, r1
 80029ea:	4614      	mov	r4, r2
 80029ec:	195b      	adds	r3, r3, r5
 80029ee:	eb44 0406 	adc.w	r4, r4, r6
 80029f2:	f04f 0100 	mov.w	r1, #0
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	02a2      	lsls	r2, r4, #10
 80029fc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a00:	0299      	lsls	r1, r3, #10
 8002a02:	460b      	mov	r3, r1
 8002a04:	4614      	mov	r4, r2
 8002a06:	4618      	mov	r0, r3
 8002a08:	4621      	mov	r1, r4
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f04f 0400 	mov.w	r4, #0
 8002a10:	461a      	mov	r2, r3
 8002a12:	4623      	mov	r3, r4
 8002a14:	f7fd fc18 	bl	8000248 <__aeabi_uldivmod>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	460c      	mov	r4, r1
 8002a1c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x158>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	0c1b      	lsrs	r3, r3, #16
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	3301      	adds	r3, #1
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a36:	60bb      	str	r3, [r7, #8]
      break;
 8002a38:	e002      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a3a:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002a3c:	60bb      	str	r3, [r7, #8]
      break;
 8002a3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a40:	68bb      	ldr	r3, [r7, #8]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3714      	adds	r7, #20
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	00f42400 	.word	0x00f42400
 8002a54:	017d7840 	.word	0x017d7840

08002a58 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a5c:	4b03      	ldr	r3, [pc, #12]	; (8002a6c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	20000004 	.word	0x20000004

08002a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a74:	f7ff fff0 	bl	8002a58 <HAL_RCC_GetHCLKFreq>
 8002a78:	4601      	mov	r1, r0
 8002a7a:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	0a9b      	lsrs	r3, r3, #10
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	4a03      	ldr	r2, [pc, #12]	; (8002a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a86:	5cd3      	ldrb	r3, [r2, r3]
 8002a88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40023800 	.word	0x40023800
 8002a94:	08005f3c 	.word	0x08005f3c

08002a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a9c:	f7ff ffdc 	bl	8002a58 <HAL_RCC_GetHCLKFreq>
 8002aa0:	4601      	mov	r1, r0
 8002aa2:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	0b5b      	lsrs	r3, r3, #13
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	4a03      	ldr	r2, [pc, #12]	; (8002abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aae:	5cd3      	ldrb	r3, [r2, r3]
 8002ab0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	08005f3c 	.word	0x08005f3c

08002ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d012      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ae8:	4b69      	ldr	r3, [pc, #420]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	4a68      	ldr	r2, [pc, #416]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002af2:	6093      	str	r3, [r2, #8]
 8002af4:	4b66      	ldr	r3, [pc, #408]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afc:	4964      	ldr	r1, [pc, #400]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d017      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b1a:	4b5d      	ldr	r3, [pc, #372]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b20:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b28:	4959      	ldr	r1, [pc, #356]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b38:	d101      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b46:	2301      	movs	r3, #1
 8002b48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d017      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b56:	4b4e      	ldr	r3, [pc, #312]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b5c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	494a      	ldr	r1, [pc, #296]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b74:	d101      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002b76:	2301      	movs	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002b82:	2301      	movs	r3, #1
 8002b84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002b92:	2301      	movs	r3, #1
 8002b94:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0320 	and.w	r3, r3, #32
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 808b 	beq.w	8002cba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ba4:	4b3a      	ldr	r3, [pc, #232]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	4a39      	ldr	r2, [pc, #228]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002baa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bae:	6413      	str	r3, [r2, #64]	; 0x40
 8002bb0:	4b37      	ldr	r3, [pc, #220]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002bbc:	4b35      	ldr	r3, [pc, #212]	; (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a34      	ldr	r2, [pc, #208]	; (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bc8:	f7fe fd5a 	bl	8001680 <HAL_GetTick>
 8002bcc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd0:	f7fe fd56 	bl	8001680 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	; 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e38d      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002be2:	4b2c      	ldr	r3, [pc, #176]	; (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bee:	4b28      	ldr	r3, [pc, #160]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bf6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d035      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d02e      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c0c:	4b20      	ldr	r3, [pc, #128]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c14:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c16:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c1a:	4a1d      	ldr	r2, [pc, #116]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c20:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c22:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c26:	4a1a      	ldr	r2, [pc, #104]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c2c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c2e:	4a18      	ldr	r2, [pc, #96]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c34:	4b16      	ldr	r3, [pc, #88]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d114      	bne.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c40:	f7fe fd1e 	bl	8001680 <HAL_GetTick>
 8002c44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c46:	e00a      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c48:	f7fe fd1a 	bl	8001680 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e34f      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5e:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0ee      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c76:	d111      	bne.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c84:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c86:	400b      	ands	r3, r1
 8002c88:	4901      	ldr	r1, [pc, #4]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	608b      	str	r3, [r1, #8]
 8002c8e:	e00b      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40007000 	.word	0x40007000
 8002c98:	0ffffcff 	.word	0x0ffffcff
 8002c9c:	4bb3      	ldr	r3, [pc, #716]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4ab2      	ldr	r2, [pc, #712]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ca2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002ca6:	6093      	str	r3, [r2, #8]
 8002ca8:	4bb0      	ldr	r3, [pc, #704]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002caa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb4:	49ad      	ldr	r1, [pc, #692]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0310 	and.w	r3, r3, #16
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d010      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002cc6:	4ba9      	ldr	r3, [pc, #676]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ccc:	4aa7      	ldr	r2, [pc, #668]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cd2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002cd6:	4ba5      	ldr	r3, [pc, #660]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cd8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce0:	49a2      	ldr	r1, [pc, #648]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cf4:	4b9d      	ldr	r3, [pc, #628]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d02:	499a      	ldr	r1, [pc, #616]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00a      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d16:	4b95      	ldr	r3, [pc, #596]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d24:	4991      	ldr	r1, [pc, #580]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00a      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d38:	4b8c      	ldr	r3, [pc, #560]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d46:	4989      	ldr	r1, [pc, #548]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d5a:	4b84      	ldr	r3, [pc, #528]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d60:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d68:	4980      	ldr	r1, [pc, #512]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d7c:	4b7b      	ldr	r3, [pc, #492]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d82:	f023 0203 	bic.w	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4978      	ldr	r1, [pc, #480]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d9e:	4b73      	ldr	r3, [pc, #460]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da4:	f023 020c 	bic.w	r2, r3, #12
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dac:	496f      	ldr	r1, [pc, #444]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00a      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dc0:	4b6a      	ldr	r3, [pc, #424]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dce:	4967      	ldr	r1, [pc, #412]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00a      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002de2:	4b62      	ldr	r3, [pc, #392]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df0:	495e      	ldr	r1, [pc, #376]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00a      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e04:	4b59      	ldr	r3, [pc, #356]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e12:	4956      	ldr	r1, [pc, #344]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00a      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e26:	4b51      	ldr	r3, [pc, #324]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e2c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e34:	494d      	ldr	r1, [pc, #308]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00a      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e48:	4b48      	ldr	r3, [pc, #288]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e56:	4945      	ldr	r1, [pc, #276]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002e6a:	4b40      	ldr	r3, [pc, #256]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e70:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e78:	493c      	ldr	r1, [pc, #240]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e8c:	4b37      	ldr	r3, [pc, #220]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e9a:	4934      	ldr	r1, [pc, #208]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d011      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002eae:	4b2f      	ldr	r3, [pc, #188]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ebc:	492b      	ldr	r1, [pc, #172]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ec8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eee:	4b1f      	ldr	r3, [pc, #124]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002efc:	491b      	ldr	r1, [pc, #108]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00b      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f10:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f16:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f20:	4912      	ldr	r1, [pc, #72]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00b      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002f34:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f44:	4909      	ldr	r1, [pc, #36]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00f      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f5e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f68:	e002      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002f6a:	bf00      	nop
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	4985      	ldr	r1, [pc, #532]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00b      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002f84:	4b80      	ldr	r3, [pc, #512]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f8a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f94:	497c      	ldr	r1, [pc, #496]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d005      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002faa:	f040 80d6 	bne.w	800315a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002fae:	4b76      	ldr	r3, [pc, #472]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a75      	ldr	r2, [pc, #468]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fba:	f7fe fb61 	bl	8001680 <HAL_GetTick>
 8002fbe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fc2:	f7fe fb5d 	bl	8001680 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b64      	cmp	r3, #100	; 0x64
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e194      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fd4:	4b6c      	ldr	r3, [pc, #432]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f0      	bne.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d021      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d11d      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ff4:	4b64      	ldr	r3, [pc, #400]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ffa:	0c1b      	lsrs	r3, r3, #16
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003002:	4b61      	ldr	r3, [pc, #388]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003008:	0e1b      	lsrs	r3, r3, #24
 800300a:	f003 030f 	and.w	r3, r3, #15
 800300e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	019a      	lsls	r2, r3, #6
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	041b      	lsls	r3, r3, #16
 800301a:	431a      	orrs	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	061b      	lsls	r3, r3, #24
 8003020:	431a      	orrs	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	071b      	lsls	r3, r3, #28
 8003028:	4957      	ldr	r1, [pc, #348]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800302a:	4313      	orrs	r3, r2
 800302c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d004      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003040:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003044:	d00a      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800304e:	2b00      	cmp	r3, #0
 8003050:	d02e      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800305a:	d129      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800305c:	4b4a      	ldr	r3, [pc, #296]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800305e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003062:	0c1b      	lsrs	r3, r3, #16
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800306a:	4b47      	ldr	r3, [pc, #284]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800306c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003070:	0f1b      	lsrs	r3, r3, #28
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	019a      	lsls	r2, r3, #6
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	041b      	lsls	r3, r3, #16
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	061b      	lsls	r3, r3, #24
 800308a:	431a      	orrs	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	071b      	lsls	r3, r3, #28
 8003090:	493d      	ldr	r1, [pc, #244]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003098:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800309a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800309e:	f023 021f 	bic.w	r2, r3, #31
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	3b01      	subs	r3, #1
 80030a8:	4937      	ldr	r1, [pc, #220]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01d      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030bc:	4b32      	ldr	r3, [pc, #200]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030c2:	0e1b      	lsrs	r3, r3, #24
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030ca:	4b2f      	ldr	r3, [pc, #188]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d0:	0f1b      	lsrs	r3, r3, #28
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	019a      	lsls	r2, r3, #6
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	041b      	lsls	r3, r3, #16
 80030e4:	431a      	orrs	r2, r3
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	061b      	lsls	r3, r3, #24
 80030ea:	431a      	orrs	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	071b      	lsls	r3, r3, #28
 80030f0:	4925      	ldr	r1, [pc, #148]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d011      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	019a      	lsls	r2, r3, #6
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	041b      	lsls	r3, r3, #16
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	061b      	lsls	r3, r3, #24
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	071b      	lsls	r3, r3, #28
 8003120:	4919      	ldr	r1, [pc, #100]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003128:	4b17      	ldr	r3, [pc, #92]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a16      	ldr	r2, [pc, #88]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800312e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003132:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003134:	f7fe faa4 	bl	8001680 <HAL_GetTick>
 8003138:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800313a:	e008      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800313c:	f7fe faa0 	bl	8001680 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	; 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e0d7      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800314e:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b01      	cmp	r3, #1
 800315e:	f040 80cd 	bne.w	80032fc <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003162:	4b09      	ldr	r3, [pc, #36]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a08      	ldr	r2, [pc, #32]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003168:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800316c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800316e:	f7fe fa87 	bl	8001680 <HAL_GetTick>
 8003172:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003174:	e00a      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003176:	f7fe fa83 	bl	8001680 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b64      	cmp	r3, #100	; 0x64
 8003182:	d903      	bls.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e0ba      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8003188:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800318c:	4b5e      	ldr	r3, [pc, #376]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003198:	d0ed      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d02e      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d12a      	bne.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031c2:	4b51      	ldr	r3, [pc, #324]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c8:	0c1b      	lsrs	r3, r3, #16
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031d0:	4b4d      	ldr	r3, [pc, #308]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d6:	0f1b      	lsrs	r3, r3, #28
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	019a      	lsls	r2, r3, #6
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	041b      	lsls	r3, r3, #16
 80031e8:	431a      	orrs	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	061b      	lsls	r3, r3, #24
 80031f0:	431a      	orrs	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	071b      	lsls	r3, r3, #28
 80031f6:	4944      	ldr	r1, [pc, #272]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031fe:	4b42      	ldr	r3, [pc, #264]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003204:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320c:	3b01      	subs	r3, #1
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	493d      	ldr	r1, [pc, #244]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d022      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003228:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800322c:	d11d      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800322e:	4b36      	ldr	r3, [pc, #216]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003234:	0e1b      	lsrs	r3, r3, #24
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800323c:	4b32      	ldr	r3, [pc, #200]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003242:	0f1b      	lsrs	r3, r3, #28
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	019a      	lsls	r2, r3, #6
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	041b      	lsls	r3, r3, #16
 8003256:	431a      	orrs	r2, r3
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	061b      	lsls	r3, r3, #24
 800325c:	431a      	orrs	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	071b      	lsls	r3, r3, #28
 8003262:	4929      	ldr	r1, [pc, #164]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d028      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003276:	4b24      	ldr	r3, [pc, #144]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327c:	0e1b      	lsrs	r3, r3, #24
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003284:	4b20      	ldr	r3, [pc, #128]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	0c1b      	lsrs	r3, r3, #16
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	019a      	lsls	r2, r3, #6
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	041b      	lsls	r3, r3, #16
 800329c:	431a      	orrs	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	061b      	lsls	r3, r3, #24
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	071b      	lsls	r3, r3, #28
 80032aa:	4917      	ldr	r1, [pc, #92]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032b2:	4b15      	ldr	r3, [pc, #84]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c0:	4911      	ldr	r1, [pc, #68]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80032c8:	4b0f      	ldr	r3, [pc, #60]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0e      	ldr	r2, [pc, #56]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032d4:	f7fe f9d4 	bl	8001680 <HAL_GetTick>
 80032d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032dc:	f7fe f9d0 	bl	8001680 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b64      	cmp	r3, #100	; 0x64
 80032e8:	d901      	bls.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e007      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032ee:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032fa:	d1ef      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3720      	adds	r7, #32
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40023800 	.word	0x40023800

0800330c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e040      	b.n	80033a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7fd fe0c 	bl	8000f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2224      	movs	r2, #36	; 0x24
 8003338:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0201 	bic.w	r2, r2, #1
 8003348:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fb5c 	bl	8003a08 <UART_SetConfig>
 8003350:	4603      	mov	r3, r0
 8003352:	2b01      	cmp	r3, #1
 8003354:	d101      	bne.n	800335a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e022      	b.n	80033a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 fdf4 	bl	8003f50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003376:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003386:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fe7b 	bl	8004094 <UART_CheckIdleState>
 800339e:	4603      	mov	r3, r0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	; 0x28
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d17f      	bne.n	80034c0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d002      	beq.n	80033cc <HAL_UART_Transmit+0x24>
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e078      	b.n	80034c2 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_UART_Transmit+0x36>
 80033da:	2302      	movs	r3, #2
 80033dc:	e071      	b.n	80034c2 <HAL_UART_Transmit+0x11a>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2221      	movs	r2, #33	; 0x21
 80033f0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80033f2:	f7fe f945 	bl	8001680 <HAL_GetTick>
 80033f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	88fa      	ldrh	r2, [r7, #6]
 8003404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003410:	d108      	bne.n	8003424 <HAL_UART_Transmit+0x7c>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d104      	bne.n	8003424 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800341a:	2300      	movs	r3, #0
 800341c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	61bb      	str	r3, [r7, #24]
 8003422:	e003      	b.n	800342c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003428:	2300      	movs	r3, #0
 800342a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800342c:	e02c      	b.n	8003488 <HAL_UART_Transmit+0xe0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	2200      	movs	r2, #0
 8003436:	2180      	movs	r1, #128	; 0x80
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fe5a 	bl	80040f2 <UART_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_UART_Transmit+0xa0>
      {
        return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e03c      	b.n	80034c2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10b      	bne.n	8003466 <HAL_UART_Transmit+0xbe>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	461a      	mov	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800345c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	3302      	adds	r3, #2
 8003462:	61bb      	str	r3, [r7, #24]
 8003464:	e007      	b.n	8003476 <HAL_UART_Transmit+0xce>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	781a      	ldrb	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	3301      	adds	r3, #1
 8003474:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800347c:	b29b      	uxth	r3, r3
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800348e:	b29b      	uxth	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1cc      	bne.n	800342e <HAL_UART_Transmit+0x86>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	2200      	movs	r2, #0
 800349c:	2140      	movs	r1, #64	; 0x40
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 fe27 	bl	80040f2 <UART_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_UART_Transmit+0x106>
    {
      return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e009      	b.n	80034c2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2220      	movs	r2, #32
 80034b2:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3720      	adds	r7, #32
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b08a      	sub	sp, #40	; 0x28
 80034ce:	af02      	add	r7, sp, #8
 80034d0:	60f8      	str	r0, [r7, #12]
 80034d2:	60b9      	str	r1, [r7, #8]
 80034d4:	603b      	str	r3, [r7, #0]
 80034d6:	4613      	mov	r3, r2
 80034d8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80034de:	2b20      	cmp	r3, #32
 80034e0:	f040 80ba 	bne.w	8003658 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <HAL_UART_Receive+0x26>
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e0b2      	b.n	800365a <HAL_UART_Receive+0x190>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_UART_Receive+0x38>
 80034fe:	2302      	movs	r3, #2
 8003500:	e0ab      	b.n	800365a <HAL_UART_Receive+0x190>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2222      	movs	r2, #34	; 0x22
 8003514:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003516:	f7fe f8b3 	bl	8001680 <HAL_GetTick>
 800351a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	88fa      	ldrh	r2, [r7, #6]
 8003520:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	88fa      	ldrh	r2, [r7, #6]
 8003528:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003534:	d10e      	bne.n	8003554 <HAL_UART_Receive+0x8a>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <HAL_UART_Receive+0x80>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003544:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003548:	e02d      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	22ff      	movs	r2, #255	; 0xff
 800354e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003552:	e028      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10d      	bne.n	8003578 <HAL_UART_Receive+0xae>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d104      	bne.n	800356e <HAL_UART_Receive+0xa4>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	22ff      	movs	r2, #255	; 0xff
 8003568:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800356c:	e01b      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	227f      	movs	r2, #127	; 0x7f
 8003572:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003576:	e016      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003580:	d10d      	bne.n	800359e <HAL_UART_Receive+0xd4>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d104      	bne.n	8003594 <HAL_UART_Receive+0xca>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	227f      	movs	r2, #127	; 0x7f
 800358e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003592:	e008      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	223f      	movs	r2, #63	; 0x3f
 8003598:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800359c:	e003      	b.n	80035a6 <HAL_UART_Receive+0xdc>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80035ac:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b6:	d108      	bne.n	80035ca <HAL_UART_Receive+0x100>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d104      	bne.n	80035ca <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 80035c0:	2300      	movs	r3, #0
 80035c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	e003      	b.n	80035d2 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035ce:	2300      	movs	r3, #0
 80035d0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80035d2:	e032      	b.n	800363a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	2200      	movs	r2, #0
 80035dc:	2120      	movs	r1, #32
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 fd87 	bl	80040f2 <UART_WaitOnFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e035      	b.n	800365a <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d10c      	bne.n	800360e <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	8a7b      	ldrh	r3, [r7, #18]
 80035fe:	4013      	ands	r3, r2
 8003600:	b29a      	uxth	r2, r3
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	3302      	adds	r3, #2
 800360a:	61bb      	str	r3, [r7, #24]
 800360c:	e00c      	b.n	8003628 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	b2da      	uxtb	r2, r3
 8003616:	8a7b      	ldrh	r3, [r7, #18]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	b2da      	uxtb	r2, r3
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3301      	adds	r3, #1
 8003626:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1c6      	bne.n	80035d4 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	e000      	b.n	800365a <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8003658:	2302      	movs	r3, #2
  }
}
 800365a:	4618      	mov	r0, r3
 800365c:	3720      	adds	r7, #32
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
	...

08003664 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	4613      	mov	r3, r2
 8003670:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003676:	2b20      	cmp	r3, #32
 8003678:	f040 808a 	bne.w	8003790 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <HAL_UART_Receive_IT+0x24>
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e082      	b.n	8003792 <HAL_UART_Receive_IT+0x12e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_UART_Receive_IT+0x36>
 8003696:	2302      	movs	r3, #2
 8003698:	e07b      	b.n	8003792 <HAL_UART_Receive_IT+0x12e>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	88fa      	ldrh	r2, [r7, #6]
 80036ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	88fa      	ldrh	r2, [r7, #6]
 80036b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036c6:	d10e      	bne.n	80036e6 <HAL_UART_Receive_IT+0x82>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d105      	bne.n	80036dc <HAL_UART_Receive_IT+0x78>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80036d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036da:	e02d      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	22ff      	movs	r2, #255	; 0xff
 80036e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036e4:	e028      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10d      	bne.n	800370a <HAL_UART_Receive_IT+0xa6>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d104      	bne.n	8003700 <HAL_UART_Receive_IT+0x9c>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036fe:	e01b      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	227f      	movs	r2, #127	; 0x7f
 8003704:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003708:	e016      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003712:	d10d      	bne.n	8003730 <HAL_UART_Receive_IT+0xcc>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d104      	bne.n	8003726 <HAL_UART_Receive_IT+0xc2>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	227f      	movs	r2, #127	; 0x7f
 8003720:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003724:	e008      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	223f      	movs	r2, #63	; 0x3f
 800372a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800372e:	e003      	b.n	8003738 <HAL_UART_Receive_IT+0xd4>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2222      	movs	r2, #34	; 0x22
 8003742:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800375c:	d107      	bne.n	800376e <HAL_UART_Receive_IT+0x10a>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d103      	bne.n	800376e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4a0d      	ldr	r2, [pc, #52]	; (80037a0 <HAL_UART_Receive_IT+0x13c>)
 800376a:	661a      	str	r2, [r3, #96]	; 0x60
 800376c:	e002      	b.n	8003774 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4a0c      	ldr	r2, [pc, #48]	; (80037a4 <HAL_UART_Receive_IT+0x140>)
 8003772:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800378a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	e000      	b.n	8003792 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003790:	2302      	movs	r3, #2
  }
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	080042c7 	.word	0x080042c7
 80037a4:	08004221 	.word	0x08004221

080037a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d113      	bne.n	80037fe <HAL_UART_IRQHandler+0x56>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00e      	beq.n	80037fe <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	f003 0320 	and.w	r3, r3, #32
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d009      	beq.n	80037fe <HAL_UART_IRQHandler+0x56>
    {
      if (huart->RxISR != NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 80eb 	beq.w	80039ca <HAL_UART_IRQHandler+0x222>
      {
        huart->RxISR(huart);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	4798      	blx	r3
      }
      return;
 80037fc:	e0e5      	b.n	80039ca <HAL_UART_IRQHandler+0x222>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80c0 	beq.w	8003986 <HAL_UART_IRQHandler+0x1de>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d105      	bne.n	800381c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 80b5 	beq.w	8003986 <HAL_UART_IRQHandler+0x1de>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00e      	beq.n	8003844 <HAL_UART_IRQHandler+0x9c>
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382c:	2b00      	cmp	r3, #0
 800382e:	d009      	beq.n	8003844 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2201      	movs	r2, #1
 8003836:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800383c:	f043 0201 	orr.w	r2, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00e      	beq.n	800386c <HAL_UART_IRQHandler+0xc4>
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	d009      	beq.n	800386c <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2202      	movs	r2, #2
 800385e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003864:	f043 0204 	orr.w	r2, r3, #4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00e      	beq.n	8003894 <HAL_UART_IRQHandler+0xec>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	2b00      	cmp	r3, #0
 800387e:	d009      	beq.n	8003894 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2204      	movs	r2, #4
 8003886:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800388c:	f043 0202 	orr.w	r2, r3, #2
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d013      	beq.n	80038c6 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	f003 0320 	and.w	r3, r3, #32
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d104      	bne.n	80038b2 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d009      	beq.n	80038c6 <HAL_UART_IRQHandler+0x11e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2208      	movs	r2, #8
 80038b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038be:	f043 0208 	orr.w	r2, r3, #8
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d07f      	beq.n	80039ce <HAL_UART_IRQHandler+0x226>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	f003 0320 	and.w	r3, r3, #32
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00c      	beq.n	80038f2 <HAL_UART_IRQHandler+0x14a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d007      	beq.n	80038f2 <HAL_UART_IRQHandler+0x14a>
      {
        if (huart->RxISR != NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_UART_IRQHandler+0x14a>
        {
          huart->RxISR(huart);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038f6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003902:	2b40      	cmp	r3, #64	; 0x40
 8003904:	d004      	beq.n	8003910 <HAL_UART_IRQHandler+0x168>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800390c:	2b00      	cmp	r3, #0
 800390e:	d031      	beq.n	8003974 <HAL_UART_IRQHandler+0x1cc>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 fc36 	bl	8004182 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003920:	2b40      	cmp	r3, #64	; 0x40
 8003922:	d123      	bne.n	800396c <HAL_UART_IRQHandler+0x1c4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003932:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003938:	2b00      	cmp	r3, #0
 800393a:	d013      	beq.n	8003964 <HAL_UART_IRQHandler+0x1bc>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003940:	4a26      	ldr	r2, [pc, #152]	; (80039dc <HAL_UART_IRQHandler+0x234>)
 8003942:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003948:	4618      	mov	r0, r3
 800394a:	f7fd ffd8 	bl	80018fe <HAL_DMA_Abort_IT>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d016      	beq.n	8003982 <HAL_UART_IRQHandler+0x1da>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800395e:	4610      	mov	r0, r2
 8003960:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003962:	e00e      	b.n	8003982 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f845 	bl	80039f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800396a:	e00a      	b.n	8003982 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f841 	bl	80039f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003972:	e006      	b.n	8003982 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f83d 	bl	80039f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003980:	e025      	b.n	80039ce <HAL_UART_IRQHandler+0x226>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003982:	bf00      	nop
    return;
 8003984:	e023      	b.n	80039ce <HAL_UART_IRQHandler+0x226>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00d      	beq.n	80039ac <HAL_UART_IRQHandler+0x204>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003996:	2b00      	cmp	r3, #0
 8003998:	d008      	beq.n	80039ac <HAL_UART_IRQHandler+0x204>
  {
    if (huart->TxISR != NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d017      	beq.n	80039d2 <HAL_UART_IRQHandler+0x22a>
    {
      huart->TxISR(huart);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	4798      	blx	r3
    }
    return;
 80039aa:	e012      	b.n	80039d2 <HAL_UART_IRQHandler+0x22a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00e      	beq.n	80039d4 <HAL_UART_IRQHandler+0x22c>
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d009      	beq.n	80039d4 <HAL_UART_IRQHandler+0x22c>
  {
    UART_EndTransmit_IT(huart);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fc14 	bl	80041ee <UART_EndTransmit_IT>
    return;
 80039c6:	bf00      	nop
 80039c8:	e004      	b.n	80039d4 <HAL_UART_IRQHandler+0x22c>
      return;
 80039ca:	bf00      	nop
 80039cc:	e002      	b.n	80039d4 <HAL_UART_IRQHandler+0x22c>
    return;
 80039ce:	bf00      	nop
 80039d0:	e000      	b.n	80039d4 <HAL_UART_IRQHandler+0x22c>
    return;
 80039d2:	bf00      	nop
  }

}
 80039d4:	3720      	adds	r7, #32
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	080041c3 	.word	0x080041c3

080039e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69db      	ldr	r3, [r3, #28]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	4bb1      	ldr	r3, [pc, #708]	; (8003cfc <UART_SetConfig+0x2f4>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	6939      	ldr	r1, [r7, #16]
 8003a40:	430b      	orrs	r3, r1
 8003a42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a9f      	ldr	r2, [pc, #636]	; (8003d00 <UART_SetConfig+0x2f8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d121      	bne.n	8003acc <UART_SetConfig+0xc4>
 8003a88:	4b9e      	ldr	r3, [pc, #632]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d816      	bhi.n	8003ac4 <UART_SetConfig+0xbc>
 8003a96:	a201      	add	r2, pc, #4	; (adr r2, 8003a9c <UART_SetConfig+0x94>)
 8003a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a9c:	08003aad 	.word	0x08003aad
 8003aa0:	08003ab9 	.word	0x08003ab9
 8003aa4:	08003ab3 	.word	0x08003ab3
 8003aa8:	08003abf 	.word	0x08003abf
 8003aac:	2301      	movs	r3, #1
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e151      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e14e      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e14b      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003abe:	2308      	movs	r3, #8
 8003ac0:	77fb      	strb	r3, [r7, #31]
 8003ac2:	e148      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003ac4:	2310      	movs	r3, #16
 8003ac6:	77fb      	strb	r3, [r7, #31]
 8003ac8:	bf00      	nop
 8003aca:	e144      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a8d      	ldr	r2, [pc, #564]	; (8003d08 <UART_SetConfig+0x300>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d134      	bne.n	8003b40 <UART_SetConfig+0x138>
 8003ad6:	4b8b      	ldr	r3, [pc, #556]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003adc:	f003 030c 	and.w	r3, r3, #12
 8003ae0:	2b0c      	cmp	r3, #12
 8003ae2:	d829      	bhi.n	8003b38 <UART_SetConfig+0x130>
 8003ae4:	a201      	add	r2, pc, #4	; (adr r2, 8003aec <UART_SetConfig+0xe4>)
 8003ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aea:	bf00      	nop
 8003aec:	08003b21 	.word	0x08003b21
 8003af0:	08003b39 	.word	0x08003b39
 8003af4:	08003b39 	.word	0x08003b39
 8003af8:	08003b39 	.word	0x08003b39
 8003afc:	08003b2d 	.word	0x08003b2d
 8003b00:	08003b39 	.word	0x08003b39
 8003b04:	08003b39 	.word	0x08003b39
 8003b08:	08003b39 	.word	0x08003b39
 8003b0c:	08003b27 	.word	0x08003b27
 8003b10:	08003b39 	.word	0x08003b39
 8003b14:	08003b39 	.word	0x08003b39
 8003b18:	08003b39 	.word	0x08003b39
 8003b1c:	08003b33 	.word	0x08003b33
 8003b20:	2300      	movs	r3, #0
 8003b22:	77fb      	strb	r3, [r7, #31]
 8003b24:	e117      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b26:	2302      	movs	r3, #2
 8003b28:	77fb      	strb	r3, [r7, #31]
 8003b2a:	e114      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b2c:	2304      	movs	r3, #4
 8003b2e:	77fb      	strb	r3, [r7, #31]
 8003b30:	e111      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b32:	2308      	movs	r3, #8
 8003b34:	77fb      	strb	r3, [r7, #31]
 8003b36:	e10e      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b38:	2310      	movs	r3, #16
 8003b3a:	77fb      	strb	r3, [r7, #31]
 8003b3c:	bf00      	nop
 8003b3e:	e10a      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a71      	ldr	r2, [pc, #452]	; (8003d0c <UART_SetConfig+0x304>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d120      	bne.n	8003b8c <UART_SetConfig+0x184>
 8003b4a:	4b6e      	ldr	r3, [pc, #440]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b54:	2b10      	cmp	r3, #16
 8003b56:	d00f      	beq.n	8003b78 <UART_SetConfig+0x170>
 8003b58:	2b10      	cmp	r3, #16
 8003b5a:	d802      	bhi.n	8003b62 <UART_SetConfig+0x15a>
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d005      	beq.n	8003b6c <UART_SetConfig+0x164>
 8003b60:	e010      	b.n	8003b84 <UART_SetConfig+0x17c>
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d005      	beq.n	8003b72 <UART_SetConfig+0x16a>
 8003b66:	2b30      	cmp	r3, #48	; 0x30
 8003b68:	d009      	beq.n	8003b7e <UART_SetConfig+0x176>
 8003b6a:	e00b      	b.n	8003b84 <UART_SetConfig+0x17c>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	77fb      	strb	r3, [r7, #31]
 8003b70:	e0f1      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b72:	2302      	movs	r3, #2
 8003b74:	77fb      	strb	r3, [r7, #31]
 8003b76:	e0ee      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	77fb      	strb	r3, [r7, #31]
 8003b7c:	e0eb      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b7e:	2308      	movs	r3, #8
 8003b80:	77fb      	strb	r3, [r7, #31]
 8003b82:	e0e8      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b84:	2310      	movs	r3, #16
 8003b86:	77fb      	strb	r3, [r7, #31]
 8003b88:	bf00      	nop
 8003b8a:	e0e4      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a5f      	ldr	r2, [pc, #380]	; (8003d10 <UART_SetConfig+0x308>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d120      	bne.n	8003bd8 <UART_SetConfig+0x1d0>
 8003b96:	4b5b      	ldr	r3, [pc, #364]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ba0:	2b40      	cmp	r3, #64	; 0x40
 8003ba2:	d00f      	beq.n	8003bc4 <UART_SetConfig+0x1bc>
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d802      	bhi.n	8003bae <UART_SetConfig+0x1a6>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d005      	beq.n	8003bb8 <UART_SetConfig+0x1b0>
 8003bac:	e010      	b.n	8003bd0 <UART_SetConfig+0x1c8>
 8003bae:	2b80      	cmp	r3, #128	; 0x80
 8003bb0:	d005      	beq.n	8003bbe <UART_SetConfig+0x1b6>
 8003bb2:	2bc0      	cmp	r3, #192	; 0xc0
 8003bb4:	d009      	beq.n	8003bca <UART_SetConfig+0x1c2>
 8003bb6:	e00b      	b.n	8003bd0 <UART_SetConfig+0x1c8>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	77fb      	strb	r3, [r7, #31]
 8003bbc:	e0cb      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	77fb      	strb	r3, [r7, #31]
 8003bc2:	e0c8      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	77fb      	strb	r3, [r7, #31]
 8003bc8:	e0c5      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003bca:	2308      	movs	r3, #8
 8003bcc:	77fb      	strb	r3, [r7, #31]
 8003bce:	e0c2      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003bd0:	2310      	movs	r3, #16
 8003bd2:	77fb      	strb	r3, [r7, #31]
 8003bd4:	bf00      	nop
 8003bd6:	e0be      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a4d      	ldr	r2, [pc, #308]	; (8003d14 <UART_SetConfig+0x30c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d124      	bne.n	8003c2c <UART_SetConfig+0x224>
 8003be2:	4b48      	ldr	r3, [pc, #288]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bf0:	d012      	beq.n	8003c18 <UART_SetConfig+0x210>
 8003bf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bf6:	d802      	bhi.n	8003bfe <UART_SetConfig+0x1f6>
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <UART_SetConfig+0x204>
 8003bfc:	e012      	b.n	8003c24 <UART_SetConfig+0x21c>
 8003bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c02:	d006      	beq.n	8003c12 <UART_SetConfig+0x20a>
 8003c04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c08:	d009      	beq.n	8003c1e <UART_SetConfig+0x216>
 8003c0a:	e00b      	b.n	8003c24 <UART_SetConfig+0x21c>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	77fb      	strb	r3, [r7, #31]
 8003c10:	e0a1      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c12:	2302      	movs	r3, #2
 8003c14:	77fb      	strb	r3, [r7, #31]
 8003c16:	e09e      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c18:	2304      	movs	r3, #4
 8003c1a:	77fb      	strb	r3, [r7, #31]
 8003c1c:	e09b      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c1e:	2308      	movs	r3, #8
 8003c20:	77fb      	strb	r3, [r7, #31]
 8003c22:	e098      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c24:	2310      	movs	r3, #16
 8003c26:	77fb      	strb	r3, [r7, #31]
 8003c28:	bf00      	nop
 8003c2a:	e094      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a39      	ldr	r2, [pc, #228]	; (8003d18 <UART_SetConfig+0x310>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d124      	bne.n	8003c80 <UART_SetConfig+0x278>
 8003c36:	4b33      	ldr	r3, [pc, #204]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c44:	d012      	beq.n	8003c6c <UART_SetConfig+0x264>
 8003c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c4a:	d802      	bhi.n	8003c52 <UART_SetConfig+0x24a>
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d007      	beq.n	8003c60 <UART_SetConfig+0x258>
 8003c50:	e012      	b.n	8003c78 <UART_SetConfig+0x270>
 8003c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c56:	d006      	beq.n	8003c66 <UART_SetConfig+0x25e>
 8003c58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c5c:	d009      	beq.n	8003c72 <UART_SetConfig+0x26a>
 8003c5e:	e00b      	b.n	8003c78 <UART_SetConfig+0x270>
 8003c60:	2301      	movs	r3, #1
 8003c62:	77fb      	strb	r3, [r7, #31]
 8003c64:	e077      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c66:	2302      	movs	r3, #2
 8003c68:	77fb      	strb	r3, [r7, #31]
 8003c6a:	e074      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c6c:	2304      	movs	r3, #4
 8003c6e:	77fb      	strb	r3, [r7, #31]
 8003c70:	e071      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c72:	2308      	movs	r3, #8
 8003c74:	77fb      	strb	r3, [r7, #31]
 8003c76:	e06e      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c78:	2310      	movs	r3, #16
 8003c7a:	77fb      	strb	r3, [r7, #31]
 8003c7c:	bf00      	nop
 8003c7e:	e06a      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a25      	ldr	r2, [pc, #148]	; (8003d1c <UART_SetConfig+0x314>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d124      	bne.n	8003cd4 <UART_SetConfig+0x2cc>
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c90:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c98:	d012      	beq.n	8003cc0 <UART_SetConfig+0x2b8>
 8003c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c9e:	d802      	bhi.n	8003ca6 <UART_SetConfig+0x29e>
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d007      	beq.n	8003cb4 <UART_SetConfig+0x2ac>
 8003ca4:	e012      	b.n	8003ccc <UART_SetConfig+0x2c4>
 8003ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003caa:	d006      	beq.n	8003cba <UART_SetConfig+0x2b2>
 8003cac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003cb0:	d009      	beq.n	8003cc6 <UART_SetConfig+0x2be>
 8003cb2:	e00b      	b.n	8003ccc <UART_SetConfig+0x2c4>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	77fb      	strb	r3, [r7, #31]
 8003cb8:	e04d      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003cba:	2302      	movs	r3, #2
 8003cbc:	77fb      	strb	r3, [r7, #31]
 8003cbe:	e04a      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003cc0:	2304      	movs	r3, #4
 8003cc2:	77fb      	strb	r3, [r7, #31]
 8003cc4:	e047      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003cc6:	2308      	movs	r3, #8
 8003cc8:	77fb      	strb	r3, [r7, #31]
 8003cca:	e044      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003ccc:	2310      	movs	r3, #16
 8003cce:	77fb      	strb	r3, [r7, #31]
 8003cd0:	bf00      	nop
 8003cd2:	e040      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a11      	ldr	r2, [pc, #68]	; (8003d20 <UART_SetConfig+0x318>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d139      	bne.n	8003d52 <UART_SetConfig+0x34a>
 8003cde:	4b09      	ldr	r3, [pc, #36]	; (8003d04 <UART_SetConfig+0x2fc>)
 8003ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ce8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cec:	d027      	beq.n	8003d3e <UART_SetConfig+0x336>
 8003cee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cf2:	d817      	bhi.n	8003d24 <UART_SetConfig+0x31c>
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d01c      	beq.n	8003d32 <UART_SetConfig+0x32a>
 8003cf8:	e027      	b.n	8003d4a <UART_SetConfig+0x342>
 8003cfa:	bf00      	nop
 8003cfc:	efff69f3 	.word	0xefff69f3
 8003d00:	40011000 	.word	0x40011000
 8003d04:	40023800 	.word	0x40023800
 8003d08:	40004400 	.word	0x40004400
 8003d0c:	40004800 	.word	0x40004800
 8003d10:	40004c00 	.word	0x40004c00
 8003d14:	40005000 	.word	0x40005000
 8003d18:	40011400 	.word	0x40011400
 8003d1c:	40007800 	.word	0x40007800
 8003d20:	40007c00 	.word	0x40007c00
 8003d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d28:	d006      	beq.n	8003d38 <UART_SetConfig+0x330>
 8003d2a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d2e:	d009      	beq.n	8003d44 <UART_SetConfig+0x33c>
 8003d30:	e00b      	b.n	8003d4a <UART_SetConfig+0x342>
 8003d32:	2300      	movs	r3, #0
 8003d34:	77fb      	strb	r3, [r7, #31]
 8003d36:	e00e      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	77fb      	strb	r3, [r7, #31]
 8003d3c:	e00b      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003d3e:	2304      	movs	r3, #4
 8003d40:	77fb      	strb	r3, [r7, #31]
 8003d42:	e008      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003d44:	2308      	movs	r3, #8
 8003d46:	77fb      	strb	r3, [r7, #31]
 8003d48:	e005      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003d4a:	2310      	movs	r3, #16
 8003d4c:	77fb      	strb	r3, [r7, #31]
 8003d4e:	bf00      	nop
 8003d50:	e001      	b.n	8003d56 <UART_SetConfig+0x34e>
 8003d52:	2310      	movs	r3, #16
 8003d54:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d5e:	d17c      	bne.n	8003e5a <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8003d60:	7ffb      	ldrb	r3, [r7, #31]
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d859      	bhi.n	8003e1a <UART_SetConfig+0x412>
 8003d66:	a201      	add	r2, pc, #4	; (adr r2, 8003d6c <UART_SetConfig+0x364>)
 8003d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6c:	08003d91 	.word	0x08003d91
 8003d70:	08003daf 	.word	0x08003daf
 8003d74:	08003dcd 	.word	0x08003dcd
 8003d78:	08003e1b 	.word	0x08003e1b
 8003d7c:	08003de5 	.word	0x08003de5
 8003d80:	08003e1b 	.word	0x08003e1b
 8003d84:	08003e1b 	.word	0x08003e1b
 8003d88:	08003e1b 	.word	0x08003e1b
 8003d8c:	08003e03 	.word	0x08003e03
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d90:	f7fe fe6e 	bl	8002a70 <HAL_RCC_GetPCLK1Freq>
 8003d94:	4603      	mov	r3, r0
 8003d96:	005a      	lsls	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	085b      	lsrs	r3, r3, #1
 8003d9e:	441a      	add	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	61bb      	str	r3, [r7, #24]
        break;
 8003dac:	e038      	b.n	8003e20 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003dae:	f7fe fe73 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8003db2:	4603      	mov	r3, r0
 8003db4:	005a      	lsls	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	085b      	lsrs	r3, r3, #1
 8003dbc:	441a      	add	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	61bb      	str	r3, [r7, #24]
        break;
 8003dca:	e029      	b.n	8003e20 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	085a      	lsrs	r2, r3, #1
 8003dd2:	4b5d      	ldr	r3, [pc, #372]	; (8003f48 <UART_SetConfig+0x540>)
 8003dd4:	4413      	add	r3, r2
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6852      	ldr	r2, [r2, #4]
 8003dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	61bb      	str	r3, [r7, #24]
        break;
 8003de2:	e01d      	b.n	8003e20 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003de4:	f7fe fd86 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8003de8:	4603      	mov	r3, r0
 8003dea:	005a      	lsls	r2, r3, #1
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	085b      	lsrs	r3, r3, #1
 8003df2:	441a      	add	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	61bb      	str	r3, [r7, #24]
        break;
 8003e00:	e00e      	b.n	8003e20 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	085b      	lsrs	r3, r3, #1
 8003e08:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	61bb      	str	r3, [r7, #24]
        break;
 8003e18:	e002      	b.n	8003e20 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	75fb      	strb	r3, [r7, #23]
        break;
 8003e1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	d916      	bls.n	8003e54 <UART_SetConfig+0x44c>
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e2c:	d212      	bcs.n	8003e54 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	f023 030f 	bic.w	r3, r3, #15
 8003e36:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	085b      	lsrs	r3, r3, #1
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	89fb      	ldrh	r3, [r7, #14]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	89fa      	ldrh	r2, [r7, #14]
 8003e50:	60da      	str	r2, [r3, #12]
 8003e52:	e06e      	b.n	8003f32 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	75fb      	strb	r3, [r7, #23]
 8003e58:	e06b      	b.n	8003f32 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8003e5a:	7ffb      	ldrb	r3, [r7, #31]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d857      	bhi.n	8003f10 <UART_SetConfig+0x508>
 8003e60:	a201      	add	r2, pc, #4	; (adr r2, 8003e68 <UART_SetConfig+0x460>)
 8003e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e66:	bf00      	nop
 8003e68:	08003e8d 	.word	0x08003e8d
 8003e6c:	08003ea9 	.word	0x08003ea9
 8003e70:	08003ec5 	.word	0x08003ec5
 8003e74:	08003f11 	.word	0x08003f11
 8003e78:	08003edd 	.word	0x08003edd
 8003e7c:	08003f11 	.word	0x08003f11
 8003e80:	08003f11 	.word	0x08003f11
 8003e84:	08003f11 	.word	0x08003f11
 8003e88:	08003ef9 	.word	0x08003ef9
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003e8c:	f7fe fdf0 	bl	8002a70 <HAL_RCC_GetPCLK1Freq>
 8003e90:	4602      	mov	r2, r0
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	085b      	lsrs	r3, r3, #1
 8003e98:	441a      	add	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	61bb      	str	r3, [r7, #24]
        break;
 8003ea6:	e036      	b.n	8003f16 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003ea8:	f7fe fdf6 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8003eac:	4602      	mov	r2, r0
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	085b      	lsrs	r3, r3, #1
 8003eb4:	441a      	add	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	61bb      	str	r3, [r7, #24]
        break;
 8003ec2:	e028      	b.n	8003f16 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	085a      	lsrs	r2, r3, #1
 8003eca:	4b20      	ldr	r3, [pc, #128]	; (8003f4c <UART_SetConfig+0x544>)
 8003ecc:	4413      	add	r3, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6852      	ldr	r2, [r2, #4]
 8003ed2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	61bb      	str	r3, [r7, #24]
        break;
 8003eda:	e01c      	b.n	8003f16 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003edc:	f7fe fd0a 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	441a      	add	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	61bb      	str	r3, [r7, #24]
        break;
 8003ef6:	e00e      	b.n	8003f16 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	085b      	lsrs	r3, r3, #1
 8003efe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	61bb      	str	r3, [r7, #24]
        break;
 8003f0e:	e002      	b.n	8003f16 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	75fb      	strb	r3, [r7, #23]
        break;
 8003f14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	2b0f      	cmp	r3, #15
 8003f1a:	d908      	bls.n	8003f2e <UART_SetConfig+0x526>
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f22:	d204      	bcs.n	8003f2e <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	60da      	str	r2, [r3, #12]
 8003f2c:	e001      	b.n	8003f32 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3720      	adds	r7, #32
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	01e84800 	.word	0x01e84800
 8003f4c:	00f42400 	.word	0x00f42400

08003f50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00a      	beq.n	8003f7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00a      	beq.n	8003fbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc2:	f003 0308 	and.w	r3, r3, #8
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00a      	beq.n	8003fe0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe4:	f003 0310 	and.w	r3, r3, #16
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00a      	beq.n	8004002 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00a      	beq.n	8004024 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402c:	2b00      	cmp	r3, #0
 800402e:	d01a      	beq.n	8004066 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800404e:	d10a      	bne.n	8004066 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	605a      	str	r2, [r3, #4]
  }
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af02      	add	r7, sp, #8
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80040a2:	f7fd faed 	bl	8001680 <HAL_GetTick>
 80040a6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d10e      	bne.n	80040d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f814 	bl	80040f2 <UART_WaitOnFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e00a      	b.n	80040ea <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2220      	movs	r2, #32
 80040de:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	603b      	str	r3, [r7, #0]
 80040fe:	4613      	mov	r3, r2
 8004100:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004102:	e02a      	b.n	800415a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410a:	d026      	beq.n	800415a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410c:	f7fd fab8 	bl	8001680 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	429a      	cmp	r2, r3
 800411a:	d302      	bcc.n	8004122 <UART_WaitOnFlagUntilTimeout+0x30>
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d11b      	bne.n	800415a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004130:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0201 	bic.w	r2, r2, #1
 8004140:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2220      	movs	r2, #32
 8004146:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2220      	movs	r2, #32
 800414c:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e00f      	b.n	800417a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69da      	ldr	r2, [r3, #28]
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	4013      	ands	r3, r2
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	429a      	cmp	r2, r3
 8004168:	bf0c      	ite	eq
 800416a:	2301      	moveq	r3, #1
 800416c:	2300      	movne	r3, #0
 800416e:	b2db      	uxtb	r3, r3
 8004170:	461a      	mov	r2, r3
 8004172:	79fb      	ldrb	r3, [r7, #7]
 8004174:	429a      	cmp	r2, r3
 8004176:	d0c5      	beq.n	8004104 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004198:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f7ff fc07 	bl	80039f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041e6:	bf00      	nop
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b082      	sub	sp, #8
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004204:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2220      	movs	r2, #32
 800420a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff fbe4 	bl	80039e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004218:	bf00      	nop
 800421a:	3708      	adds	r7, #8
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800422e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004234:	2b22      	cmp	r3, #34	; 0x22
 8004236:	d13a      	bne.n	80042ae <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004240:	89bb      	ldrh	r3, [r7, #12]
 8004242:	b2d9      	uxtb	r1, r3
 8004244:	89fb      	ldrh	r3, [r7, #14]
 8004246:	b2da      	uxtb	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800424c:	400a      	ands	r2, r1
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d121      	bne.n	80042be <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004288:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0201 	bic.w	r2, r2, #1
 8004298:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2220      	movs	r2, #32
 800429e:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fc fd36 	bl	8000d18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80042ac:	e007      	b.n	80042be <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	699a      	ldr	r2, [r3, #24]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0208 	orr.w	r2, r2, #8
 80042bc:	619a      	str	r2, [r3, #24]
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b084      	sub	sp, #16
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80042d4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042da:	2b22      	cmp	r3, #34	; 0x22
 80042dc:	d13a      	bne.n	8004354 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ea:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80042ec:	89ba      	ldrh	r2, [r7, #12]
 80042ee:	89fb      	ldrh	r3, [r7, #14]
 80042f0:	4013      	ands	r3, r2
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fc:	1c9a      	adds	r2, r3, #2
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d121      	bne.n	8004364 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800432e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0201 	bic.w	r2, r2, #1
 800433e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fc fce3 	bl	8000d18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004352:	e007      	b.n	8004364 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0208 	orr.w	r2, r2, #8
 8004362:	619a      	str	r2, [r3, #24]
}
 8004364:	bf00      	nop
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <__errno>:
 800436c:	4b01      	ldr	r3, [pc, #4]	; (8004374 <__errno+0x8>)
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	20000010 	.word	0x20000010

08004378 <__libc_init_array>:
 8004378:	b570      	push	{r4, r5, r6, lr}
 800437a:	4e0d      	ldr	r6, [pc, #52]	; (80043b0 <__libc_init_array+0x38>)
 800437c:	4c0d      	ldr	r4, [pc, #52]	; (80043b4 <__libc_init_array+0x3c>)
 800437e:	1ba4      	subs	r4, r4, r6
 8004380:	10a4      	asrs	r4, r4, #2
 8004382:	2500      	movs	r5, #0
 8004384:	42a5      	cmp	r5, r4
 8004386:	d109      	bne.n	800439c <__libc_init_array+0x24>
 8004388:	4e0b      	ldr	r6, [pc, #44]	; (80043b8 <__libc_init_array+0x40>)
 800438a:	4c0c      	ldr	r4, [pc, #48]	; (80043bc <__libc_init_array+0x44>)
 800438c:	f001 fcba 	bl	8005d04 <_init>
 8004390:	1ba4      	subs	r4, r4, r6
 8004392:	10a4      	asrs	r4, r4, #2
 8004394:	2500      	movs	r5, #0
 8004396:	42a5      	cmp	r5, r4
 8004398:	d105      	bne.n	80043a6 <__libc_init_array+0x2e>
 800439a:	bd70      	pop	{r4, r5, r6, pc}
 800439c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043a0:	4798      	blx	r3
 80043a2:	3501      	adds	r5, #1
 80043a4:	e7ee      	b.n	8004384 <__libc_init_array+0xc>
 80043a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043aa:	4798      	blx	r3
 80043ac:	3501      	adds	r5, #1
 80043ae:	e7f2      	b.n	8004396 <__libc_init_array+0x1e>
 80043b0:	08006178 	.word	0x08006178
 80043b4:	08006178 	.word	0x08006178
 80043b8:	08006178 	.word	0x08006178
 80043bc:	0800617c 	.word	0x0800617c

080043c0 <memset>:
 80043c0:	4402      	add	r2, r0
 80043c2:	4603      	mov	r3, r0
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d100      	bne.n	80043ca <memset+0xa>
 80043c8:	4770      	bx	lr
 80043ca:	f803 1b01 	strb.w	r1, [r3], #1
 80043ce:	e7f9      	b.n	80043c4 <memset+0x4>

080043d0 <__cvt>:
 80043d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043d2:	ed2d 8b02 	vpush	{d8}
 80043d6:	eeb0 8b40 	vmov.f64	d8, d0
 80043da:	b085      	sub	sp, #20
 80043dc:	4617      	mov	r7, r2
 80043de:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80043e0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80043e2:	ee18 2a90 	vmov	r2, s17
 80043e6:	f025 0520 	bic.w	r5, r5, #32
 80043ea:	2a00      	cmp	r2, #0
 80043ec:	bfb6      	itet	lt
 80043ee:	222d      	movlt	r2, #45	; 0x2d
 80043f0:	2200      	movge	r2, #0
 80043f2:	eeb1 8b40 	vneglt.f64	d8, d0
 80043f6:	2d46      	cmp	r5, #70	; 0x46
 80043f8:	460c      	mov	r4, r1
 80043fa:	701a      	strb	r2, [r3, #0]
 80043fc:	d004      	beq.n	8004408 <__cvt+0x38>
 80043fe:	2d45      	cmp	r5, #69	; 0x45
 8004400:	d100      	bne.n	8004404 <__cvt+0x34>
 8004402:	3401      	adds	r4, #1
 8004404:	2102      	movs	r1, #2
 8004406:	e000      	b.n	800440a <__cvt+0x3a>
 8004408:	2103      	movs	r1, #3
 800440a:	ab03      	add	r3, sp, #12
 800440c:	9301      	str	r3, [sp, #4]
 800440e:	ab02      	add	r3, sp, #8
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	4622      	mov	r2, r4
 8004414:	4633      	mov	r3, r6
 8004416:	eeb0 0b48 	vmov.f64	d0, d8
 800441a:	f000 fb91 	bl	8004b40 <_dtoa_r>
 800441e:	2d47      	cmp	r5, #71	; 0x47
 8004420:	d101      	bne.n	8004426 <__cvt+0x56>
 8004422:	07fb      	lsls	r3, r7, #31
 8004424:	d51e      	bpl.n	8004464 <__cvt+0x94>
 8004426:	2d46      	cmp	r5, #70	; 0x46
 8004428:	eb00 0304 	add.w	r3, r0, r4
 800442c:	d10c      	bne.n	8004448 <__cvt+0x78>
 800442e:	7802      	ldrb	r2, [r0, #0]
 8004430:	2a30      	cmp	r2, #48	; 0x30
 8004432:	d107      	bne.n	8004444 <__cvt+0x74>
 8004434:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443c:	bf1c      	itt	ne
 800443e:	f1c4 0401 	rsbne	r4, r4, #1
 8004442:	6034      	strne	r4, [r6, #0]
 8004444:	6832      	ldr	r2, [r6, #0]
 8004446:	4413      	add	r3, r2
 8004448:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800444c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004450:	d007      	beq.n	8004462 <__cvt+0x92>
 8004452:	2130      	movs	r1, #48	; 0x30
 8004454:	9a03      	ldr	r2, [sp, #12]
 8004456:	429a      	cmp	r2, r3
 8004458:	d204      	bcs.n	8004464 <__cvt+0x94>
 800445a:	1c54      	adds	r4, r2, #1
 800445c:	9403      	str	r4, [sp, #12]
 800445e:	7011      	strb	r1, [r2, #0]
 8004460:	e7f8      	b.n	8004454 <__cvt+0x84>
 8004462:	9303      	str	r3, [sp, #12]
 8004464:	9b03      	ldr	r3, [sp, #12]
 8004466:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004468:	1a1b      	subs	r3, r3, r0
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	b005      	add	sp, #20
 800446e:	ecbd 8b02 	vpop	{d8}
 8004472:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004474 <__exponent>:
 8004474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004476:	2900      	cmp	r1, #0
 8004478:	4604      	mov	r4, r0
 800447a:	bfba      	itte	lt
 800447c:	4249      	neglt	r1, r1
 800447e:	232d      	movlt	r3, #45	; 0x2d
 8004480:	232b      	movge	r3, #43	; 0x2b
 8004482:	2909      	cmp	r1, #9
 8004484:	f804 2b02 	strb.w	r2, [r4], #2
 8004488:	7043      	strb	r3, [r0, #1]
 800448a:	dd20      	ble.n	80044ce <__exponent+0x5a>
 800448c:	f10d 0307 	add.w	r3, sp, #7
 8004490:	461f      	mov	r7, r3
 8004492:	260a      	movs	r6, #10
 8004494:	fb91 f5f6 	sdiv	r5, r1, r6
 8004498:	fb06 1115 	mls	r1, r6, r5, r1
 800449c:	3130      	adds	r1, #48	; 0x30
 800449e:	2d09      	cmp	r5, #9
 80044a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80044a4:	f103 32ff 	add.w	r2, r3, #4294967295
 80044a8:	4629      	mov	r1, r5
 80044aa:	dc09      	bgt.n	80044c0 <__exponent+0x4c>
 80044ac:	3130      	adds	r1, #48	; 0x30
 80044ae:	3b02      	subs	r3, #2
 80044b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80044b4:	42bb      	cmp	r3, r7
 80044b6:	4622      	mov	r2, r4
 80044b8:	d304      	bcc.n	80044c4 <__exponent+0x50>
 80044ba:	1a10      	subs	r0, r2, r0
 80044bc:	b003      	add	sp, #12
 80044be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044c0:	4613      	mov	r3, r2
 80044c2:	e7e7      	b.n	8004494 <__exponent+0x20>
 80044c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044c8:	f804 2b01 	strb.w	r2, [r4], #1
 80044cc:	e7f2      	b.n	80044b4 <__exponent+0x40>
 80044ce:	2330      	movs	r3, #48	; 0x30
 80044d0:	4419      	add	r1, r3
 80044d2:	7083      	strb	r3, [r0, #2]
 80044d4:	1d02      	adds	r2, r0, #4
 80044d6:	70c1      	strb	r1, [r0, #3]
 80044d8:	e7ef      	b.n	80044ba <__exponent+0x46>
 80044da:	0000      	movs	r0, r0
 80044dc:	0000      	movs	r0, r0
	...

080044e0 <_printf_float>:
 80044e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	b08d      	sub	sp, #52	; 0x34
 80044e6:	460c      	mov	r4, r1
 80044e8:	4616      	mov	r6, r2
 80044ea:	461f      	mov	r7, r3
 80044ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80044f0:	4605      	mov	r5, r0
 80044f2:	f001 f871 	bl	80055d8 <_localeconv_r>
 80044f6:	f8d0 b000 	ldr.w	fp, [r0]
 80044fa:	4658      	mov	r0, fp
 80044fc:	f7fb fe9c 	bl	8000238 <strlen>
 8004500:	2300      	movs	r3, #0
 8004502:	930a      	str	r3, [sp, #40]	; 0x28
 8004504:	f8d8 3000 	ldr.w	r3, [r8]
 8004508:	9005      	str	r0, [sp, #20]
 800450a:	3307      	adds	r3, #7
 800450c:	f023 0307 	bic.w	r3, r3, #7
 8004510:	f103 0108 	add.w	r1, r3, #8
 8004514:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004518:	6822      	ldr	r2, [r4, #0]
 800451a:	f8c8 1000 	str.w	r1, [r8]
 800451e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004522:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004526:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 80047b0 <_printf_float+0x2d0>
 800452a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800452e:	eeb0 6bc0 	vabs.f64	d6, d0
 8004532:	eeb4 6b47 	vcmp.f64	d6, d7
 8004536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800453a:	dd24      	ble.n	8004586 <_printf_float+0xa6>
 800453c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004544:	d502      	bpl.n	800454c <_printf_float+0x6c>
 8004546:	232d      	movs	r3, #45	; 0x2d
 8004548:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800454c:	499a      	ldr	r1, [pc, #616]	; (80047b8 <_printf_float+0x2d8>)
 800454e:	4b9b      	ldr	r3, [pc, #620]	; (80047bc <_printf_float+0x2dc>)
 8004550:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004554:	bf8c      	ite	hi
 8004556:	4688      	movhi	r8, r1
 8004558:	4698      	movls	r8, r3
 800455a:	f022 0204 	bic.w	r2, r2, #4
 800455e:	2303      	movs	r3, #3
 8004560:	6123      	str	r3, [r4, #16]
 8004562:	6022      	str	r2, [r4, #0]
 8004564:	f04f 0a00 	mov.w	sl, #0
 8004568:	9700      	str	r7, [sp, #0]
 800456a:	4633      	mov	r3, r6
 800456c:	aa0b      	add	r2, sp, #44	; 0x2c
 800456e:	4621      	mov	r1, r4
 8004570:	4628      	mov	r0, r5
 8004572:	f000 f9e1 	bl	8004938 <_printf_common>
 8004576:	3001      	adds	r0, #1
 8004578:	f040 8089 	bne.w	800468e <_printf_float+0x1ae>
 800457c:	f04f 30ff 	mov.w	r0, #4294967295
 8004580:	b00d      	add	sp, #52	; 0x34
 8004582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004586:	eeb4 0b40 	vcmp.f64	d0, d0
 800458a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458e:	d702      	bvc.n	8004596 <_printf_float+0xb6>
 8004590:	498b      	ldr	r1, [pc, #556]	; (80047c0 <_printf_float+0x2e0>)
 8004592:	4b8c      	ldr	r3, [pc, #560]	; (80047c4 <_printf_float+0x2e4>)
 8004594:	e7dc      	b.n	8004550 <_printf_float+0x70>
 8004596:	6861      	ldr	r1, [r4, #4]
 8004598:	1c4b      	adds	r3, r1, #1
 800459a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800459e:	ab0a      	add	r3, sp, #40	; 0x28
 80045a0:	a809      	add	r0, sp, #36	; 0x24
 80045a2:	d13b      	bne.n	800461c <_printf_float+0x13c>
 80045a4:	2106      	movs	r1, #6
 80045a6:	6061      	str	r1, [r4, #4]
 80045a8:	f04f 0c00 	mov.w	ip, #0
 80045ac:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80045b0:	e9cd 0900 	strd	r0, r9, [sp]
 80045b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80045b8:	6022      	str	r2, [r4, #0]
 80045ba:	6861      	ldr	r1, [r4, #4]
 80045bc:	4628      	mov	r0, r5
 80045be:	f7ff ff07 	bl	80043d0 <__cvt>
 80045c2:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 80045c6:	2b47      	cmp	r3, #71	; 0x47
 80045c8:	4680      	mov	r8, r0
 80045ca:	d109      	bne.n	80045e0 <_printf_float+0x100>
 80045cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045ce:	1cd8      	adds	r0, r3, #3
 80045d0:	db02      	blt.n	80045d8 <_printf_float+0xf8>
 80045d2:	6862      	ldr	r2, [r4, #4]
 80045d4:	4293      	cmp	r3, r2
 80045d6:	dd47      	ble.n	8004668 <_printf_float+0x188>
 80045d8:	f1a9 0902 	sub.w	r9, r9, #2
 80045dc:	fa5f f989 	uxtb.w	r9, r9
 80045e0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80045e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80045e6:	d824      	bhi.n	8004632 <_printf_float+0x152>
 80045e8:	3901      	subs	r1, #1
 80045ea:	464a      	mov	r2, r9
 80045ec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80045f0:	9109      	str	r1, [sp, #36]	; 0x24
 80045f2:	f7ff ff3f 	bl	8004474 <__exponent>
 80045f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045f8:	1813      	adds	r3, r2, r0
 80045fa:	2a01      	cmp	r2, #1
 80045fc:	4682      	mov	sl, r0
 80045fe:	6123      	str	r3, [r4, #16]
 8004600:	dc02      	bgt.n	8004608 <_printf_float+0x128>
 8004602:	6822      	ldr	r2, [r4, #0]
 8004604:	07d1      	lsls	r1, r2, #31
 8004606:	d501      	bpl.n	800460c <_printf_float+0x12c>
 8004608:	3301      	adds	r3, #1
 800460a:	6123      	str	r3, [r4, #16]
 800460c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0a9      	beq.n	8004568 <_printf_float+0x88>
 8004614:	232d      	movs	r3, #45	; 0x2d
 8004616:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800461a:	e7a5      	b.n	8004568 <_printf_float+0x88>
 800461c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8004620:	f000 8178 	beq.w	8004914 <_printf_float+0x434>
 8004624:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004628:	d1be      	bne.n	80045a8 <_printf_float+0xc8>
 800462a:	2900      	cmp	r1, #0
 800462c:	d1bc      	bne.n	80045a8 <_printf_float+0xc8>
 800462e:	2101      	movs	r1, #1
 8004630:	e7b9      	b.n	80045a6 <_printf_float+0xc6>
 8004632:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004636:	d119      	bne.n	800466c <_printf_float+0x18c>
 8004638:	2900      	cmp	r1, #0
 800463a:	6863      	ldr	r3, [r4, #4]
 800463c:	dd0c      	ble.n	8004658 <_printf_float+0x178>
 800463e:	6121      	str	r1, [r4, #16]
 8004640:	b913      	cbnz	r3, 8004648 <_printf_float+0x168>
 8004642:	6822      	ldr	r2, [r4, #0]
 8004644:	07d2      	lsls	r2, r2, #31
 8004646:	d502      	bpl.n	800464e <_printf_float+0x16e>
 8004648:	3301      	adds	r3, #1
 800464a:	440b      	add	r3, r1
 800464c:	6123      	str	r3, [r4, #16]
 800464e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004650:	65a3      	str	r3, [r4, #88]	; 0x58
 8004652:	f04f 0a00 	mov.w	sl, #0
 8004656:	e7d9      	b.n	800460c <_printf_float+0x12c>
 8004658:	b913      	cbnz	r3, 8004660 <_printf_float+0x180>
 800465a:	6822      	ldr	r2, [r4, #0]
 800465c:	07d0      	lsls	r0, r2, #31
 800465e:	d501      	bpl.n	8004664 <_printf_float+0x184>
 8004660:	3302      	adds	r3, #2
 8004662:	e7f3      	b.n	800464c <_printf_float+0x16c>
 8004664:	2301      	movs	r3, #1
 8004666:	e7f1      	b.n	800464c <_printf_float+0x16c>
 8004668:	f04f 0967 	mov.w	r9, #103	; 0x67
 800466c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004670:	4293      	cmp	r3, r2
 8004672:	db05      	blt.n	8004680 <_printf_float+0x1a0>
 8004674:	6822      	ldr	r2, [r4, #0]
 8004676:	6123      	str	r3, [r4, #16]
 8004678:	07d1      	lsls	r1, r2, #31
 800467a:	d5e8      	bpl.n	800464e <_printf_float+0x16e>
 800467c:	3301      	adds	r3, #1
 800467e:	e7e5      	b.n	800464c <_printf_float+0x16c>
 8004680:	2b00      	cmp	r3, #0
 8004682:	bfd4      	ite	le
 8004684:	f1c3 0302 	rsble	r3, r3, #2
 8004688:	2301      	movgt	r3, #1
 800468a:	4413      	add	r3, r2
 800468c:	e7de      	b.n	800464c <_printf_float+0x16c>
 800468e:	6823      	ldr	r3, [r4, #0]
 8004690:	055a      	lsls	r2, r3, #21
 8004692:	d407      	bmi.n	80046a4 <_printf_float+0x1c4>
 8004694:	6923      	ldr	r3, [r4, #16]
 8004696:	4642      	mov	r2, r8
 8004698:	4631      	mov	r1, r6
 800469a:	4628      	mov	r0, r5
 800469c:	47b8      	blx	r7
 800469e:	3001      	adds	r0, #1
 80046a0:	d12a      	bne.n	80046f8 <_printf_float+0x218>
 80046a2:	e76b      	b.n	800457c <_printf_float+0x9c>
 80046a4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80046a8:	f240 80de 	bls.w	8004868 <_printf_float+0x388>
 80046ac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80046b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80046b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b8:	d133      	bne.n	8004722 <_printf_float+0x242>
 80046ba:	2301      	movs	r3, #1
 80046bc:	4a42      	ldr	r2, [pc, #264]	; (80047c8 <_printf_float+0x2e8>)
 80046be:	4631      	mov	r1, r6
 80046c0:	4628      	mov	r0, r5
 80046c2:	47b8      	blx	r7
 80046c4:	3001      	adds	r0, #1
 80046c6:	f43f af59 	beq.w	800457c <_printf_float+0x9c>
 80046ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046ce:	429a      	cmp	r2, r3
 80046d0:	db02      	blt.n	80046d8 <_printf_float+0x1f8>
 80046d2:	6823      	ldr	r3, [r4, #0]
 80046d4:	07d8      	lsls	r0, r3, #31
 80046d6:	d50f      	bpl.n	80046f8 <_printf_float+0x218>
 80046d8:	9b05      	ldr	r3, [sp, #20]
 80046da:	465a      	mov	r2, fp
 80046dc:	4631      	mov	r1, r6
 80046de:	4628      	mov	r0, r5
 80046e0:	47b8      	blx	r7
 80046e2:	3001      	adds	r0, #1
 80046e4:	f43f af4a 	beq.w	800457c <_printf_float+0x9c>
 80046e8:	f04f 0800 	mov.w	r8, #0
 80046ec:	f104 091a 	add.w	r9, r4, #26
 80046f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046f2:	3b01      	subs	r3, #1
 80046f4:	4543      	cmp	r3, r8
 80046f6:	dc09      	bgt.n	800470c <_printf_float+0x22c>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	079b      	lsls	r3, r3, #30
 80046fc:	f100 8105 	bmi.w	800490a <_printf_float+0x42a>
 8004700:	68e0      	ldr	r0, [r4, #12]
 8004702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004704:	4298      	cmp	r0, r3
 8004706:	bfb8      	it	lt
 8004708:	4618      	movlt	r0, r3
 800470a:	e739      	b.n	8004580 <_printf_float+0xa0>
 800470c:	2301      	movs	r3, #1
 800470e:	464a      	mov	r2, r9
 8004710:	4631      	mov	r1, r6
 8004712:	4628      	mov	r0, r5
 8004714:	47b8      	blx	r7
 8004716:	3001      	adds	r0, #1
 8004718:	f43f af30 	beq.w	800457c <_printf_float+0x9c>
 800471c:	f108 0801 	add.w	r8, r8, #1
 8004720:	e7e6      	b.n	80046f0 <_printf_float+0x210>
 8004722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004724:	2b00      	cmp	r3, #0
 8004726:	dc2b      	bgt.n	8004780 <_printf_float+0x2a0>
 8004728:	2301      	movs	r3, #1
 800472a:	4a27      	ldr	r2, [pc, #156]	; (80047c8 <_printf_float+0x2e8>)
 800472c:	4631      	mov	r1, r6
 800472e:	4628      	mov	r0, r5
 8004730:	47b8      	blx	r7
 8004732:	3001      	adds	r0, #1
 8004734:	f43f af22 	beq.w	800457c <_printf_float+0x9c>
 8004738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800473a:	b923      	cbnz	r3, 8004746 <_printf_float+0x266>
 800473c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800473e:	b913      	cbnz	r3, 8004746 <_printf_float+0x266>
 8004740:	6823      	ldr	r3, [r4, #0]
 8004742:	07d9      	lsls	r1, r3, #31
 8004744:	d5d8      	bpl.n	80046f8 <_printf_float+0x218>
 8004746:	9b05      	ldr	r3, [sp, #20]
 8004748:	465a      	mov	r2, fp
 800474a:	4631      	mov	r1, r6
 800474c:	4628      	mov	r0, r5
 800474e:	47b8      	blx	r7
 8004750:	3001      	adds	r0, #1
 8004752:	f43f af13 	beq.w	800457c <_printf_float+0x9c>
 8004756:	f04f 0900 	mov.w	r9, #0
 800475a:	f104 0a1a 	add.w	sl, r4, #26
 800475e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004760:	425b      	negs	r3, r3
 8004762:	454b      	cmp	r3, r9
 8004764:	dc01      	bgt.n	800476a <_printf_float+0x28a>
 8004766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004768:	e795      	b.n	8004696 <_printf_float+0x1b6>
 800476a:	2301      	movs	r3, #1
 800476c:	4652      	mov	r2, sl
 800476e:	4631      	mov	r1, r6
 8004770:	4628      	mov	r0, r5
 8004772:	47b8      	blx	r7
 8004774:	3001      	adds	r0, #1
 8004776:	f43f af01 	beq.w	800457c <_printf_float+0x9c>
 800477a:	f109 0901 	add.w	r9, r9, #1
 800477e:	e7ee      	b.n	800475e <_printf_float+0x27e>
 8004780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004782:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004784:	429a      	cmp	r2, r3
 8004786:	bfa8      	it	ge
 8004788:	461a      	movge	r2, r3
 800478a:	2a00      	cmp	r2, #0
 800478c:	4691      	mov	r9, r2
 800478e:	dd07      	ble.n	80047a0 <_printf_float+0x2c0>
 8004790:	4613      	mov	r3, r2
 8004792:	4631      	mov	r1, r6
 8004794:	4642      	mov	r2, r8
 8004796:	4628      	mov	r0, r5
 8004798:	47b8      	blx	r7
 800479a:	3001      	adds	r0, #1
 800479c:	f43f aeee 	beq.w	800457c <_printf_float+0x9c>
 80047a0:	f104 031a 	add.w	r3, r4, #26
 80047a4:	f04f 0a00 	mov.w	sl, #0
 80047a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047ac:	9307      	str	r3, [sp, #28]
 80047ae:	e017      	b.n	80047e0 <_printf_float+0x300>
 80047b0:	ffffffff 	.word	0xffffffff
 80047b4:	7fefffff 	.word	0x7fefffff
 80047b8:	08005f48 	.word	0x08005f48
 80047bc:	08005f44 	.word	0x08005f44
 80047c0:	08005f50 	.word	0x08005f50
 80047c4:	08005f4c 	.word	0x08005f4c
 80047c8:	08005f54 	.word	0x08005f54
 80047cc:	2301      	movs	r3, #1
 80047ce:	9a07      	ldr	r2, [sp, #28]
 80047d0:	4631      	mov	r1, r6
 80047d2:	4628      	mov	r0, r5
 80047d4:	47b8      	blx	r7
 80047d6:	3001      	adds	r0, #1
 80047d8:	f43f aed0 	beq.w	800457c <_printf_float+0x9c>
 80047dc:	f10a 0a01 	add.w	sl, sl, #1
 80047e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047e2:	9306      	str	r3, [sp, #24]
 80047e4:	eba3 0309 	sub.w	r3, r3, r9
 80047e8:	4553      	cmp	r3, sl
 80047ea:	dcef      	bgt.n	80047cc <_printf_float+0x2ec>
 80047ec:	9b06      	ldr	r3, [sp, #24]
 80047ee:	4498      	add	r8, r3
 80047f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047f4:	429a      	cmp	r2, r3
 80047f6:	db15      	blt.n	8004824 <_printf_float+0x344>
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	07da      	lsls	r2, r3, #31
 80047fc:	d412      	bmi.n	8004824 <_printf_float+0x344>
 80047fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004800:	9a06      	ldr	r2, [sp, #24]
 8004802:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004804:	1a9a      	subs	r2, r3, r2
 8004806:	eba3 0a01 	sub.w	sl, r3, r1
 800480a:	4592      	cmp	sl, r2
 800480c:	bfa8      	it	ge
 800480e:	4692      	movge	sl, r2
 8004810:	f1ba 0f00 	cmp.w	sl, #0
 8004814:	dc0e      	bgt.n	8004834 <_printf_float+0x354>
 8004816:	f04f 0800 	mov.w	r8, #0
 800481a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800481e:	f104 091a 	add.w	r9, r4, #26
 8004822:	e019      	b.n	8004858 <_printf_float+0x378>
 8004824:	9b05      	ldr	r3, [sp, #20]
 8004826:	465a      	mov	r2, fp
 8004828:	4631      	mov	r1, r6
 800482a:	4628      	mov	r0, r5
 800482c:	47b8      	blx	r7
 800482e:	3001      	adds	r0, #1
 8004830:	d1e5      	bne.n	80047fe <_printf_float+0x31e>
 8004832:	e6a3      	b.n	800457c <_printf_float+0x9c>
 8004834:	4653      	mov	r3, sl
 8004836:	4642      	mov	r2, r8
 8004838:	4631      	mov	r1, r6
 800483a:	4628      	mov	r0, r5
 800483c:	47b8      	blx	r7
 800483e:	3001      	adds	r0, #1
 8004840:	d1e9      	bne.n	8004816 <_printf_float+0x336>
 8004842:	e69b      	b.n	800457c <_printf_float+0x9c>
 8004844:	2301      	movs	r3, #1
 8004846:	464a      	mov	r2, r9
 8004848:	4631      	mov	r1, r6
 800484a:	4628      	mov	r0, r5
 800484c:	47b8      	blx	r7
 800484e:	3001      	adds	r0, #1
 8004850:	f43f ae94 	beq.w	800457c <_printf_float+0x9c>
 8004854:	f108 0801 	add.w	r8, r8, #1
 8004858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800485c:	1a9b      	subs	r3, r3, r2
 800485e:	eba3 030a 	sub.w	r3, r3, sl
 8004862:	4543      	cmp	r3, r8
 8004864:	dcee      	bgt.n	8004844 <_printf_float+0x364>
 8004866:	e747      	b.n	80046f8 <_printf_float+0x218>
 8004868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800486a:	2a01      	cmp	r2, #1
 800486c:	dc01      	bgt.n	8004872 <_printf_float+0x392>
 800486e:	07db      	lsls	r3, r3, #31
 8004870:	d539      	bpl.n	80048e6 <_printf_float+0x406>
 8004872:	2301      	movs	r3, #1
 8004874:	4642      	mov	r2, r8
 8004876:	4631      	mov	r1, r6
 8004878:	4628      	mov	r0, r5
 800487a:	47b8      	blx	r7
 800487c:	3001      	adds	r0, #1
 800487e:	f43f ae7d 	beq.w	800457c <_printf_float+0x9c>
 8004882:	9b05      	ldr	r3, [sp, #20]
 8004884:	465a      	mov	r2, fp
 8004886:	4631      	mov	r1, r6
 8004888:	4628      	mov	r0, r5
 800488a:	47b8      	blx	r7
 800488c:	3001      	adds	r0, #1
 800488e:	f108 0801 	add.w	r8, r8, #1
 8004892:	f43f ae73 	beq.w	800457c <_printf_float+0x9c>
 8004896:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800489a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800489c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80048a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80048a8:	d018      	beq.n	80048dc <_printf_float+0x3fc>
 80048aa:	4642      	mov	r2, r8
 80048ac:	4631      	mov	r1, r6
 80048ae:	4628      	mov	r0, r5
 80048b0:	47b8      	blx	r7
 80048b2:	3001      	adds	r0, #1
 80048b4:	d10e      	bne.n	80048d4 <_printf_float+0x3f4>
 80048b6:	e661      	b.n	800457c <_printf_float+0x9c>
 80048b8:	2301      	movs	r3, #1
 80048ba:	464a      	mov	r2, r9
 80048bc:	4631      	mov	r1, r6
 80048be:	4628      	mov	r0, r5
 80048c0:	47b8      	blx	r7
 80048c2:	3001      	adds	r0, #1
 80048c4:	f43f ae5a 	beq.w	800457c <_printf_float+0x9c>
 80048c8:	f108 0801 	add.w	r8, r8, #1
 80048cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048ce:	3b01      	subs	r3, #1
 80048d0:	4543      	cmp	r3, r8
 80048d2:	dcf1      	bgt.n	80048b8 <_printf_float+0x3d8>
 80048d4:	4653      	mov	r3, sl
 80048d6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80048da:	e6dd      	b.n	8004698 <_printf_float+0x1b8>
 80048dc:	f04f 0800 	mov.w	r8, #0
 80048e0:	f104 091a 	add.w	r9, r4, #26
 80048e4:	e7f2      	b.n	80048cc <_printf_float+0x3ec>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e7df      	b.n	80048aa <_printf_float+0x3ca>
 80048ea:	2301      	movs	r3, #1
 80048ec:	464a      	mov	r2, r9
 80048ee:	4631      	mov	r1, r6
 80048f0:	4628      	mov	r0, r5
 80048f2:	47b8      	blx	r7
 80048f4:	3001      	adds	r0, #1
 80048f6:	f43f ae41 	beq.w	800457c <_printf_float+0x9c>
 80048fa:	f108 0801 	add.w	r8, r8, #1
 80048fe:	68e3      	ldr	r3, [r4, #12]
 8004900:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	4543      	cmp	r3, r8
 8004906:	dcf0      	bgt.n	80048ea <_printf_float+0x40a>
 8004908:	e6fa      	b.n	8004700 <_printf_float+0x220>
 800490a:	f04f 0800 	mov.w	r8, #0
 800490e:	f104 0919 	add.w	r9, r4, #25
 8004912:	e7f4      	b.n	80048fe <_printf_float+0x41e>
 8004914:	2900      	cmp	r1, #0
 8004916:	f43f ae8a 	beq.w	800462e <_printf_float+0x14e>
 800491a:	f04f 0c00 	mov.w	ip, #0
 800491e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8004922:	e9cd 0900 	strd	r0, r9, [sp]
 8004926:	6022      	str	r2, [r4, #0]
 8004928:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800492c:	4628      	mov	r0, r5
 800492e:	f7ff fd4f 	bl	80043d0 <__cvt>
 8004932:	4680      	mov	r8, r0
 8004934:	e64a      	b.n	80045cc <_printf_float+0xec>
 8004936:	bf00      	nop

08004938 <_printf_common>:
 8004938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800493c:	4691      	mov	r9, r2
 800493e:	461f      	mov	r7, r3
 8004940:	688a      	ldr	r2, [r1, #8]
 8004942:	690b      	ldr	r3, [r1, #16]
 8004944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004948:	4293      	cmp	r3, r2
 800494a:	bfb8      	it	lt
 800494c:	4613      	movlt	r3, r2
 800494e:	f8c9 3000 	str.w	r3, [r9]
 8004952:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004956:	4606      	mov	r6, r0
 8004958:	460c      	mov	r4, r1
 800495a:	b112      	cbz	r2, 8004962 <_printf_common+0x2a>
 800495c:	3301      	adds	r3, #1
 800495e:	f8c9 3000 	str.w	r3, [r9]
 8004962:	6823      	ldr	r3, [r4, #0]
 8004964:	0699      	lsls	r1, r3, #26
 8004966:	bf42      	ittt	mi
 8004968:	f8d9 3000 	ldrmi.w	r3, [r9]
 800496c:	3302      	addmi	r3, #2
 800496e:	f8c9 3000 	strmi.w	r3, [r9]
 8004972:	6825      	ldr	r5, [r4, #0]
 8004974:	f015 0506 	ands.w	r5, r5, #6
 8004978:	d107      	bne.n	800498a <_printf_common+0x52>
 800497a:	f104 0a19 	add.w	sl, r4, #25
 800497e:	68e3      	ldr	r3, [r4, #12]
 8004980:	f8d9 2000 	ldr.w	r2, [r9]
 8004984:	1a9b      	subs	r3, r3, r2
 8004986:	42ab      	cmp	r3, r5
 8004988:	dc28      	bgt.n	80049dc <_printf_common+0xa4>
 800498a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800498e:	6822      	ldr	r2, [r4, #0]
 8004990:	3300      	adds	r3, #0
 8004992:	bf18      	it	ne
 8004994:	2301      	movne	r3, #1
 8004996:	0692      	lsls	r2, r2, #26
 8004998:	d42d      	bmi.n	80049f6 <_printf_common+0xbe>
 800499a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800499e:	4639      	mov	r1, r7
 80049a0:	4630      	mov	r0, r6
 80049a2:	47c0      	blx	r8
 80049a4:	3001      	adds	r0, #1
 80049a6:	d020      	beq.n	80049ea <_printf_common+0xb2>
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	68e5      	ldr	r5, [r4, #12]
 80049ac:	f8d9 2000 	ldr.w	r2, [r9]
 80049b0:	f003 0306 	and.w	r3, r3, #6
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	bf08      	it	eq
 80049b8:	1aad      	subeq	r5, r5, r2
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	6922      	ldr	r2, [r4, #16]
 80049be:	bf0c      	ite	eq
 80049c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049c4:	2500      	movne	r5, #0
 80049c6:	4293      	cmp	r3, r2
 80049c8:	bfc4      	itt	gt
 80049ca:	1a9b      	subgt	r3, r3, r2
 80049cc:	18ed      	addgt	r5, r5, r3
 80049ce:	f04f 0900 	mov.w	r9, #0
 80049d2:	341a      	adds	r4, #26
 80049d4:	454d      	cmp	r5, r9
 80049d6:	d11a      	bne.n	8004a0e <_printf_common+0xd6>
 80049d8:	2000      	movs	r0, #0
 80049da:	e008      	b.n	80049ee <_printf_common+0xb6>
 80049dc:	2301      	movs	r3, #1
 80049de:	4652      	mov	r2, sl
 80049e0:	4639      	mov	r1, r7
 80049e2:	4630      	mov	r0, r6
 80049e4:	47c0      	blx	r8
 80049e6:	3001      	adds	r0, #1
 80049e8:	d103      	bne.n	80049f2 <_printf_common+0xba>
 80049ea:	f04f 30ff 	mov.w	r0, #4294967295
 80049ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f2:	3501      	adds	r5, #1
 80049f4:	e7c3      	b.n	800497e <_printf_common+0x46>
 80049f6:	18e1      	adds	r1, r4, r3
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	2030      	movs	r0, #48	; 0x30
 80049fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a00:	4422      	add	r2, r4
 8004a02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a0a:	3302      	adds	r3, #2
 8004a0c:	e7c5      	b.n	800499a <_printf_common+0x62>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	4622      	mov	r2, r4
 8004a12:	4639      	mov	r1, r7
 8004a14:	4630      	mov	r0, r6
 8004a16:	47c0      	blx	r8
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d0e6      	beq.n	80049ea <_printf_common+0xb2>
 8004a1c:	f109 0901 	add.w	r9, r9, #1
 8004a20:	e7d8      	b.n	80049d4 <_printf_common+0x9c>

08004a22 <quorem>:
 8004a22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a26:	6903      	ldr	r3, [r0, #16]
 8004a28:	690c      	ldr	r4, [r1, #16]
 8004a2a:	42a3      	cmp	r3, r4
 8004a2c:	4680      	mov	r8, r0
 8004a2e:	f2c0 8082 	blt.w	8004b36 <quorem+0x114>
 8004a32:	3c01      	subs	r4, #1
 8004a34:	f101 0714 	add.w	r7, r1, #20
 8004a38:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004a3c:	f100 0614 	add.w	r6, r0, #20
 8004a40:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004a44:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004a48:	eb06 030c 	add.w	r3, r6, ip
 8004a4c:	3501      	adds	r5, #1
 8004a4e:	eb07 090c 	add.w	r9, r7, ip
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	fbb0 f5f5 	udiv	r5, r0, r5
 8004a58:	b395      	cbz	r5, 8004ac0 <quorem+0x9e>
 8004a5a:	f04f 0a00 	mov.w	sl, #0
 8004a5e:	4638      	mov	r0, r7
 8004a60:	46b6      	mov	lr, r6
 8004a62:	46d3      	mov	fp, sl
 8004a64:	f850 2b04 	ldr.w	r2, [r0], #4
 8004a68:	b293      	uxth	r3, r2
 8004a6a:	fb05 a303 	mla	r3, r5, r3, sl
 8004a6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	ebab 0303 	sub.w	r3, fp, r3
 8004a78:	0c12      	lsrs	r2, r2, #16
 8004a7a:	f8de b000 	ldr.w	fp, [lr]
 8004a7e:	fb05 a202 	mla	r2, r5, r2, sl
 8004a82:	fa13 f38b 	uxtah	r3, r3, fp
 8004a86:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004a8a:	fa1f fb82 	uxth.w	fp, r2
 8004a8e:	f8de 2000 	ldr.w	r2, [lr]
 8004a92:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004a96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004aa0:	4581      	cmp	r9, r0
 8004aa2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004aa6:	f84e 3b04 	str.w	r3, [lr], #4
 8004aaa:	d2db      	bcs.n	8004a64 <quorem+0x42>
 8004aac:	f856 300c 	ldr.w	r3, [r6, ip]
 8004ab0:	b933      	cbnz	r3, 8004ac0 <quorem+0x9e>
 8004ab2:	9b01      	ldr	r3, [sp, #4]
 8004ab4:	3b04      	subs	r3, #4
 8004ab6:	429e      	cmp	r6, r3
 8004ab8:	461a      	mov	r2, r3
 8004aba:	d330      	bcc.n	8004b1e <quorem+0xfc>
 8004abc:	f8c8 4010 	str.w	r4, [r8, #16]
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	f000 ffbf 	bl	8005a44 <__mcmp>
 8004ac6:	2800      	cmp	r0, #0
 8004ac8:	db25      	blt.n	8004b16 <quorem+0xf4>
 8004aca:	3501      	adds	r5, #1
 8004acc:	4630      	mov	r0, r6
 8004ace:	f04f 0c00 	mov.w	ip, #0
 8004ad2:	f857 2b04 	ldr.w	r2, [r7], #4
 8004ad6:	f8d0 e000 	ldr.w	lr, [r0]
 8004ada:	b293      	uxth	r3, r2
 8004adc:	ebac 0303 	sub.w	r3, ip, r3
 8004ae0:	0c12      	lsrs	r2, r2, #16
 8004ae2:	fa13 f38e 	uxtah	r3, r3, lr
 8004ae6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004aea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004af4:	45b9      	cmp	r9, r7
 8004af6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004afa:	f840 3b04 	str.w	r3, [r0], #4
 8004afe:	d2e8      	bcs.n	8004ad2 <quorem+0xb0>
 8004b00:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004b04:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004b08:	b92a      	cbnz	r2, 8004b16 <quorem+0xf4>
 8004b0a:	3b04      	subs	r3, #4
 8004b0c:	429e      	cmp	r6, r3
 8004b0e:	461a      	mov	r2, r3
 8004b10:	d30b      	bcc.n	8004b2a <quorem+0x108>
 8004b12:	f8c8 4010 	str.w	r4, [r8, #16]
 8004b16:	4628      	mov	r0, r5
 8004b18:	b003      	add	sp, #12
 8004b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	3b04      	subs	r3, #4
 8004b22:	2a00      	cmp	r2, #0
 8004b24:	d1ca      	bne.n	8004abc <quorem+0x9a>
 8004b26:	3c01      	subs	r4, #1
 8004b28:	e7c5      	b.n	8004ab6 <quorem+0x94>
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	3b04      	subs	r3, #4
 8004b2e:	2a00      	cmp	r2, #0
 8004b30:	d1ef      	bne.n	8004b12 <quorem+0xf0>
 8004b32:	3c01      	subs	r4, #1
 8004b34:	e7ea      	b.n	8004b0c <quorem+0xea>
 8004b36:	2000      	movs	r0, #0
 8004b38:	e7ee      	b.n	8004b18 <quorem+0xf6>
 8004b3a:	0000      	movs	r0, r0
 8004b3c:	0000      	movs	r0, r0
	...

08004b40 <_dtoa_r>:
 8004b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b44:	ec57 6b10 	vmov	r6, r7, d0
 8004b48:	b095      	sub	sp, #84	; 0x54
 8004b4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b4c:	9108      	str	r1, [sp, #32]
 8004b4e:	4604      	mov	r4, r0
 8004b50:	920a      	str	r2, [sp, #40]	; 0x28
 8004b52:	9311      	str	r3, [sp, #68]	; 0x44
 8004b54:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8004b58:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004b5c:	b93d      	cbnz	r5, 8004b6e <_dtoa_r+0x2e>
 8004b5e:	2010      	movs	r0, #16
 8004b60:	f000 fd48 	bl	80055f4 <malloc>
 8004b64:	6260      	str	r0, [r4, #36]	; 0x24
 8004b66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004b6a:	6005      	str	r5, [r0, #0]
 8004b6c:	60c5      	str	r5, [r0, #12]
 8004b6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b70:	6819      	ldr	r1, [r3, #0]
 8004b72:	b151      	cbz	r1, 8004b8a <_dtoa_r+0x4a>
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	604a      	str	r2, [r1, #4]
 8004b78:	2301      	movs	r3, #1
 8004b7a:	4093      	lsls	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 fd7f 	bl	8005682 <_Bfree>
 8004b84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	1e3b      	subs	r3, r7, #0
 8004b8c:	bfb9      	ittee	lt
 8004b8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004b92:	9303      	strlt	r3, [sp, #12]
 8004b94:	2300      	movge	r3, #0
 8004b96:	f8c8 3000 	strge.w	r3, [r8]
 8004b9a:	9d03      	ldr	r5, [sp, #12]
 8004b9c:	4bac      	ldr	r3, [pc, #688]	; (8004e50 <_dtoa_r+0x310>)
 8004b9e:	bfbc      	itt	lt
 8004ba0:	2201      	movlt	r2, #1
 8004ba2:	f8c8 2000 	strlt.w	r2, [r8]
 8004ba6:	43ab      	bics	r3, r5
 8004ba8:	d11b      	bne.n	8004be2 <_dtoa_r+0xa2>
 8004baa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004bac:	f242 730f 	movw	r3, #9999	; 0x270f
 8004bb0:	6013      	str	r3, [r2, #0]
 8004bb2:	9b02      	ldr	r3, [sp, #8]
 8004bb4:	b923      	cbnz	r3, 8004bc0 <_dtoa_r+0x80>
 8004bb6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004bba:	2d00      	cmp	r5, #0
 8004bbc:	f000 84dd 	beq.w	800557a <_dtoa_r+0xa3a>
 8004bc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004bc2:	b953      	cbnz	r3, 8004bda <_dtoa_r+0x9a>
 8004bc4:	4ba3      	ldr	r3, [pc, #652]	; (8004e54 <_dtoa_r+0x314>)
 8004bc6:	e020      	b.n	8004c0a <_dtoa_r+0xca>
 8004bc8:	4ba3      	ldr	r3, [pc, #652]	; (8004e58 <_dtoa_r+0x318>)
 8004bca:	9304      	str	r3, [sp, #16]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004bd0:	6013      	str	r3, [r2, #0]
 8004bd2:	9804      	ldr	r0, [sp, #16]
 8004bd4:	b015      	add	sp, #84	; 0x54
 8004bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bda:	4b9e      	ldr	r3, [pc, #632]	; (8004e54 <_dtoa_r+0x314>)
 8004bdc:	9304      	str	r3, [sp, #16]
 8004bde:	3303      	adds	r3, #3
 8004be0:	e7f5      	b.n	8004bce <_dtoa_r+0x8e>
 8004be2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004be6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bee:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004bf2:	d10c      	bne.n	8004c0e <_dtoa_r+0xce>
 8004bf4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 84b9 	beq.w	8005574 <_dtoa_r+0xa34>
 8004c02:	4b96      	ldr	r3, [pc, #600]	; (8004e5c <_dtoa_r+0x31c>)
 8004c04:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004c06:	6013      	str	r3, [r2, #0]
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	9304      	str	r3, [sp, #16]
 8004c0c:	e7e1      	b.n	8004bd2 <_dtoa_r+0x92>
 8004c0e:	a913      	add	r1, sp, #76	; 0x4c
 8004c10:	aa12      	add	r2, sp, #72	; 0x48
 8004c12:	ed9d 0b04 	vldr	d0, [sp, #16]
 8004c16:	4620      	mov	r0, r4
 8004c18:	f000 ff8b 	bl	8005b32 <__d2b>
 8004c1c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8004c20:	9001      	str	r0, [sp, #4]
 8004c22:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004c24:	2e00      	cmp	r6, #0
 8004c26:	d046      	beq.n	8004cb6 <_dtoa_r+0x176>
 8004c28:	9805      	ldr	r0, [sp, #20]
 8004c2a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8004c2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c32:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8004c36:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004c3a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8004c3e:	2700      	movs	r7, #0
 8004c40:	ee07 aa90 	vmov	s15, sl
 8004c44:	ec43 2b16 	vmov	d6, r2, r3
 8004c48:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8004c4c:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8004e38 <_dtoa_r+0x2f8>
 8004c50:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8004c54:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004c58:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8004e40 <_dtoa_r+0x300>
 8004c5c:	eea7 6b04 	vfma.f64	d6, d7, d4
 8004c60:	eeb0 7b46 	vmov.f64	d7, d6
 8004c64:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8004e48 <_dtoa_r+0x308>
 8004c68:	eea5 7b06 	vfma.f64	d7, d5, d6
 8004c6c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004c70:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c78:	ee16 ba90 	vmov	fp, s13
 8004c7c:	d508      	bpl.n	8004c90 <_dtoa_r+0x150>
 8004c7e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004c82:	eeb4 6b47 	vcmp.f64	d6, d7
 8004c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8a:	bf18      	it	ne
 8004c8c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8004c90:	f1bb 0f16 	cmp.w	fp, #22
 8004c94:	d834      	bhi.n	8004d00 <_dtoa_r+0x1c0>
 8004c96:	4b72      	ldr	r3, [pc, #456]	; (8004e60 <_dtoa_r+0x320>)
 8004c98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004c9c:	ed93 7b00 	vldr	d7, [r3]
 8004ca0:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004ca4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cac:	dd01      	ble.n	8004cb2 <_dtoa_r+0x172>
 8004cae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e025      	b.n	8004d02 <_dtoa_r+0x1c2>
 8004cb6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004cb8:	eb01 0a03 	add.w	sl, r1, r3
 8004cbc:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8004cc0:	2b20      	cmp	r3, #32
 8004cc2:	dd17      	ble.n	8004cf4 <_dtoa_r+0x1b4>
 8004cc4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004cc8:	9a02      	ldr	r2, [sp, #8]
 8004cca:	409d      	lsls	r5, r3
 8004ccc:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8004cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd4:	432b      	orrs	r3, r5
 8004cd6:	ee07 3a90 	vmov	s15, r3
 8004cda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004cde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ce2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004ce6:	9805      	ldr	r0, [sp, #20]
 8004ce8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cec:	2701      	movs	r7, #1
 8004cee:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8004cf2:	e7a5      	b.n	8004c40 <_dtoa_r+0x100>
 8004cf4:	9a02      	ldr	r2, [sp, #8]
 8004cf6:	f1c3 0320 	rsb	r3, r3, #32
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	e7ea      	b.n	8004cd6 <_dtoa_r+0x196>
 8004d00:	2301      	movs	r3, #1
 8004d02:	eba1 0a0a 	sub.w	sl, r1, sl
 8004d06:	9310      	str	r3, [sp, #64]	; 0x40
 8004d08:	f1ba 0301 	subs.w	r3, sl, #1
 8004d0c:	9307      	str	r3, [sp, #28]
 8004d0e:	bf43      	ittte	mi
 8004d10:	2300      	movmi	r3, #0
 8004d12:	f1ca 0a01 	rsbmi	sl, sl, #1
 8004d16:	9307      	strmi	r3, [sp, #28]
 8004d18:	f04f 0a00 	movpl.w	sl, #0
 8004d1c:	f1bb 0f00 	cmp.w	fp, #0
 8004d20:	db19      	blt.n	8004d56 <_dtoa_r+0x216>
 8004d22:	9b07      	ldr	r3, [sp, #28]
 8004d24:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004d28:	445b      	add	r3, fp
 8004d2a:	9307      	str	r3, [sp, #28]
 8004d2c:	f04f 0800 	mov.w	r8, #0
 8004d30:	9b08      	ldr	r3, [sp, #32]
 8004d32:	2b09      	cmp	r3, #9
 8004d34:	d866      	bhi.n	8004e04 <_dtoa_r+0x2c4>
 8004d36:	2b05      	cmp	r3, #5
 8004d38:	bfc4      	itt	gt
 8004d3a:	3b04      	subgt	r3, #4
 8004d3c:	9308      	strgt	r3, [sp, #32]
 8004d3e:	9b08      	ldr	r3, [sp, #32]
 8004d40:	f1a3 0302 	sub.w	r3, r3, #2
 8004d44:	bfcc      	ite	gt
 8004d46:	2500      	movgt	r5, #0
 8004d48:	2501      	movle	r5, #1
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d866      	bhi.n	8004e1c <_dtoa_r+0x2dc>
 8004d4e:	e8df f003 	tbb	[pc, r3]
 8004d52:	5755      	.short	0x5755
 8004d54:	4909      	.short	0x4909
 8004d56:	2300      	movs	r3, #0
 8004d58:	ebaa 0a0b 	sub.w	sl, sl, fp
 8004d5c:	f1cb 0800 	rsb	r8, fp, #0
 8004d60:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d62:	e7e5      	b.n	8004d30 <_dtoa_r+0x1f0>
 8004d64:	2301      	movs	r3, #1
 8004d66:	9309      	str	r3, [sp, #36]	; 0x24
 8004d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	dd59      	ble.n	8004e22 <_dtoa_r+0x2e2>
 8004d6e:	9306      	str	r3, [sp, #24]
 8004d70:	4699      	mov	r9, r3
 8004d72:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d74:	2200      	movs	r2, #0
 8004d76:	6072      	str	r2, [r6, #4]
 8004d78:	2204      	movs	r2, #4
 8004d7a:	f102 0014 	add.w	r0, r2, #20
 8004d7e:	4298      	cmp	r0, r3
 8004d80:	6871      	ldr	r1, [r6, #4]
 8004d82:	d953      	bls.n	8004e2c <_dtoa_r+0x2ec>
 8004d84:	4620      	mov	r0, r4
 8004d86:	f000 fc48 	bl	800561a <_Balloc>
 8004d8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d8c:	6030      	str	r0, [r6, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	9304      	str	r3, [sp, #16]
 8004d92:	f1b9 0f0e 	cmp.w	r9, #14
 8004d96:	f200 80c2 	bhi.w	8004f1e <_dtoa_r+0x3de>
 8004d9a:	2d00      	cmp	r5, #0
 8004d9c:	f000 80bf 	beq.w	8004f1e <_dtoa_r+0x3de>
 8004da0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004da4:	f1bb 0f00 	cmp.w	fp, #0
 8004da8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004dac:	f340 80e6 	ble.w	8004f7c <_dtoa_r+0x43c>
 8004db0:	4a2b      	ldr	r2, [pc, #172]	; (8004e60 <_dtoa_r+0x320>)
 8004db2:	f00b 030f 	and.w	r3, fp, #15
 8004db6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004dba:	ed93 7b00 	vldr	d7, [r3]
 8004dbe:	ea4f 132b 	mov.w	r3, fp, asr #4
 8004dc2:	06da      	lsls	r2, r3, #27
 8004dc4:	f140 80d8 	bpl.w	8004f78 <_dtoa_r+0x438>
 8004dc8:	4a26      	ldr	r2, [pc, #152]	; (8004e64 <_dtoa_r+0x324>)
 8004dca:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8004dce:	ed92 6b08 	vldr	d6, [r2, #32]
 8004dd2:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8004dd6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	2203      	movs	r2, #3
 8004de0:	4920      	ldr	r1, [pc, #128]	; (8004e64 <_dtoa_r+0x324>)
 8004de2:	e04a      	b.n	8004e7a <_dtoa_r+0x33a>
 8004de4:	2301      	movs	r3, #1
 8004de6:	9309      	str	r3, [sp, #36]	; 0x24
 8004de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dea:	445b      	add	r3, fp
 8004dec:	f103 0901 	add.w	r9, r3, #1
 8004df0:	9306      	str	r3, [sp, #24]
 8004df2:	464b      	mov	r3, r9
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	bfb8      	it	lt
 8004df8:	2301      	movlt	r3, #1
 8004dfa:	e7ba      	b.n	8004d72 <_dtoa_r+0x232>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	e7b2      	b.n	8004d66 <_dtoa_r+0x226>
 8004e00:	2300      	movs	r3, #0
 8004e02:	e7f0      	b.n	8004de6 <_dtoa_r+0x2a6>
 8004e04:	2501      	movs	r5, #1
 8004e06:	2300      	movs	r3, #0
 8004e08:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	9306      	str	r3, [sp, #24]
 8004e12:	4699      	mov	r9, r3
 8004e14:	2200      	movs	r2, #0
 8004e16:	2312      	movs	r3, #18
 8004e18:	920a      	str	r2, [sp, #40]	; 0x28
 8004e1a:	e7aa      	b.n	8004d72 <_dtoa_r+0x232>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e20:	e7f4      	b.n	8004e0c <_dtoa_r+0x2cc>
 8004e22:	2301      	movs	r3, #1
 8004e24:	9306      	str	r3, [sp, #24]
 8004e26:	4699      	mov	r9, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	e7f5      	b.n	8004e18 <_dtoa_r+0x2d8>
 8004e2c:	3101      	adds	r1, #1
 8004e2e:	6071      	str	r1, [r6, #4]
 8004e30:	0052      	lsls	r2, r2, #1
 8004e32:	e7a2      	b.n	8004d7a <_dtoa_r+0x23a>
 8004e34:	f3af 8000 	nop.w
 8004e38:	636f4361 	.word	0x636f4361
 8004e3c:	3fd287a7 	.word	0x3fd287a7
 8004e40:	8b60c8b3 	.word	0x8b60c8b3
 8004e44:	3fc68a28 	.word	0x3fc68a28
 8004e48:	509f79fb 	.word	0x509f79fb
 8004e4c:	3fd34413 	.word	0x3fd34413
 8004e50:	7ff00000 	.word	0x7ff00000
 8004e54:	08005f5f 	.word	0x08005f5f
 8004e58:	08005f56 	.word	0x08005f56
 8004e5c:	08005f55 	.word	0x08005f55
 8004e60:	08005f90 	.word	0x08005f90
 8004e64:	08005f68 	.word	0x08005f68
 8004e68:	07de      	lsls	r6, r3, #31
 8004e6a:	d504      	bpl.n	8004e76 <_dtoa_r+0x336>
 8004e6c:	ed91 6b00 	vldr	d6, [r1]
 8004e70:	3201      	adds	r2, #1
 8004e72:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004e76:	105b      	asrs	r3, r3, #1
 8004e78:	3108      	adds	r1, #8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f4      	bne.n	8004e68 <_dtoa_r+0x328>
 8004e7e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004e82:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004e86:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004e8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 80a7 	beq.w	8004fe0 <_dtoa_r+0x4a0>
 8004e92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004e96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ea2:	f140 809d 	bpl.w	8004fe0 <_dtoa_r+0x4a0>
 8004ea6:	f1b9 0f00 	cmp.w	r9, #0
 8004eaa:	f000 8099 	beq.w	8004fe0 <_dtoa_r+0x4a0>
 8004eae:	9b06      	ldr	r3, [sp, #24]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	dd30      	ble.n	8004f16 <_dtoa_r+0x3d6>
 8004eb4:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8004eb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004ebc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004ec0:	9d06      	ldr	r5, [sp, #24]
 8004ec2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004ec6:	3201      	adds	r2, #1
 8004ec8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004ecc:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004ed0:	ee07 2a90 	vmov	s15, r2
 8004ed4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004ed8:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004edc:	ed8d 5b02 	vstr	d5, [sp, #8]
 8004ee0:	9a03      	ldr	r2, [sp, #12]
 8004ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ee6:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8004eea:	2d00      	cmp	r5, #0
 8004eec:	d17b      	bne.n	8004fe6 <_dtoa_r+0x4a6>
 8004eee:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004ef2:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004ef6:	ec41 0b17 	vmov	d7, r0, r1
 8004efa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f02:	f300 8253 	bgt.w	80053ac <_dtoa_r+0x86c>
 8004f06:	eeb1 7b47 	vneg.f64	d7, d7
 8004f0a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f12:	f100 8249 	bmi.w	80053a8 <_dtoa_r+0x868>
 8004f16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004f1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f2c0 8119 	blt.w	8005158 <_dtoa_r+0x618>
 8004f26:	f1bb 0f0e 	cmp.w	fp, #14
 8004f2a:	f300 8115 	bgt.w	8005158 <_dtoa_r+0x618>
 8004f2e:	4bc3      	ldr	r3, [pc, #780]	; (800523c <_dtoa_r+0x6fc>)
 8004f30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004f34:	ed93 6b00 	vldr	d6, [r3]
 8004f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f280 80ba 	bge.w	80050b4 <_dtoa_r+0x574>
 8004f40:	f1b9 0f00 	cmp.w	r9, #0
 8004f44:	f300 80b6 	bgt.w	80050b4 <_dtoa_r+0x574>
 8004f48:	f040 822d 	bne.w	80053a6 <_dtoa_r+0x866>
 8004f4c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004f50:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004f54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f58:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f60:	464d      	mov	r5, r9
 8004f62:	464f      	mov	r7, r9
 8004f64:	f280 8204 	bge.w	8005370 <_dtoa_r+0x830>
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	9a04      	ldr	r2, [sp, #16]
 8004f6c:	1c5e      	adds	r6, r3, #1
 8004f6e:	2331      	movs	r3, #49	; 0x31
 8004f70:	7013      	strb	r3, [r2, #0]
 8004f72:	f10b 0b01 	add.w	fp, fp, #1
 8004f76:	e1ff      	b.n	8005378 <_dtoa_r+0x838>
 8004f78:	2202      	movs	r2, #2
 8004f7a:	e731      	b.n	8004de0 <_dtoa_r+0x2a0>
 8004f7c:	d02e      	beq.n	8004fdc <_dtoa_r+0x49c>
 8004f7e:	f1cb 0300 	rsb	r3, fp, #0
 8004f82:	4aae      	ldr	r2, [pc, #696]	; (800523c <_dtoa_r+0x6fc>)
 8004f84:	f003 010f 	and.w	r1, r3, #15
 8004f88:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004f8c:	ed92 7b00 	vldr	d7, [r2]
 8004f90:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8004f94:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004f98:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004f9c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8004fa0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004fa4:	49a6      	ldr	r1, [pc, #664]	; (8005240 <_dtoa_r+0x700>)
 8004fa6:	111b      	asrs	r3, r3, #4
 8004fa8:	2000      	movs	r0, #0
 8004faa:	2202      	movs	r2, #2
 8004fac:	b93b      	cbnz	r3, 8004fbe <_dtoa_r+0x47e>
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	f43f af6b 	beq.w	8004e8a <_dtoa_r+0x34a>
 8004fb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fbc:	e765      	b.n	8004e8a <_dtoa_r+0x34a>
 8004fbe:	07dd      	lsls	r5, r3, #31
 8004fc0:	d509      	bpl.n	8004fd6 <_dtoa_r+0x496>
 8004fc2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004fc6:	ed91 7b00 	vldr	d7, [r1]
 8004fca:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004fce:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004fd2:	3201      	adds	r2, #1
 8004fd4:	2001      	movs	r0, #1
 8004fd6:	105b      	asrs	r3, r3, #1
 8004fd8:	3108      	adds	r1, #8
 8004fda:	e7e7      	b.n	8004fac <_dtoa_r+0x46c>
 8004fdc:	2202      	movs	r2, #2
 8004fde:	e754      	b.n	8004e8a <_dtoa_r+0x34a>
 8004fe0:	465b      	mov	r3, fp
 8004fe2:	464d      	mov	r5, r9
 8004fe4:	e770      	b.n	8004ec8 <_dtoa_r+0x388>
 8004fe6:	4a95      	ldr	r2, [pc, #596]	; (800523c <_dtoa_r+0x6fc>)
 8004fe8:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8004fec:	ed12 4b02 	vldr	d4, [r2, #-8]
 8004ff0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ff2:	ec41 0b17 	vmov	d7, r0, r1
 8004ff6:	b35a      	cbz	r2, 8005050 <_dtoa_r+0x510>
 8004ff8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8004ffc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005000:	9e04      	ldr	r6, [sp, #16]
 8005002:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005006:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800500a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800500e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005012:	ee14 2a90 	vmov	r2, s9
 8005016:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800501a:	3230      	adds	r2, #48	; 0x30
 800501c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005020:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005028:	f806 2b01 	strb.w	r2, [r6], #1
 800502c:	d43b      	bmi.n	80050a6 <_dtoa_r+0x566>
 800502e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005032:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800503a:	d472      	bmi.n	8005122 <_dtoa_r+0x5e2>
 800503c:	9a04      	ldr	r2, [sp, #16]
 800503e:	1ab2      	subs	r2, r6, r2
 8005040:	4295      	cmp	r5, r2
 8005042:	f77f af68 	ble.w	8004f16 <_dtoa_r+0x3d6>
 8005046:	ee27 7b03 	vmul.f64	d7, d7, d3
 800504a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800504e:	e7de      	b.n	800500e <_dtoa_r+0x4ce>
 8005050:	9a04      	ldr	r2, [sp, #16]
 8005052:	ee24 7b07 	vmul.f64	d7, d4, d7
 8005056:	1956      	adds	r6, r2, r5
 8005058:	4611      	mov	r1, r2
 800505a:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800505e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005062:	ee14 2a90 	vmov	r2, s9
 8005066:	3230      	adds	r2, #48	; 0x30
 8005068:	f801 2b01 	strb.w	r2, [r1], #1
 800506c:	42b1      	cmp	r1, r6
 800506e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005072:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005076:	d11a      	bne.n	80050ae <_dtoa_r+0x56e>
 8005078:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800507c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005080:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005088:	dc4b      	bgt.n	8005122 <_dtoa_r+0x5e2>
 800508a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800508e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005096:	f57f af3e 	bpl.w	8004f16 <_dtoa_r+0x3d6>
 800509a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800509e:	2a30      	cmp	r2, #48	; 0x30
 80050a0:	f106 31ff 	add.w	r1, r6, #4294967295
 80050a4:	d001      	beq.n	80050aa <_dtoa_r+0x56a>
 80050a6:	469b      	mov	fp, r3
 80050a8:	e02a      	b.n	8005100 <_dtoa_r+0x5c0>
 80050aa:	460e      	mov	r6, r1
 80050ac:	e7f5      	b.n	800509a <_dtoa_r+0x55a>
 80050ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80050b2:	e7d4      	b.n	800505e <_dtoa_r+0x51e>
 80050b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80050b8:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80050bc:	9e04      	ldr	r6, [sp, #16]
 80050be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80050c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80050c6:	ee15 3a10 	vmov	r3, s10
 80050ca:	3330      	adds	r3, #48	; 0x30
 80050cc:	f806 3b01 	strb.w	r3, [r6], #1
 80050d0:	9b04      	ldr	r3, [sp, #16]
 80050d2:	1af3      	subs	r3, r6, r3
 80050d4:	4599      	cmp	r9, r3
 80050d6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80050da:	eea3 7b46 	vfms.f64	d7, d3, d6
 80050de:	d133      	bne.n	8005148 <_dtoa_r+0x608>
 80050e0:	ee37 7b07 	vadd.f64	d7, d7, d7
 80050e4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80050e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ec:	dc18      	bgt.n	8005120 <_dtoa_r+0x5e0>
 80050ee:	eeb4 7b46 	vcmp.f64	d7, d6
 80050f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f6:	d103      	bne.n	8005100 <_dtoa_r+0x5c0>
 80050f8:	ee15 3a10 	vmov	r3, s10
 80050fc:	07db      	lsls	r3, r3, #31
 80050fe:	d40f      	bmi.n	8005120 <_dtoa_r+0x5e0>
 8005100:	9901      	ldr	r1, [sp, #4]
 8005102:	4620      	mov	r0, r4
 8005104:	f000 fabd 	bl	8005682 <_Bfree>
 8005108:	2300      	movs	r3, #0
 800510a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800510c:	7033      	strb	r3, [r6, #0]
 800510e:	f10b 0301 	add.w	r3, fp, #1
 8005112:	6013      	str	r3, [r2, #0]
 8005114:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005116:	2b00      	cmp	r3, #0
 8005118:	f43f ad5b 	beq.w	8004bd2 <_dtoa_r+0x92>
 800511c:	601e      	str	r6, [r3, #0]
 800511e:	e558      	b.n	8004bd2 <_dtoa_r+0x92>
 8005120:	465b      	mov	r3, fp
 8005122:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005126:	2939      	cmp	r1, #57	; 0x39
 8005128:	f106 32ff 	add.w	r2, r6, #4294967295
 800512c:	d106      	bne.n	800513c <_dtoa_r+0x5fc>
 800512e:	9904      	ldr	r1, [sp, #16]
 8005130:	4291      	cmp	r1, r2
 8005132:	d107      	bne.n	8005144 <_dtoa_r+0x604>
 8005134:	2230      	movs	r2, #48	; 0x30
 8005136:	700a      	strb	r2, [r1, #0]
 8005138:	3301      	adds	r3, #1
 800513a:	460a      	mov	r2, r1
 800513c:	7811      	ldrb	r1, [r2, #0]
 800513e:	3101      	adds	r1, #1
 8005140:	7011      	strb	r1, [r2, #0]
 8005142:	e7b0      	b.n	80050a6 <_dtoa_r+0x566>
 8005144:	4616      	mov	r6, r2
 8005146:	e7ec      	b.n	8005122 <_dtoa_r+0x5e2>
 8005148:	ee27 7b04 	vmul.f64	d7, d7, d4
 800514c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005154:	d1b3      	bne.n	80050be <_dtoa_r+0x57e>
 8005156:	e7d3      	b.n	8005100 <_dtoa_r+0x5c0>
 8005158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800515a:	2a00      	cmp	r2, #0
 800515c:	f000 808d 	beq.w	800527a <_dtoa_r+0x73a>
 8005160:	9a08      	ldr	r2, [sp, #32]
 8005162:	2a01      	cmp	r2, #1
 8005164:	dc72      	bgt.n	800524c <_dtoa_r+0x70c>
 8005166:	2f00      	cmp	r7, #0
 8005168:	d06c      	beq.n	8005244 <_dtoa_r+0x704>
 800516a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800516e:	4645      	mov	r5, r8
 8005170:	4656      	mov	r6, sl
 8005172:	9a07      	ldr	r2, [sp, #28]
 8005174:	2101      	movs	r1, #1
 8005176:	441a      	add	r2, r3
 8005178:	4620      	mov	r0, r4
 800517a:	449a      	add	sl, r3
 800517c:	9207      	str	r2, [sp, #28]
 800517e:	f000 fb20 	bl	80057c2 <__i2b>
 8005182:	4607      	mov	r7, r0
 8005184:	2e00      	cmp	r6, #0
 8005186:	dd0b      	ble.n	80051a0 <_dtoa_r+0x660>
 8005188:	9b07      	ldr	r3, [sp, #28]
 800518a:	2b00      	cmp	r3, #0
 800518c:	dd08      	ble.n	80051a0 <_dtoa_r+0x660>
 800518e:	42b3      	cmp	r3, r6
 8005190:	9a07      	ldr	r2, [sp, #28]
 8005192:	bfa8      	it	ge
 8005194:	4633      	movge	r3, r6
 8005196:	ebaa 0a03 	sub.w	sl, sl, r3
 800519a:	1af6      	subs	r6, r6, r3
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	9307      	str	r3, [sp, #28]
 80051a0:	f1b8 0f00 	cmp.w	r8, #0
 80051a4:	d01d      	beq.n	80051e2 <_dtoa_r+0x6a2>
 80051a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d06a      	beq.n	8005282 <_dtoa_r+0x742>
 80051ac:	b18d      	cbz	r5, 80051d2 <_dtoa_r+0x692>
 80051ae:	4639      	mov	r1, r7
 80051b0:	462a      	mov	r2, r5
 80051b2:	4620      	mov	r0, r4
 80051b4:	f000 fba4 	bl	8005900 <__pow5mult>
 80051b8:	9a01      	ldr	r2, [sp, #4]
 80051ba:	4601      	mov	r1, r0
 80051bc:	4607      	mov	r7, r0
 80051be:	4620      	mov	r0, r4
 80051c0:	f000 fb08 	bl	80057d4 <__multiply>
 80051c4:	9901      	ldr	r1, [sp, #4]
 80051c6:	900c      	str	r0, [sp, #48]	; 0x30
 80051c8:	4620      	mov	r0, r4
 80051ca:	f000 fa5a 	bl	8005682 <_Bfree>
 80051ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051d0:	9301      	str	r3, [sp, #4]
 80051d2:	ebb8 0205 	subs.w	r2, r8, r5
 80051d6:	d004      	beq.n	80051e2 <_dtoa_r+0x6a2>
 80051d8:	9901      	ldr	r1, [sp, #4]
 80051da:	4620      	mov	r0, r4
 80051dc:	f000 fb90 	bl	8005900 <__pow5mult>
 80051e0:	9001      	str	r0, [sp, #4]
 80051e2:	2101      	movs	r1, #1
 80051e4:	4620      	mov	r0, r4
 80051e6:	f000 faec 	bl	80057c2 <__i2b>
 80051ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051ec:	4605      	mov	r5, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f000 81ca 	beq.w	8005588 <_dtoa_r+0xa48>
 80051f4:	461a      	mov	r2, r3
 80051f6:	4601      	mov	r1, r0
 80051f8:	4620      	mov	r0, r4
 80051fa:	f000 fb81 	bl	8005900 <__pow5mult>
 80051fe:	9b08      	ldr	r3, [sp, #32]
 8005200:	2b01      	cmp	r3, #1
 8005202:	4605      	mov	r5, r0
 8005204:	dc44      	bgt.n	8005290 <_dtoa_r+0x750>
 8005206:	9b02      	ldr	r3, [sp, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d13c      	bne.n	8005286 <_dtoa_r+0x746>
 800520c:	9b03      	ldr	r3, [sp, #12]
 800520e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005212:	2b00      	cmp	r3, #0
 8005214:	d137      	bne.n	8005286 <_dtoa_r+0x746>
 8005216:	9b03      	ldr	r3, [sp, #12]
 8005218:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800521c:	0d1b      	lsrs	r3, r3, #20
 800521e:	051b      	lsls	r3, r3, #20
 8005220:	2b00      	cmp	r3, #0
 8005222:	d033      	beq.n	800528c <_dtoa_r+0x74c>
 8005224:	9b07      	ldr	r3, [sp, #28]
 8005226:	3301      	adds	r3, #1
 8005228:	f10a 0a01 	add.w	sl, sl, #1
 800522c:	9307      	str	r3, [sp, #28]
 800522e:	f04f 0801 	mov.w	r8, #1
 8005232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005234:	bb73      	cbnz	r3, 8005294 <_dtoa_r+0x754>
 8005236:	2001      	movs	r0, #1
 8005238:	e034      	b.n	80052a4 <_dtoa_r+0x764>
 800523a:	bf00      	nop
 800523c:	08005f90 	.word	0x08005f90
 8005240:	08005f68 	.word	0x08005f68
 8005244:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005246:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800524a:	e790      	b.n	800516e <_dtoa_r+0x62e>
 800524c:	f109 35ff 	add.w	r5, r9, #4294967295
 8005250:	45a8      	cmp	r8, r5
 8005252:	bfbf      	itttt	lt
 8005254:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8005256:	eba5 0808 	sublt.w	r8, r5, r8
 800525a:	4443      	addlt	r3, r8
 800525c:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800525e:	bfb6      	itet	lt
 8005260:	46a8      	movlt	r8, r5
 8005262:	eba8 0505 	subge.w	r5, r8, r5
 8005266:	2500      	movlt	r5, #0
 8005268:	f1b9 0f00 	cmp.w	r9, #0
 800526c:	bfb9      	ittee	lt
 800526e:	ebaa 0609 	sublt.w	r6, sl, r9
 8005272:	2300      	movlt	r3, #0
 8005274:	4656      	movge	r6, sl
 8005276:	464b      	movge	r3, r9
 8005278:	e77b      	b.n	8005172 <_dtoa_r+0x632>
 800527a:	4645      	mov	r5, r8
 800527c:	4656      	mov	r6, sl
 800527e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005280:	e780      	b.n	8005184 <_dtoa_r+0x644>
 8005282:	4642      	mov	r2, r8
 8005284:	e7a8      	b.n	80051d8 <_dtoa_r+0x698>
 8005286:	f04f 0800 	mov.w	r8, #0
 800528a:	e7d2      	b.n	8005232 <_dtoa_r+0x6f2>
 800528c:	4698      	mov	r8, r3
 800528e:	e7d0      	b.n	8005232 <_dtoa_r+0x6f2>
 8005290:	f04f 0800 	mov.w	r8, #0
 8005294:	692b      	ldr	r3, [r5, #16]
 8005296:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800529a:	6918      	ldr	r0, [r3, #16]
 800529c:	f000 fa43 	bl	8005726 <__hi0bits>
 80052a0:	f1c0 0020 	rsb	r0, r0, #32
 80052a4:	9b07      	ldr	r3, [sp, #28]
 80052a6:	4418      	add	r0, r3
 80052a8:	f010 001f 	ands.w	r0, r0, #31
 80052ac:	d047      	beq.n	800533e <_dtoa_r+0x7fe>
 80052ae:	f1c0 0320 	rsb	r3, r0, #32
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	dd3b      	ble.n	800532e <_dtoa_r+0x7ee>
 80052b6:	9b07      	ldr	r3, [sp, #28]
 80052b8:	f1c0 001c 	rsb	r0, r0, #28
 80052bc:	4482      	add	sl, r0
 80052be:	4406      	add	r6, r0
 80052c0:	4403      	add	r3, r0
 80052c2:	9307      	str	r3, [sp, #28]
 80052c4:	f1ba 0f00 	cmp.w	sl, #0
 80052c8:	dd05      	ble.n	80052d6 <_dtoa_r+0x796>
 80052ca:	4652      	mov	r2, sl
 80052cc:	9901      	ldr	r1, [sp, #4]
 80052ce:	4620      	mov	r0, r4
 80052d0:	f000 fb64 	bl	800599c <__lshift>
 80052d4:	9001      	str	r0, [sp, #4]
 80052d6:	9b07      	ldr	r3, [sp, #28]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	dd05      	ble.n	80052e8 <_dtoa_r+0x7a8>
 80052dc:	4629      	mov	r1, r5
 80052de:	461a      	mov	r2, r3
 80052e0:	4620      	mov	r0, r4
 80052e2:	f000 fb5b 	bl	800599c <__lshift>
 80052e6:	4605      	mov	r5, r0
 80052e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052ea:	b353      	cbz	r3, 8005342 <_dtoa_r+0x802>
 80052ec:	4629      	mov	r1, r5
 80052ee:	9801      	ldr	r0, [sp, #4]
 80052f0:	f000 fba8 	bl	8005a44 <__mcmp>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	da24      	bge.n	8005342 <_dtoa_r+0x802>
 80052f8:	2300      	movs	r3, #0
 80052fa:	220a      	movs	r2, #10
 80052fc:	9901      	ldr	r1, [sp, #4]
 80052fe:	4620      	mov	r0, r4
 8005300:	f000 f9d6 	bl	80056b0 <__multadd>
 8005304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005306:	9001      	str	r0, [sp, #4]
 8005308:	f10b 3bff 	add.w	fp, fp, #4294967295
 800530c:	2b00      	cmp	r3, #0
 800530e:	f000 8142 	beq.w	8005596 <_dtoa_r+0xa56>
 8005312:	2300      	movs	r3, #0
 8005314:	4639      	mov	r1, r7
 8005316:	220a      	movs	r2, #10
 8005318:	4620      	mov	r0, r4
 800531a:	f000 f9c9 	bl	80056b0 <__multadd>
 800531e:	9b06      	ldr	r3, [sp, #24]
 8005320:	2b00      	cmp	r3, #0
 8005322:	4607      	mov	r7, r0
 8005324:	dc4b      	bgt.n	80053be <_dtoa_r+0x87e>
 8005326:	9b08      	ldr	r3, [sp, #32]
 8005328:	2b02      	cmp	r3, #2
 800532a:	dd48      	ble.n	80053be <_dtoa_r+0x87e>
 800532c:	e011      	b.n	8005352 <_dtoa_r+0x812>
 800532e:	d0c9      	beq.n	80052c4 <_dtoa_r+0x784>
 8005330:	9a07      	ldr	r2, [sp, #28]
 8005332:	331c      	adds	r3, #28
 8005334:	441a      	add	r2, r3
 8005336:	449a      	add	sl, r3
 8005338:	441e      	add	r6, r3
 800533a:	4613      	mov	r3, r2
 800533c:	e7c1      	b.n	80052c2 <_dtoa_r+0x782>
 800533e:	4603      	mov	r3, r0
 8005340:	e7f6      	b.n	8005330 <_dtoa_r+0x7f0>
 8005342:	f1b9 0f00 	cmp.w	r9, #0
 8005346:	dc34      	bgt.n	80053b2 <_dtoa_r+0x872>
 8005348:	9b08      	ldr	r3, [sp, #32]
 800534a:	2b02      	cmp	r3, #2
 800534c:	dd31      	ble.n	80053b2 <_dtoa_r+0x872>
 800534e:	f8cd 9018 	str.w	r9, [sp, #24]
 8005352:	9b06      	ldr	r3, [sp, #24]
 8005354:	b963      	cbnz	r3, 8005370 <_dtoa_r+0x830>
 8005356:	4629      	mov	r1, r5
 8005358:	2205      	movs	r2, #5
 800535a:	4620      	mov	r0, r4
 800535c:	f000 f9a8 	bl	80056b0 <__multadd>
 8005360:	4601      	mov	r1, r0
 8005362:	4605      	mov	r5, r0
 8005364:	9801      	ldr	r0, [sp, #4]
 8005366:	f000 fb6d 	bl	8005a44 <__mcmp>
 800536a:	2800      	cmp	r0, #0
 800536c:	f73f adfc 	bgt.w	8004f68 <_dtoa_r+0x428>
 8005370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005372:	9e04      	ldr	r6, [sp, #16]
 8005374:	ea6f 0b03 	mvn.w	fp, r3
 8005378:	f04f 0900 	mov.w	r9, #0
 800537c:	4629      	mov	r1, r5
 800537e:	4620      	mov	r0, r4
 8005380:	f000 f97f 	bl	8005682 <_Bfree>
 8005384:	2f00      	cmp	r7, #0
 8005386:	f43f aebb 	beq.w	8005100 <_dtoa_r+0x5c0>
 800538a:	f1b9 0f00 	cmp.w	r9, #0
 800538e:	d005      	beq.n	800539c <_dtoa_r+0x85c>
 8005390:	45b9      	cmp	r9, r7
 8005392:	d003      	beq.n	800539c <_dtoa_r+0x85c>
 8005394:	4649      	mov	r1, r9
 8005396:	4620      	mov	r0, r4
 8005398:	f000 f973 	bl	8005682 <_Bfree>
 800539c:	4639      	mov	r1, r7
 800539e:	4620      	mov	r0, r4
 80053a0:	f000 f96f 	bl	8005682 <_Bfree>
 80053a4:	e6ac      	b.n	8005100 <_dtoa_r+0x5c0>
 80053a6:	2500      	movs	r5, #0
 80053a8:	462f      	mov	r7, r5
 80053aa:	e7e1      	b.n	8005370 <_dtoa_r+0x830>
 80053ac:	469b      	mov	fp, r3
 80053ae:	462f      	mov	r7, r5
 80053b0:	e5da      	b.n	8004f68 <_dtoa_r+0x428>
 80053b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b4:	f8cd 9018 	str.w	r9, [sp, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80f3 	beq.w	80055a4 <_dtoa_r+0xa64>
 80053be:	2e00      	cmp	r6, #0
 80053c0:	dd05      	ble.n	80053ce <_dtoa_r+0x88e>
 80053c2:	4639      	mov	r1, r7
 80053c4:	4632      	mov	r2, r6
 80053c6:	4620      	mov	r0, r4
 80053c8:	f000 fae8 	bl	800599c <__lshift>
 80053cc:	4607      	mov	r7, r0
 80053ce:	f1b8 0f00 	cmp.w	r8, #0
 80053d2:	d04c      	beq.n	800546e <_dtoa_r+0x92e>
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	4620      	mov	r0, r4
 80053d8:	f000 f91f 	bl	800561a <_Balloc>
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	3202      	adds	r2, #2
 80053e0:	4606      	mov	r6, r0
 80053e2:	0092      	lsls	r2, r2, #2
 80053e4:	f107 010c 	add.w	r1, r7, #12
 80053e8:	300c      	adds	r0, #12
 80053ea:	f000 f90b 	bl	8005604 <memcpy>
 80053ee:	2201      	movs	r2, #1
 80053f0:	4631      	mov	r1, r6
 80053f2:	4620      	mov	r0, r4
 80053f4:	f000 fad2 	bl	800599c <__lshift>
 80053f8:	9b02      	ldr	r3, [sp, #8]
 80053fa:	f8dd a010 	ldr.w	sl, [sp, #16]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	46b9      	mov	r9, r7
 8005404:	9307      	str	r3, [sp, #28]
 8005406:	4607      	mov	r7, r0
 8005408:	4629      	mov	r1, r5
 800540a:	9801      	ldr	r0, [sp, #4]
 800540c:	f7ff fb09 	bl	8004a22 <quorem>
 8005410:	4649      	mov	r1, r9
 8005412:	4606      	mov	r6, r0
 8005414:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005418:	9801      	ldr	r0, [sp, #4]
 800541a:	f000 fb13 	bl	8005a44 <__mcmp>
 800541e:	463a      	mov	r2, r7
 8005420:	9002      	str	r0, [sp, #8]
 8005422:	4629      	mov	r1, r5
 8005424:	4620      	mov	r0, r4
 8005426:	f000 fb27 	bl	8005a78 <__mdiff>
 800542a:	68c3      	ldr	r3, [r0, #12]
 800542c:	4602      	mov	r2, r0
 800542e:	bb03      	cbnz	r3, 8005472 <_dtoa_r+0x932>
 8005430:	4601      	mov	r1, r0
 8005432:	9009      	str	r0, [sp, #36]	; 0x24
 8005434:	9801      	ldr	r0, [sp, #4]
 8005436:	f000 fb05 	bl	8005a44 <__mcmp>
 800543a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800543c:	4603      	mov	r3, r0
 800543e:	4611      	mov	r1, r2
 8005440:	4620      	mov	r0, r4
 8005442:	9309      	str	r3, [sp, #36]	; 0x24
 8005444:	f000 f91d 	bl	8005682 <_Bfree>
 8005448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800544a:	b9a3      	cbnz	r3, 8005476 <_dtoa_r+0x936>
 800544c:	9a08      	ldr	r2, [sp, #32]
 800544e:	b992      	cbnz	r2, 8005476 <_dtoa_r+0x936>
 8005450:	9a07      	ldr	r2, [sp, #28]
 8005452:	b982      	cbnz	r2, 8005476 <_dtoa_r+0x936>
 8005454:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005458:	d029      	beq.n	80054ae <_dtoa_r+0x96e>
 800545a:	9b02      	ldr	r3, [sp, #8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	dd01      	ble.n	8005464 <_dtoa_r+0x924>
 8005460:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8005464:	f10a 0601 	add.w	r6, sl, #1
 8005468:	f88a 8000 	strb.w	r8, [sl]
 800546c:	e786      	b.n	800537c <_dtoa_r+0x83c>
 800546e:	4638      	mov	r0, r7
 8005470:	e7c2      	b.n	80053f8 <_dtoa_r+0x8b8>
 8005472:	2301      	movs	r3, #1
 8005474:	e7e3      	b.n	800543e <_dtoa_r+0x8fe>
 8005476:	9a02      	ldr	r2, [sp, #8]
 8005478:	2a00      	cmp	r2, #0
 800547a:	db04      	blt.n	8005486 <_dtoa_r+0x946>
 800547c:	d124      	bne.n	80054c8 <_dtoa_r+0x988>
 800547e:	9a08      	ldr	r2, [sp, #32]
 8005480:	bb12      	cbnz	r2, 80054c8 <_dtoa_r+0x988>
 8005482:	9a07      	ldr	r2, [sp, #28]
 8005484:	bb02      	cbnz	r2, 80054c8 <_dtoa_r+0x988>
 8005486:	2b00      	cmp	r3, #0
 8005488:	ddec      	ble.n	8005464 <_dtoa_r+0x924>
 800548a:	2201      	movs	r2, #1
 800548c:	9901      	ldr	r1, [sp, #4]
 800548e:	4620      	mov	r0, r4
 8005490:	f000 fa84 	bl	800599c <__lshift>
 8005494:	4629      	mov	r1, r5
 8005496:	9001      	str	r0, [sp, #4]
 8005498:	f000 fad4 	bl	8005a44 <__mcmp>
 800549c:	2800      	cmp	r0, #0
 800549e:	dc03      	bgt.n	80054a8 <_dtoa_r+0x968>
 80054a0:	d1e0      	bne.n	8005464 <_dtoa_r+0x924>
 80054a2:	f018 0f01 	tst.w	r8, #1
 80054a6:	d0dd      	beq.n	8005464 <_dtoa_r+0x924>
 80054a8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80054ac:	d1d8      	bne.n	8005460 <_dtoa_r+0x920>
 80054ae:	2339      	movs	r3, #57	; 0x39
 80054b0:	f10a 0601 	add.w	r6, sl, #1
 80054b4:	f88a 3000 	strb.w	r3, [sl]
 80054b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80054bc:	2b39      	cmp	r3, #57	; 0x39
 80054be:	f106 32ff 	add.w	r2, r6, #4294967295
 80054c2:	d04c      	beq.n	800555e <_dtoa_r+0xa1e>
 80054c4:	3301      	adds	r3, #1
 80054c6:	e051      	b.n	800556c <_dtoa_r+0xa2c>
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f10a 0601 	add.w	r6, sl, #1
 80054ce:	dd05      	ble.n	80054dc <_dtoa_r+0x99c>
 80054d0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80054d4:	d0eb      	beq.n	80054ae <_dtoa_r+0x96e>
 80054d6:	f108 0801 	add.w	r8, r8, #1
 80054da:	e7c5      	b.n	8005468 <_dtoa_r+0x928>
 80054dc:	9b04      	ldr	r3, [sp, #16]
 80054de:	9a06      	ldr	r2, [sp, #24]
 80054e0:	f806 8c01 	strb.w	r8, [r6, #-1]
 80054e4:	1af3      	subs	r3, r6, r3
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d021      	beq.n	800552e <_dtoa_r+0x9ee>
 80054ea:	2300      	movs	r3, #0
 80054ec:	220a      	movs	r2, #10
 80054ee:	9901      	ldr	r1, [sp, #4]
 80054f0:	4620      	mov	r0, r4
 80054f2:	f000 f8dd 	bl	80056b0 <__multadd>
 80054f6:	45b9      	cmp	r9, r7
 80054f8:	9001      	str	r0, [sp, #4]
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	f04f 020a 	mov.w	r2, #10
 8005502:	4649      	mov	r1, r9
 8005504:	4620      	mov	r0, r4
 8005506:	d105      	bne.n	8005514 <_dtoa_r+0x9d4>
 8005508:	f000 f8d2 	bl	80056b0 <__multadd>
 800550c:	4681      	mov	r9, r0
 800550e:	4607      	mov	r7, r0
 8005510:	46b2      	mov	sl, r6
 8005512:	e779      	b.n	8005408 <_dtoa_r+0x8c8>
 8005514:	f000 f8cc 	bl	80056b0 <__multadd>
 8005518:	4639      	mov	r1, r7
 800551a:	4681      	mov	r9, r0
 800551c:	2300      	movs	r3, #0
 800551e:	220a      	movs	r2, #10
 8005520:	4620      	mov	r0, r4
 8005522:	f000 f8c5 	bl	80056b0 <__multadd>
 8005526:	4607      	mov	r7, r0
 8005528:	e7f2      	b.n	8005510 <_dtoa_r+0x9d0>
 800552a:	f04f 0900 	mov.w	r9, #0
 800552e:	2201      	movs	r2, #1
 8005530:	9901      	ldr	r1, [sp, #4]
 8005532:	4620      	mov	r0, r4
 8005534:	f000 fa32 	bl	800599c <__lshift>
 8005538:	4629      	mov	r1, r5
 800553a:	9001      	str	r0, [sp, #4]
 800553c:	f000 fa82 	bl	8005a44 <__mcmp>
 8005540:	2800      	cmp	r0, #0
 8005542:	dcb9      	bgt.n	80054b8 <_dtoa_r+0x978>
 8005544:	d102      	bne.n	800554c <_dtoa_r+0xa0c>
 8005546:	f018 0f01 	tst.w	r8, #1
 800554a:	d1b5      	bne.n	80054b8 <_dtoa_r+0x978>
 800554c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005550:	2b30      	cmp	r3, #48	; 0x30
 8005552:	f106 32ff 	add.w	r2, r6, #4294967295
 8005556:	f47f af11 	bne.w	800537c <_dtoa_r+0x83c>
 800555a:	4616      	mov	r6, r2
 800555c:	e7f6      	b.n	800554c <_dtoa_r+0xa0c>
 800555e:	9b04      	ldr	r3, [sp, #16]
 8005560:	4293      	cmp	r3, r2
 8005562:	d105      	bne.n	8005570 <_dtoa_r+0xa30>
 8005564:	9a04      	ldr	r2, [sp, #16]
 8005566:	f10b 0b01 	add.w	fp, fp, #1
 800556a:	2331      	movs	r3, #49	; 0x31
 800556c:	7013      	strb	r3, [r2, #0]
 800556e:	e705      	b.n	800537c <_dtoa_r+0x83c>
 8005570:	4616      	mov	r6, r2
 8005572:	e7a1      	b.n	80054b8 <_dtoa_r+0x978>
 8005574:	4b16      	ldr	r3, [pc, #88]	; (80055d0 <_dtoa_r+0xa90>)
 8005576:	f7ff bb48 	b.w	8004c0a <_dtoa_r+0xca>
 800557a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800557c:	2b00      	cmp	r3, #0
 800557e:	f47f ab23 	bne.w	8004bc8 <_dtoa_r+0x88>
 8005582:	4b14      	ldr	r3, [pc, #80]	; (80055d4 <_dtoa_r+0xa94>)
 8005584:	f7ff bb41 	b.w	8004c0a <_dtoa_r+0xca>
 8005588:	9b08      	ldr	r3, [sp, #32]
 800558a:	2b01      	cmp	r3, #1
 800558c:	f77f ae3b 	ble.w	8005206 <_dtoa_r+0x6c6>
 8005590:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8005594:	e64f      	b.n	8005236 <_dtoa_r+0x6f6>
 8005596:	9b06      	ldr	r3, [sp, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	dc03      	bgt.n	80055a4 <_dtoa_r+0xa64>
 800559c:	9b08      	ldr	r3, [sp, #32]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	f73f aed7 	bgt.w	8005352 <_dtoa_r+0x812>
 80055a4:	9e04      	ldr	r6, [sp, #16]
 80055a6:	9801      	ldr	r0, [sp, #4]
 80055a8:	4629      	mov	r1, r5
 80055aa:	f7ff fa3a 	bl	8004a22 <quorem>
 80055ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80055b2:	f806 8b01 	strb.w	r8, [r6], #1
 80055b6:	9b04      	ldr	r3, [sp, #16]
 80055b8:	9a06      	ldr	r2, [sp, #24]
 80055ba:	1af3      	subs	r3, r6, r3
 80055bc:	429a      	cmp	r2, r3
 80055be:	ddb4      	ble.n	800552a <_dtoa_r+0x9ea>
 80055c0:	2300      	movs	r3, #0
 80055c2:	220a      	movs	r2, #10
 80055c4:	9901      	ldr	r1, [sp, #4]
 80055c6:	4620      	mov	r0, r4
 80055c8:	f000 f872 	bl	80056b0 <__multadd>
 80055cc:	9001      	str	r0, [sp, #4]
 80055ce:	e7ea      	b.n	80055a6 <_dtoa_r+0xa66>
 80055d0:	08005f54 	.word	0x08005f54
 80055d4:	08005f56 	.word	0x08005f56

080055d8 <_localeconv_r>:
 80055d8:	4b04      	ldr	r3, [pc, #16]	; (80055ec <_localeconv_r+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6a18      	ldr	r0, [r3, #32]
 80055de:	4b04      	ldr	r3, [pc, #16]	; (80055f0 <_localeconv_r+0x18>)
 80055e0:	2800      	cmp	r0, #0
 80055e2:	bf08      	it	eq
 80055e4:	4618      	moveq	r0, r3
 80055e6:	30f0      	adds	r0, #240	; 0xf0
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	20000010 	.word	0x20000010
 80055f0:	20000074 	.word	0x20000074

080055f4 <malloc>:
 80055f4:	4b02      	ldr	r3, [pc, #8]	; (8005600 <malloc+0xc>)
 80055f6:	4601      	mov	r1, r0
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f000 baf7 	b.w	8005bec <_malloc_r>
 80055fe:	bf00      	nop
 8005600:	20000010 	.word	0x20000010

08005604 <memcpy>:
 8005604:	b510      	push	{r4, lr}
 8005606:	1e43      	subs	r3, r0, #1
 8005608:	440a      	add	r2, r1
 800560a:	4291      	cmp	r1, r2
 800560c:	d100      	bne.n	8005610 <memcpy+0xc>
 800560e:	bd10      	pop	{r4, pc}
 8005610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005618:	e7f7      	b.n	800560a <memcpy+0x6>

0800561a <_Balloc>:
 800561a:	b570      	push	{r4, r5, r6, lr}
 800561c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800561e:	4604      	mov	r4, r0
 8005620:	460e      	mov	r6, r1
 8005622:	b93d      	cbnz	r5, 8005634 <_Balloc+0x1a>
 8005624:	2010      	movs	r0, #16
 8005626:	f7ff ffe5 	bl	80055f4 <malloc>
 800562a:	6260      	str	r0, [r4, #36]	; 0x24
 800562c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005630:	6005      	str	r5, [r0, #0]
 8005632:	60c5      	str	r5, [r0, #12]
 8005634:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005636:	68eb      	ldr	r3, [r5, #12]
 8005638:	b183      	cbz	r3, 800565c <_Balloc+0x42>
 800563a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005642:	b9b8      	cbnz	r0, 8005674 <_Balloc+0x5a>
 8005644:	2101      	movs	r1, #1
 8005646:	fa01 f506 	lsl.w	r5, r1, r6
 800564a:	1d6a      	adds	r2, r5, #5
 800564c:	0092      	lsls	r2, r2, #2
 800564e:	4620      	mov	r0, r4
 8005650:	f000 fabe 	bl	8005bd0 <_calloc_r>
 8005654:	b160      	cbz	r0, 8005670 <_Balloc+0x56>
 8005656:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800565a:	e00e      	b.n	800567a <_Balloc+0x60>
 800565c:	2221      	movs	r2, #33	; 0x21
 800565e:	2104      	movs	r1, #4
 8005660:	4620      	mov	r0, r4
 8005662:	f000 fab5 	bl	8005bd0 <_calloc_r>
 8005666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005668:	60e8      	str	r0, [r5, #12]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1e4      	bne.n	800563a <_Balloc+0x20>
 8005670:	2000      	movs	r0, #0
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	6802      	ldr	r2, [r0, #0]
 8005676:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800567a:	2300      	movs	r3, #0
 800567c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005680:	e7f7      	b.n	8005672 <_Balloc+0x58>

08005682 <_Bfree>:
 8005682:	b570      	push	{r4, r5, r6, lr}
 8005684:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005686:	4606      	mov	r6, r0
 8005688:	460d      	mov	r5, r1
 800568a:	b93c      	cbnz	r4, 800569c <_Bfree+0x1a>
 800568c:	2010      	movs	r0, #16
 800568e:	f7ff ffb1 	bl	80055f4 <malloc>
 8005692:	6270      	str	r0, [r6, #36]	; 0x24
 8005694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005698:	6004      	str	r4, [r0, #0]
 800569a:	60c4      	str	r4, [r0, #12]
 800569c:	b13d      	cbz	r5, 80056ae <_Bfree+0x2c>
 800569e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80056a0:	686a      	ldr	r2, [r5, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056a8:	6029      	str	r1, [r5, #0]
 80056aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80056ae:	bd70      	pop	{r4, r5, r6, pc}

080056b0 <__multadd>:
 80056b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056b4:	690d      	ldr	r5, [r1, #16]
 80056b6:	461f      	mov	r7, r3
 80056b8:	4606      	mov	r6, r0
 80056ba:	460c      	mov	r4, r1
 80056bc:	f101 0c14 	add.w	ip, r1, #20
 80056c0:	2300      	movs	r3, #0
 80056c2:	f8dc 0000 	ldr.w	r0, [ip]
 80056c6:	b281      	uxth	r1, r0
 80056c8:	fb02 7101 	mla	r1, r2, r1, r7
 80056cc:	0c0f      	lsrs	r7, r1, #16
 80056ce:	0c00      	lsrs	r0, r0, #16
 80056d0:	fb02 7000 	mla	r0, r2, r0, r7
 80056d4:	b289      	uxth	r1, r1
 80056d6:	3301      	adds	r3, #1
 80056d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80056dc:	429d      	cmp	r5, r3
 80056de:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80056e2:	f84c 1b04 	str.w	r1, [ip], #4
 80056e6:	dcec      	bgt.n	80056c2 <__multadd+0x12>
 80056e8:	b1d7      	cbz	r7, 8005720 <__multadd+0x70>
 80056ea:	68a3      	ldr	r3, [r4, #8]
 80056ec:	42ab      	cmp	r3, r5
 80056ee:	dc12      	bgt.n	8005716 <__multadd+0x66>
 80056f0:	6861      	ldr	r1, [r4, #4]
 80056f2:	4630      	mov	r0, r6
 80056f4:	3101      	adds	r1, #1
 80056f6:	f7ff ff90 	bl	800561a <_Balloc>
 80056fa:	6922      	ldr	r2, [r4, #16]
 80056fc:	3202      	adds	r2, #2
 80056fe:	f104 010c 	add.w	r1, r4, #12
 8005702:	4680      	mov	r8, r0
 8005704:	0092      	lsls	r2, r2, #2
 8005706:	300c      	adds	r0, #12
 8005708:	f7ff ff7c 	bl	8005604 <memcpy>
 800570c:	4621      	mov	r1, r4
 800570e:	4630      	mov	r0, r6
 8005710:	f7ff ffb7 	bl	8005682 <_Bfree>
 8005714:	4644      	mov	r4, r8
 8005716:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800571a:	3501      	adds	r5, #1
 800571c:	615f      	str	r7, [r3, #20]
 800571e:	6125      	str	r5, [r4, #16]
 8005720:	4620      	mov	r0, r4
 8005722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005726 <__hi0bits>:
 8005726:	0c02      	lsrs	r2, r0, #16
 8005728:	0412      	lsls	r2, r2, #16
 800572a:	4603      	mov	r3, r0
 800572c:	b9b2      	cbnz	r2, 800575c <__hi0bits+0x36>
 800572e:	0403      	lsls	r3, r0, #16
 8005730:	2010      	movs	r0, #16
 8005732:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005736:	bf04      	itt	eq
 8005738:	021b      	lsleq	r3, r3, #8
 800573a:	3008      	addeq	r0, #8
 800573c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005740:	bf04      	itt	eq
 8005742:	011b      	lsleq	r3, r3, #4
 8005744:	3004      	addeq	r0, #4
 8005746:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800574a:	bf04      	itt	eq
 800574c:	009b      	lsleq	r3, r3, #2
 800574e:	3002      	addeq	r0, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	db06      	blt.n	8005762 <__hi0bits+0x3c>
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	d503      	bpl.n	8005760 <__hi0bits+0x3a>
 8005758:	3001      	adds	r0, #1
 800575a:	4770      	bx	lr
 800575c:	2000      	movs	r0, #0
 800575e:	e7e8      	b.n	8005732 <__hi0bits+0xc>
 8005760:	2020      	movs	r0, #32
 8005762:	4770      	bx	lr

08005764 <__lo0bits>:
 8005764:	6803      	ldr	r3, [r0, #0]
 8005766:	f013 0207 	ands.w	r2, r3, #7
 800576a:	4601      	mov	r1, r0
 800576c:	d00b      	beq.n	8005786 <__lo0bits+0x22>
 800576e:	07da      	lsls	r2, r3, #31
 8005770:	d423      	bmi.n	80057ba <__lo0bits+0x56>
 8005772:	0798      	lsls	r0, r3, #30
 8005774:	bf49      	itett	mi
 8005776:	085b      	lsrmi	r3, r3, #1
 8005778:	089b      	lsrpl	r3, r3, #2
 800577a:	2001      	movmi	r0, #1
 800577c:	600b      	strmi	r3, [r1, #0]
 800577e:	bf5c      	itt	pl
 8005780:	600b      	strpl	r3, [r1, #0]
 8005782:	2002      	movpl	r0, #2
 8005784:	4770      	bx	lr
 8005786:	b298      	uxth	r0, r3
 8005788:	b9a8      	cbnz	r0, 80057b6 <__lo0bits+0x52>
 800578a:	0c1b      	lsrs	r3, r3, #16
 800578c:	2010      	movs	r0, #16
 800578e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005792:	bf04      	itt	eq
 8005794:	0a1b      	lsreq	r3, r3, #8
 8005796:	3008      	addeq	r0, #8
 8005798:	071a      	lsls	r2, r3, #28
 800579a:	bf04      	itt	eq
 800579c:	091b      	lsreq	r3, r3, #4
 800579e:	3004      	addeq	r0, #4
 80057a0:	079a      	lsls	r2, r3, #30
 80057a2:	bf04      	itt	eq
 80057a4:	089b      	lsreq	r3, r3, #2
 80057a6:	3002      	addeq	r0, #2
 80057a8:	07da      	lsls	r2, r3, #31
 80057aa:	d402      	bmi.n	80057b2 <__lo0bits+0x4e>
 80057ac:	085b      	lsrs	r3, r3, #1
 80057ae:	d006      	beq.n	80057be <__lo0bits+0x5a>
 80057b0:	3001      	adds	r0, #1
 80057b2:	600b      	str	r3, [r1, #0]
 80057b4:	4770      	bx	lr
 80057b6:	4610      	mov	r0, r2
 80057b8:	e7e9      	b.n	800578e <__lo0bits+0x2a>
 80057ba:	2000      	movs	r0, #0
 80057bc:	4770      	bx	lr
 80057be:	2020      	movs	r0, #32
 80057c0:	4770      	bx	lr

080057c2 <__i2b>:
 80057c2:	b510      	push	{r4, lr}
 80057c4:	460c      	mov	r4, r1
 80057c6:	2101      	movs	r1, #1
 80057c8:	f7ff ff27 	bl	800561a <_Balloc>
 80057cc:	2201      	movs	r2, #1
 80057ce:	6144      	str	r4, [r0, #20]
 80057d0:	6102      	str	r2, [r0, #16]
 80057d2:	bd10      	pop	{r4, pc}

080057d4 <__multiply>:
 80057d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d8:	4614      	mov	r4, r2
 80057da:	690a      	ldr	r2, [r1, #16]
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	429a      	cmp	r2, r3
 80057e0:	bfb8      	it	lt
 80057e2:	460b      	movlt	r3, r1
 80057e4:	4688      	mov	r8, r1
 80057e6:	bfbc      	itt	lt
 80057e8:	46a0      	movlt	r8, r4
 80057ea:	461c      	movlt	r4, r3
 80057ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80057f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80057f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80057f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80057fc:	eb07 0609 	add.w	r6, r7, r9
 8005800:	42b3      	cmp	r3, r6
 8005802:	bfb8      	it	lt
 8005804:	3101      	addlt	r1, #1
 8005806:	f7ff ff08 	bl	800561a <_Balloc>
 800580a:	f100 0514 	add.w	r5, r0, #20
 800580e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005812:	462b      	mov	r3, r5
 8005814:	2200      	movs	r2, #0
 8005816:	4573      	cmp	r3, lr
 8005818:	d316      	bcc.n	8005848 <__multiply+0x74>
 800581a:	f104 0214 	add.w	r2, r4, #20
 800581e:	f108 0114 	add.w	r1, r8, #20
 8005822:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005826:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	9b00      	ldr	r3, [sp, #0]
 800582e:	9201      	str	r2, [sp, #4]
 8005830:	4293      	cmp	r3, r2
 8005832:	d80c      	bhi.n	800584e <__multiply+0x7a>
 8005834:	2e00      	cmp	r6, #0
 8005836:	dd03      	ble.n	8005840 <__multiply+0x6c>
 8005838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800583c:	2b00      	cmp	r3, #0
 800583e:	d05d      	beq.n	80058fc <__multiply+0x128>
 8005840:	6106      	str	r6, [r0, #16]
 8005842:	b003      	add	sp, #12
 8005844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005848:	f843 2b04 	str.w	r2, [r3], #4
 800584c:	e7e3      	b.n	8005816 <__multiply+0x42>
 800584e:	f8b2 b000 	ldrh.w	fp, [r2]
 8005852:	f1bb 0f00 	cmp.w	fp, #0
 8005856:	d023      	beq.n	80058a0 <__multiply+0xcc>
 8005858:	4689      	mov	r9, r1
 800585a:	46ac      	mov	ip, r5
 800585c:	f04f 0800 	mov.w	r8, #0
 8005860:	f859 4b04 	ldr.w	r4, [r9], #4
 8005864:	f8dc a000 	ldr.w	sl, [ip]
 8005868:	b2a3      	uxth	r3, r4
 800586a:	fa1f fa8a 	uxth.w	sl, sl
 800586e:	fb0b a303 	mla	r3, fp, r3, sl
 8005872:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005876:	f8dc 4000 	ldr.w	r4, [ip]
 800587a:	4443      	add	r3, r8
 800587c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005880:	fb0b 840a 	mla	r4, fp, sl, r8
 8005884:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005888:	46e2      	mov	sl, ip
 800588a:	b29b      	uxth	r3, r3
 800588c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005890:	454f      	cmp	r7, r9
 8005892:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005896:	f84a 3b04 	str.w	r3, [sl], #4
 800589a:	d82b      	bhi.n	80058f4 <__multiply+0x120>
 800589c:	f8cc 8004 	str.w	r8, [ip, #4]
 80058a0:	9b01      	ldr	r3, [sp, #4]
 80058a2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80058a6:	3204      	adds	r2, #4
 80058a8:	f1ba 0f00 	cmp.w	sl, #0
 80058ac:	d020      	beq.n	80058f0 <__multiply+0x11c>
 80058ae:	682b      	ldr	r3, [r5, #0]
 80058b0:	4689      	mov	r9, r1
 80058b2:	46a8      	mov	r8, r5
 80058b4:	f04f 0b00 	mov.w	fp, #0
 80058b8:	f8b9 c000 	ldrh.w	ip, [r9]
 80058bc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80058c0:	fb0a 440c 	mla	r4, sl, ip, r4
 80058c4:	445c      	add	r4, fp
 80058c6:	46c4      	mov	ip, r8
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80058ce:	f84c 3b04 	str.w	r3, [ip], #4
 80058d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80058d6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80058da:	0c1b      	lsrs	r3, r3, #16
 80058dc:	fb0a b303 	mla	r3, sl, r3, fp
 80058e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80058e4:	454f      	cmp	r7, r9
 80058e6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80058ea:	d805      	bhi.n	80058f8 <__multiply+0x124>
 80058ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80058f0:	3504      	adds	r5, #4
 80058f2:	e79b      	b.n	800582c <__multiply+0x58>
 80058f4:	46d4      	mov	ip, sl
 80058f6:	e7b3      	b.n	8005860 <__multiply+0x8c>
 80058f8:	46e0      	mov	r8, ip
 80058fa:	e7dd      	b.n	80058b8 <__multiply+0xe4>
 80058fc:	3e01      	subs	r6, #1
 80058fe:	e799      	b.n	8005834 <__multiply+0x60>

08005900 <__pow5mult>:
 8005900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005904:	4615      	mov	r5, r2
 8005906:	f012 0203 	ands.w	r2, r2, #3
 800590a:	4606      	mov	r6, r0
 800590c:	460f      	mov	r7, r1
 800590e:	d007      	beq.n	8005920 <__pow5mult+0x20>
 8005910:	3a01      	subs	r2, #1
 8005912:	4c21      	ldr	r4, [pc, #132]	; (8005998 <__pow5mult+0x98>)
 8005914:	2300      	movs	r3, #0
 8005916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800591a:	f7ff fec9 	bl	80056b0 <__multadd>
 800591e:	4607      	mov	r7, r0
 8005920:	10ad      	asrs	r5, r5, #2
 8005922:	d035      	beq.n	8005990 <__pow5mult+0x90>
 8005924:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005926:	b93c      	cbnz	r4, 8005938 <__pow5mult+0x38>
 8005928:	2010      	movs	r0, #16
 800592a:	f7ff fe63 	bl	80055f4 <malloc>
 800592e:	6270      	str	r0, [r6, #36]	; 0x24
 8005930:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005934:	6004      	str	r4, [r0, #0]
 8005936:	60c4      	str	r4, [r0, #12]
 8005938:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800593c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005940:	b94c      	cbnz	r4, 8005956 <__pow5mult+0x56>
 8005942:	f240 2171 	movw	r1, #625	; 0x271
 8005946:	4630      	mov	r0, r6
 8005948:	f7ff ff3b 	bl	80057c2 <__i2b>
 800594c:	2300      	movs	r3, #0
 800594e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005952:	4604      	mov	r4, r0
 8005954:	6003      	str	r3, [r0, #0]
 8005956:	f04f 0800 	mov.w	r8, #0
 800595a:	07eb      	lsls	r3, r5, #31
 800595c:	d50a      	bpl.n	8005974 <__pow5mult+0x74>
 800595e:	4639      	mov	r1, r7
 8005960:	4622      	mov	r2, r4
 8005962:	4630      	mov	r0, r6
 8005964:	f7ff ff36 	bl	80057d4 <__multiply>
 8005968:	4639      	mov	r1, r7
 800596a:	4681      	mov	r9, r0
 800596c:	4630      	mov	r0, r6
 800596e:	f7ff fe88 	bl	8005682 <_Bfree>
 8005972:	464f      	mov	r7, r9
 8005974:	106d      	asrs	r5, r5, #1
 8005976:	d00b      	beq.n	8005990 <__pow5mult+0x90>
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	b938      	cbnz	r0, 800598c <__pow5mult+0x8c>
 800597c:	4622      	mov	r2, r4
 800597e:	4621      	mov	r1, r4
 8005980:	4630      	mov	r0, r6
 8005982:	f7ff ff27 	bl	80057d4 <__multiply>
 8005986:	6020      	str	r0, [r4, #0]
 8005988:	f8c0 8000 	str.w	r8, [r0]
 800598c:	4604      	mov	r4, r0
 800598e:	e7e4      	b.n	800595a <__pow5mult+0x5a>
 8005990:	4638      	mov	r0, r7
 8005992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005996:	bf00      	nop
 8005998:	08006058 	.word	0x08006058

0800599c <__lshift>:
 800599c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a0:	460c      	mov	r4, r1
 80059a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	6849      	ldr	r1, [r1, #4]
 80059aa:	eb0a 0903 	add.w	r9, sl, r3
 80059ae:	68a3      	ldr	r3, [r4, #8]
 80059b0:	4607      	mov	r7, r0
 80059b2:	4616      	mov	r6, r2
 80059b4:	f109 0501 	add.w	r5, r9, #1
 80059b8:	42ab      	cmp	r3, r5
 80059ba:	db32      	blt.n	8005a22 <__lshift+0x86>
 80059bc:	4638      	mov	r0, r7
 80059be:	f7ff fe2c 	bl	800561a <_Balloc>
 80059c2:	2300      	movs	r3, #0
 80059c4:	4680      	mov	r8, r0
 80059c6:	f100 0114 	add.w	r1, r0, #20
 80059ca:	461a      	mov	r2, r3
 80059cc:	4553      	cmp	r3, sl
 80059ce:	db2b      	blt.n	8005a28 <__lshift+0x8c>
 80059d0:	6920      	ldr	r0, [r4, #16]
 80059d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059d6:	f104 0314 	add.w	r3, r4, #20
 80059da:	f016 021f 	ands.w	r2, r6, #31
 80059de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059e6:	d025      	beq.n	8005a34 <__lshift+0x98>
 80059e8:	f1c2 0e20 	rsb	lr, r2, #32
 80059ec:	2000      	movs	r0, #0
 80059ee:	681e      	ldr	r6, [r3, #0]
 80059f0:	468a      	mov	sl, r1
 80059f2:	4096      	lsls	r6, r2
 80059f4:	4330      	orrs	r0, r6
 80059f6:	f84a 0b04 	str.w	r0, [sl], #4
 80059fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80059fe:	459c      	cmp	ip, r3
 8005a00:	fa20 f00e 	lsr.w	r0, r0, lr
 8005a04:	d814      	bhi.n	8005a30 <__lshift+0x94>
 8005a06:	6048      	str	r0, [r1, #4]
 8005a08:	b108      	cbz	r0, 8005a0e <__lshift+0x72>
 8005a0a:	f109 0502 	add.w	r5, r9, #2
 8005a0e:	3d01      	subs	r5, #1
 8005a10:	4638      	mov	r0, r7
 8005a12:	f8c8 5010 	str.w	r5, [r8, #16]
 8005a16:	4621      	mov	r1, r4
 8005a18:	f7ff fe33 	bl	8005682 <_Bfree>
 8005a1c:	4640      	mov	r0, r8
 8005a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a22:	3101      	adds	r1, #1
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	e7c7      	b.n	80059b8 <__lshift+0x1c>
 8005a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	e7cd      	b.n	80059cc <__lshift+0x30>
 8005a30:	4651      	mov	r1, sl
 8005a32:	e7dc      	b.n	80059ee <__lshift+0x52>
 8005a34:	3904      	subs	r1, #4
 8005a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a3a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a3e:	459c      	cmp	ip, r3
 8005a40:	d8f9      	bhi.n	8005a36 <__lshift+0x9a>
 8005a42:	e7e4      	b.n	8005a0e <__lshift+0x72>

08005a44 <__mcmp>:
 8005a44:	6903      	ldr	r3, [r0, #16]
 8005a46:	690a      	ldr	r2, [r1, #16]
 8005a48:	1a9b      	subs	r3, r3, r2
 8005a4a:	b530      	push	{r4, r5, lr}
 8005a4c:	d10c      	bne.n	8005a68 <__mcmp+0x24>
 8005a4e:	0092      	lsls	r2, r2, #2
 8005a50:	3014      	adds	r0, #20
 8005a52:	3114      	adds	r1, #20
 8005a54:	1884      	adds	r4, r0, r2
 8005a56:	4411      	add	r1, r2
 8005a58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a60:	4295      	cmp	r5, r2
 8005a62:	d003      	beq.n	8005a6c <__mcmp+0x28>
 8005a64:	d305      	bcc.n	8005a72 <__mcmp+0x2e>
 8005a66:	2301      	movs	r3, #1
 8005a68:	4618      	mov	r0, r3
 8005a6a:	bd30      	pop	{r4, r5, pc}
 8005a6c:	42a0      	cmp	r0, r4
 8005a6e:	d3f3      	bcc.n	8005a58 <__mcmp+0x14>
 8005a70:	e7fa      	b.n	8005a68 <__mcmp+0x24>
 8005a72:	f04f 33ff 	mov.w	r3, #4294967295
 8005a76:	e7f7      	b.n	8005a68 <__mcmp+0x24>

08005a78 <__mdiff>:
 8005a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a7c:	460d      	mov	r5, r1
 8005a7e:	4607      	mov	r7, r0
 8005a80:	4611      	mov	r1, r2
 8005a82:	4628      	mov	r0, r5
 8005a84:	4614      	mov	r4, r2
 8005a86:	f7ff ffdd 	bl	8005a44 <__mcmp>
 8005a8a:	1e06      	subs	r6, r0, #0
 8005a8c:	d108      	bne.n	8005aa0 <__mdiff+0x28>
 8005a8e:	4631      	mov	r1, r6
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7ff fdc2 	bl	800561a <_Balloc>
 8005a96:	2301      	movs	r3, #1
 8005a98:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa0:	bfa4      	itt	ge
 8005aa2:	4623      	movge	r3, r4
 8005aa4:	462c      	movge	r4, r5
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	6861      	ldr	r1, [r4, #4]
 8005aaa:	bfa6      	itte	ge
 8005aac:	461d      	movge	r5, r3
 8005aae:	2600      	movge	r6, #0
 8005ab0:	2601      	movlt	r6, #1
 8005ab2:	f7ff fdb2 	bl	800561a <_Balloc>
 8005ab6:	692b      	ldr	r3, [r5, #16]
 8005ab8:	60c6      	str	r6, [r0, #12]
 8005aba:	6926      	ldr	r6, [r4, #16]
 8005abc:	f105 0914 	add.w	r9, r5, #20
 8005ac0:	f104 0214 	add.w	r2, r4, #20
 8005ac4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005ac8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005acc:	f100 0514 	add.w	r5, r0, #20
 8005ad0:	f04f 0e00 	mov.w	lr, #0
 8005ad4:	f852 ab04 	ldr.w	sl, [r2], #4
 8005ad8:	f859 4b04 	ldr.w	r4, [r9], #4
 8005adc:	fa1e f18a 	uxtah	r1, lr, sl
 8005ae0:	b2a3      	uxth	r3, r4
 8005ae2:	1ac9      	subs	r1, r1, r3
 8005ae4:	0c23      	lsrs	r3, r4, #16
 8005ae6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005aea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005aee:	b289      	uxth	r1, r1
 8005af0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005af4:	45c8      	cmp	r8, r9
 8005af6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005afa:	4694      	mov	ip, r2
 8005afc:	f845 3b04 	str.w	r3, [r5], #4
 8005b00:	d8e8      	bhi.n	8005ad4 <__mdiff+0x5c>
 8005b02:	45bc      	cmp	ip, r7
 8005b04:	d304      	bcc.n	8005b10 <__mdiff+0x98>
 8005b06:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005b0a:	b183      	cbz	r3, 8005b2e <__mdiff+0xb6>
 8005b0c:	6106      	str	r6, [r0, #16]
 8005b0e:	e7c5      	b.n	8005a9c <__mdiff+0x24>
 8005b10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005b14:	fa1e f381 	uxtah	r3, lr, r1
 8005b18:	141a      	asrs	r2, r3, #16
 8005b1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b24:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005b28:	f845 3b04 	str.w	r3, [r5], #4
 8005b2c:	e7e9      	b.n	8005b02 <__mdiff+0x8a>
 8005b2e:	3e01      	subs	r6, #1
 8005b30:	e7e9      	b.n	8005b06 <__mdiff+0x8e>

08005b32 <__d2b>:
 8005b32:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b36:	460e      	mov	r6, r1
 8005b38:	2101      	movs	r1, #1
 8005b3a:	ec59 8b10 	vmov	r8, r9, d0
 8005b3e:	4615      	mov	r5, r2
 8005b40:	f7ff fd6b 	bl	800561a <_Balloc>
 8005b44:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005b48:	4607      	mov	r7, r0
 8005b4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b4e:	bb34      	cbnz	r4, 8005b9e <__d2b+0x6c>
 8005b50:	9301      	str	r3, [sp, #4]
 8005b52:	f1b8 0300 	subs.w	r3, r8, #0
 8005b56:	d027      	beq.n	8005ba8 <__d2b+0x76>
 8005b58:	a802      	add	r0, sp, #8
 8005b5a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005b5e:	f7ff fe01 	bl	8005764 <__lo0bits>
 8005b62:	9900      	ldr	r1, [sp, #0]
 8005b64:	b1f0      	cbz	r0, 8005ba4 <__d2b+0x72>
 8005b66:	9a01      	ldr	r2, [sp, #4]
 8005b68:	f1c0 0320 	rsb	r3, r0, #32
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	430b      	orrs	r3, r1
 8005b72:	40c2      	lsrs	r2, r0
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	9201      	str	r2, [sp, #4]
 8005b78:	9b01      	ldr	r3, [sp, #4]
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf14      	ite	ne
 8005b80:	2102      	movne	r1, #2
 8005b82:	2101      	moveq	r1, #1
 8005b84:	6139      	str	r1, [r7, #16]
 8005b86:	b1c4      	cbz	r4, 8005bba <__d2b+0x88>
 8005b88:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005b8c:	4404      	add	r4, r0
 8005b8e:	6034      	str	r4, [r6, #0]
 8005b90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b94:	6028      	str	r0, [r5, #0]
 8005b96:	4638      	mov	r0, r7
 8005b98:	b003      	add	sp, #12
 8005b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ba2:	e7d5      	b.n	8005b50 <__d2b+0x1e>
 8005ba4:	6179      	str	r1, [r7, #20]
 8005ba6:	e7e7      	b.n	8005b78 <__d2b+0x46>
 8005ba8:	a801      	add	r0, sp, #4
 8005baa:	f7ff fddb 	bl	8005764 <__lo0bits>
 8005bae:	9b01      	ldr	r3, [sp, #4]
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	2101      	movs	r1, #1
 8005bb4:	6139      	str	r1, [r7, #16]
 8005bb6:	3020      	adds	r0, #32
 8005bb8:	e7e5      	b.n	8005b86 <__d2b+0x54>
 8005bba:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005bbe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005bc2:	6030      	str	r0, [r6, #0]
 8005bc4:	6918      	ldr	r0, [r3, #16]
 8005bc6:	f7ff fdae 	bl	8005726 <__hi0bits>
 8005bca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005bce:	e7e1      	b.n	8005b94 <__d2b+0x62>

08005bd0 <_calloc_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	fb02 f401 	mul.w	r4, r2, r1
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	f000 f808 	bl	8005bec <_malloc_r>
 8005bdc:	4605      	mov	r5, r0
 8005bde:	b118      	cbz	r0, 8005be8 <_calloc_r+0x18>
 8005be0:	4622      	mov	r2, r4
 8005be2:	2100      	movs	r1, #0
 8005be4:	f7fe fbec 	bl	80043c0 <memset>
 8005be8:	4628      	mov	r0, r5
 8005bea:	bd38      	pop	{r3, r4, r5, pc}

08005bec <_malloc_r>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	1ccd      	adds	r5, r1, #3
 8005bf0:	f025 0503 	bic.w	r5, r5, #3
 8005bf4:	3508      	adds	r5, #8
 8005bf6:	2d0c      	cmp	r5, #12
 8005bf8:	bf38      	it	cc
 8005bfa:	250c      	movcc	r5, #12
 8005bfc:	2d00      	cmp	r5, #0
 8005bfe:	4606      	mov	r6, r0
 8005c00:	db01      	blt.n	8005c06 <_malloc_r+0x1a>
 8005c02:	42a9      	cmp	r1, r5
 8005c04:	d903      	bls.n	8005c0e <_malloc_r+0x22>
 8005c06:	230c      	movs	r3, #12
 8005c08:	6033      	str	r3, [r6, #0]
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	bd70      	pop	{r4, r5, r6, pc}
 8005c0e:	f000 f869 	bl	8005ce4 <__malloc_lock>
 8005c12:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <_malloc_r+0xac>)
 8005c14:	6814      	ldr	r4, [r2, #0]
 8005c16:	4621      	mov	r1, r4
 8005c18:	b991      	cbnz	r1, 8005c40 <_malloc_r+0x54>
 8005c1a:	4c20      	ldr	r4, [pc, #128]	; (8005c9c <_malloc_r+0xb0>)
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	b91b      	cbnz	r3, 8005c28 <_malloc_r+0x3c>
 8005c20:	4630      	mov	r0, r6
 8005c22:	f000 f83d 	bl	8005ca0 <_sbrk_r>
 8005c26:	6020      	str	r0, [r4, #0]
 8005c28:	4629      	mov	r1, r5
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	f000 f838 	bl	8005ca0 <_sbrk_r>
 8005c30:	1c43      	adds	r3, r0, #1
 8005c32:	d124      	bne.n	8005c7e <_malloc_r+0x92>
 8005c34:	230c      	movs	r3, #12
 8005c36:	6033      	str	r3, [r6, #0]
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f000 f854 	bl	8005ce6 <__malloc_unlock>
 8005c3e:	e7e4      	b.n	8005c0a <_malloc_r+0x1e>
 8005c40:	680b      	ldr	r3, [r1, #0]
 8005c42:	1b5b      	subs	r3, r3, r5
 8005c44:	d418      	bmi.n	8005c78 <_malloc_r+0x8c>
 8005c46:	2b0b      	cmp	r3, #11
 8005c48:	d90f      	bls.n	8005c6a <_malloc_r+0x7e>
 8005c4a:	600b      	str	r3, [r1, #0]
 8005c4c:	50cd      	str	r5, [r1, r3]
 8005c4e:	18cc      	adds	r4, r1, r3
 8005c50:	4630      	mov	r0, r6
 8005c52:	f000 f848 	bl	8005ce6 <__malloc_unlock>
 8005c56:	f104 000b 	add.w	r0, r4, #11
 8005c5a:	1d23      	adds	r3, r4, #4
 8005c5c:	f020 0007 	bic.w	r0, r0, #7
 8005c60:	1ac3      	subs	r3, r0, r3
 8005c62:	d0d3      	beq.n	8005c0c <_malloc_r+0x20>
 8005c64:	425a      	negs	r2, r3
 8005c66:	50e2      	str	r2, [r4, r3]
 8005c68:	e7d0      	b.n	8005c0c <_malloc_r+0x20>
 8005c6a:	428c      	cmp	r4, r1
 8005c6c:	684b      	ldr	r3, [r1, #4]
 8005c6e:	bf16      	itet	ne
 8005c70:	6063      	strne	r3, [r4, #4]
 8005c72:	6013      	streq	r3, [r2, #0]
 8005c74:	460c      	movne	r4, r1
 8005c76:	e7eb      	b.n	8005c50 <_malloc_r+0x64>
 8005c78:	460c      	mov	r4, r1
 8005c7a:	6849      	ldr	r1, [r1, #4]
 8005c7c:	e7cc      	b.n	8005c18 <_malloc_r+0x2c>
 8005c7e:	1cc4      	adds	r4, r0, #3
 8005c80:	f024 0403 	bic.w	r4, r4, #3
 8005c84:	42a0      	cmp	r0, r4
 8005c86:	d005      	beq.n	8005c94 <_malloc_r+0xa8>
 8005c88:	1a21      	subs	r1, r4, r0
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f000 f808 	bl	8005ca0 <_sbrk_r>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d0cf      	beq.n	8005c34 <_malloc_r+0x48>
 8005c94:	6025      	str	r5, [r4, #0]
 8005c96:	e7db      	b.n	8005c50 <_malloc_r+0x64>
 8005c98:	20000200 	.word	0x20000200
 8005c9c:	20000204 	.word	0x20000204

08005ca0 <_sbrk_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4c06      	ldr	r4, [pc, #24]	; (8005cbc <_sbrk_r+0x1c>)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4605      	mov	r5, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	f7fb f9d2 	bl	8001054 <_sbrk>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_sbrk_r+0x1a>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_sbrk_r+0x1a>
 8005cb8:	602b      	str	r3, [r5, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000708 	.word	0x20000708

08005cc0 <__ascii_mbtowc>:
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	b901      	cbnz	r1, 8005cc6 <__ascii_mbtowc+0x6>
 8005cc4:	a901      	add	r1, sp, #4
 8005cc6:	b142      	cbz	r2, 8005cda <__ascii_mbtowc+0x1a>
 8005cc8:	b14b      	cbz	r3, 8005cde <__ascii_mbtowc+0x1e>
 8005cca:	7813      	ldrb	r3, [r2, #0]
 8005ccc:	600b      	str	r3, [r1, #0]
 8005cce:	7812      	ldrb	r2, [r2, #0]
 8005cd0:	1c10      	adds	r0, r2, #0
 8005cd2:	bf18      	it	ne
 8005cd4:	2001      	movne	r0, #1
 8005cd6:	b002      	add	sp, #8
 8005cd8:	4770      	bx	lr
 8005cda:	4610      	mov	r0, r2
 8005cdc:	e7fb      	b.n	8005cd6 <__ascii_mbtowc+0x16>
 8005cde:	f06f 0001 	mvn.w	r0, #1
 8005ce2:	e7f8      	b.n	8005cd6 <__ascii_mbtowc+0x16>

08005ce4 <__malloc_lock>:
 8005ce4:	4770      	bx	lr

08005ce6 <__malloc_unlock>:
 8005ce6:	4770      	bx	lr

08005ce8 <__ascii_wctomb>:
 8005ce8:	b149      	cbz	r1, 8005cfe <__ascii_wctomb+0x16>
 8005cea:	2aff      	cmp	r2, #255	; 0xff
 8005cec:	bf85      	ittet	hi
 8005cee:	238a      	movhi	r3, #138	; 0x8a
 8005cf0:	6003      	strhi	r3, [r0, #0]
 8005cf2:	700a      	strbls	r2, [r1, #0]
 8005cf4:	f04f 30ff 	movhi.w	r0, #4294967295
 8005cf8:	bf98      	it	ls
 8005cfa:	2001      	movls	r0, #1
 8005cfc:	4770      	bx	lr
 8005cfe:	4608      	mov	r0, r1
 8005d00:	4770      	bx	lr
	...

08005d04 <_init>:
 8005d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d06:	bf00      	nop
 8005d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0a:	bc08      	pop	{r3}
 8005d0c:	469e      	mov	lr, r3
 8005d0e:	4770      	bx	lr

08005d10 <_fini>:
 8005d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d12:	bf00      	nop
 8005d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d16:	bc08      	pop	{r3}
 8005d18:	469e      	mov	lr, r3
 8005d1a:	4770      	bx	lr
