INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_6mux4to1/project_6mux4to1.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_6mux4to1/project_6mux4to1.srcs/sim_1/new/mux_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_6mux4to1/project_6mux4to1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
