// DO NOT EDIT. This was generated by gen.sh
#![allow(unused)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
pub const RCC_cr_PLLI2SRDY: i32 = 27;
pub const RCC_cr_PLLI2SON: i32 = 26;
pub const RCC_cr_PLLRDY: i32 = 25;
pub const RCC_cr_PLLON: i32 = 24;
pub const RCC_cr_CSSON: i32 = 19;
pub const RCC_cr_HSEBYP: i32 = 18;
pub const RCC_cr_HSERDY: i32 = 17;
pub const RCC_cr_HSEON: i32 = 16;
pub const RCC_cr_HSICAL: i32 = 8;
pub const RCC_cr_HSITRIM: i32 = 3;
pub const RCC_cr_HSIRDY: i32 = 1;
pub const RCC_cr_HSION: i32 = 0;
pub const RCC_pllcfgr_PLLQ3: i32 = 27;
pub const RCC_pllcfgr_PLLQ2: i32 = 26;
pub const RCC_pllcfgr_PLLQ1: i32 = 25;
pub const RCC_pllcfgr_PLLQ0: i32 = 24;
pub const RCC_pllcfgr_PLLSRC: i32 = 22;
pub const RCC_pllcfgr_PLLP1: i32 = 17;
pub const RCC_pllcfgr_PLLP0: i32 = 16;
pub const RCC_pllcfgr_PLLN8: i32 = 14;
pub const RCC_pllcfgr_PLLN7: i32 = 13;
pub const RCC_pllcfgr_PLLN6: i32 = 12;
pub const RCC_pllcfgr_PLLN5: i32 = 11;
pub const RCC_pllcfgr_PLLN4: i32 = 10;
pub const RCC_pllcfgr_PLLN3: i32 = 9;
pub const RCC_pllcfgr_PLLN2: i32 = 8;
pub const RCC_pllcfgr_PLLN1: i32 = 7;
pub const RCC_pllcfgr_PLLN0: i32 = 6;
pub const RCC_pllcfgr_PLLM5: i32 = 5;
pub const RCC_pllcfgr_PLLM4: i32 = 4;
pub const RCC_pllcfgr_PLLM3: i32 = 3;
pub const RCC_pllcfgr_PLLM2: i32 = 2;
pub const RCC_pllcfgr_PLLM1: i32 = 1;
pub const RCC_pllcfgr_PLLM0: i32 = 0;
pub const RCC_cfgr_MCO2: i32 = 30;
pub const RCC_cfgr_MCO2PRE: i32 = 27;
pub const RCC_cfgr_MCO1PRE: i32 = 24;
pub const RCC_cfgr_I2SSRC: i32 = 23;
pub const RCC_cfgr_MCO1: i32 = 21;
pub const RCC_cfgr_RTCPRE: i32 = 16;
pub const RCC_cfgr_PPRE2: i32 = 13;
pub const RCC_cfgr_PPRE1: i32 = 10;
pub const RCC_cfgr_HPRE: i32 = 4;
pub const RCC_cfgr_SWS1: i32 = 3;
pub const RCC_cfgr_SWS0: i32 = 2;
pub const RCC_cfgr_SW1: i32 = 1;
pub const RCC_cfgr_SW0: i32 = 0;
pub const RCC_cir_CSSC: i32 = 23;
pub const RCC_cir_PLLI2SRDYC: i32 = 21;
pub const RCC_cir_PLLRDYC: i32 = 20;
pub const RCC_cir_HSERDYC: i32 = 19;
pub const RCC_cir_HSIRDYC: i32 = 18;
pub const RCC_cir_LSERDYC: i32 = 17;
pub const RCC_cir_LSIRDYC: i32 = 16;
pub const RCC_cir_PLLI2SRDYIE: i32 = 13;
pub const RCC_cir_PLLRDYIE: i32 = 12;
pub const RCC_cir_HSERDYIE: i32 = 11;
pub const RCC_cir_HSIRDYIE: i32 = 10;
pub const RCC_cir_LSERDYIE: i32 = 9;
pub const RCC_cir_LSIRDYIE: i32 = 8;
pub const RCC_cir_CSSF: i32 = 7;
pub const RCC_cir_PLLI2SRDYF: i32 = 5;
pub const RCC_cir_PLLRDYF: i32 = 4;
pub const RCC_cir_HSERDYF: i32 = 3;
pub const RCC_cir_HSIRDYF: i32 = 2;
pub const RCC_cir_LSERDYF: i32 = 1;
pub const RCC_cir_LSIRDYF: i32 = 0;
pub const RCC_ahb1rstr_OTGHSRST: i32 = 29;
pub const RCC_ahb1rstr_ETHMACRST: i32 = 25;
pub const RCC_ahb1rstr_DMA2RST: i32 = 22;
pub const RCC_ahb1rstr_DMA1RST: i32 = 21;
pub const RCC_ahb1rstr_CRCRST: i32 = 12;
pub const RCC_ahb1rstr_GPIOIRST: i32 = 8;
pub const RCC_ahb1rstr_GPIOHRST: i32 = 7;
pub const RCC_ahb1rstr_GPIOGRST: i32 = 6;
pub const RCC_ahb1rstr_GPIOFRST: i32 = 5;
pub const RCC_ahb1rstr_GPIOERST: i32 = 4;
pub const RCC_ahb1rstr_GPIODRST: i32 = 3;
pub const RCC_ahb1rstr_GPIOCRST: i32 = 2;
pub const RCC_ahb1rstr_GPIOBRST: i32 = 1;
pub const RCC_ahb1rstr_GPIOARST: i32 = 0;
pub const RCC_ahb2rstr_OTGFSRST: i32 = 7;
pub const RCC_ahb2rstr_RNGRST: i32 = 6;
pub const RCC_ahb2rstr_DCMIRST: i32 = 0;
pub const RCC_ahb3rstr_FSMCRST: i32 = 0;
pub const RCC_apb1rstr_DACRST: i32 = 29;
pub const RCC_apb1rstr_PWRRST: i32 = 28;
pub const RCC_apb1rstr_CAN2RST: i32 = 26;
pub const RCC_apb1rstr_CAN1RST: i32 = 25;
pub const RCC_apb1rstr_I2C3RST: i32 = 23;
pub const RCC_apb1rstr_I2C2RST: i32 = 22;
pub const RCC_apb1rstr_I2C1RST: i32 = 21;
pub const RCC_apb1rstr_UART5RST: i32 = 20;
pub const RCC_apb1rstr_UART4RST: i32 = 19;
pub const RCC_apb1rstr_UART3RST: i32 = 18;
pub const RCC_apb1rstr_UART2RST: i32 = 17;
pub const RCC_apb1rstr_SPI3RST: i32 = 15;
pub const RCC_apb1rstr_SPI2RST: i32 = 14;
pub const RCC_apb1rstr_WWDGRST: i32 = 11;
pub const RCC_apb1rstr_TIM14RST: i32 = 8;
pub const RCC_apb1rstr_TIM13RST: i32 = 7;
pub const RCC_apb1rstr_TIM12RST: i32 = 6;
pub const RCC_apb1rstr_TIM7RST: i32 = 5;
pub const RCC_apb1rstr_TIM6RST: i32 = 4;
pub const RCC_apb1rstr_TIM5RST: i32 = 3;
pub const RCC_apb1rstr_TIM4RST: i32 = 2;
pub const RCC_apb1rstr_TIM3RST: i32 = 1;
pub const RCC_apb1rstr_TIM2RST: i32 = 0;
pub const RCC_apb2rstr_TIM11RST: i32 = 18;
pub const RCC_apb2rstr_TIM10RST: i32 = 17;
pub const RCC_apb2rstr_TIM9RST: i32 = 16;
pub const RCC_apb2rstr_SYSCFGRST: i32 = 14;
pub const RCC_apb2rstr_SPI1RST: i32 = 12;
pub const RCC_apb2rstr_SDIORST: i32 = 11;
pub const RCC_apb2rstr_ADCRST: i32 = 8;
pub const RCC_apb2rstr_USART6RST: i32 = 5;
pub const RCC_apb2rstr_USART1RST: i32 = 4;
pub const RCC_apb2rstr_TIM8RST: i32 = 1;
pub const RCC_apb2rstr_TIM1RST: i32 = 0;
pub const RCC_ahb1enr_OTGHSULPIEN: i32 = 30;
pub const RCC_ahb1enr_OTGHSEN: i32 = 29;
pub const RCC_ahb1enr_ETHMACPTPEN: i32 = 28;
pub const RCC_ahb1enr_ETHMACRXEN: i32 = 27;
pub const RCC_ahb1enr_ETHMACTXEN: i32 = 26;
pub const RCC_ahb1enr_ETHMACEN: i32 = 25;
pub const RCC_ahb1enr_DMA2EN: i32 = 22;
pub const RCC_ahb1enr_DMA1EN: i32 = 21;
pub const RCC_ahb1enr_CCMDATARAMEN: i32 = 20;
pub const RCC_ahb1enr_BKPSRAMEN: i32 = 18;
pub const RCC_ahb1enr_CRCEN: i32 = 12;
pub const RCC_ahb1enr_GPIOIEN: i32 = 8;
pub const RCC_ahb1enr_GPIOHEN: i32 = 7;
pub const RCC_ahb1enr_GPIOGEN: i32 = 6;
pub const RCC_ahb1enr_GPIOFEN: i32 = 5;
pub const RCC_ahb1enr_GPIOEEN: i32 = 4;
pub const RCC_ahb1enr_GPIODEN: i32 = 3;
pub const RCC_ahb1enr_GPIOCEN: i32 = 2;
pub const RCC_ahb1enr_GPIOBEN: i32 = 1;
pub const RCC_ahb1enr_GPIOAEN: i32 = 0;
pub const RCC_ahb2enr_OTGFSEN: i32 = 7;
pub const RCC_ahb2enr_RNGEN: i32 = 6;
pub const RCC_ahb2enr_DCMIEN: i32 = 0;
pub const RCC_ahb3enr_FSMCEN: i32 = 0;
pub const RCC_apb1enr_DACEN: i32 = 29;
pub const RCC_apb1enr_PWREN: i32 = 28;
pub const RCC_apb1enr_CAN2EN: i32 = 26;
pub const RCC_apb1enr_CAN1EN: i32 = 25;
pub const RCC_apb1enr_I2C3EN: i32 = 23;
pub const RCC_apb1enr_I2C2EN: i32 = 22;
pub const RCC_apb1enr_I2C1EN: i32 = 21;
pub const RCC_apb1enr_UART5EN: i32 = 20;
pub const RCC_apb1enr_UART4EN: i32 = 19;
pub const RCC_apb1enr_USART3EN: i32 = 18;
pub const RCC_apb1enr_USART2EN: i32 = 17;
pub const RCC_apb1enr_SPI3EN: i32 = 15;
pub const RCC_apb1enr_SPI2EN: i32 = 14;
pub const RCC_apb1enr_WWDGEN: i32 = 11;
pub const RCC_apb1enr_TIM14EN: i32 = 8;
pub const RCC_apb1enr_TIM13EN: i32 = 7;
pub const RCC_apb1enr_TIM12EN: i32 = 6;
pub const RCC_apb1enr_TIM7EN: i32 = 5;
pub const RCC_apb1enr_TIM6EN: i32 = 4;
pub const RCC_apb1enr_TIM5EN: i32 = 3;
pub const RCC_apb1enr_TIM4EN: i32 = 2;
pub const RCC_apb1enr_TIM3EN: i32 = 1;
pub const RCC_apb1enr_TIM2EN: i32 = 0;
pub const RCC_apb2enr_TIM11EN: i32 = 18;
pub const RCC_apb2enr_TIM10EN: i32 = 17;
pub const RCC_apb2enr_TIM9EN: i32 = 16;
pub const RCC_apb2enr_SYSCFGEN: i32 = 14;
pub const RCC_apb2enr_SPI1EN: i32 = 12;
pub const RCC_apb2enr_SDIOEN: i32 = 11;
pub const RCC_apb2enr_ADC3EN: i32 = 10;
pub const RCC_apb2enr_ADC2EN: i32 = 9;
pub const RCC_apb2enr_ADC1EN: i32 = 8;
pub const RCC_apb2enr_USART6EN: i32 = 5;
pub const RCC_apb2enr_USART1EN: i32 = 4;
pub const RCC_apb2enr_TIM8EN: i32 = 1;
pub const RCC_apb2enr_TIM1EN: i32 = 0;
pub const RCC_ahb1lpenr_OTGHSULPILPEN: i32 = 30;
pub const RCC_ahb1lpenr_OTGHSLPEN: i32 = 29;
pub const RCC_ahb1lpenr_ETHMACPTPLPEN: i32 = 28;
pub const RCC_ahb1lpenr_ETHMACRXLPEN: i32 = 27;
pub const RCC_ahb1lpenr_ETHMACTXLPEN: i32 = 26;
pub const RCC_ahb1lpenr_ETHMACLPEN: i32 = 25;
pub const RCC_ahb1lpenr_DMA2LPEN: i32 = 22;
pub const RCC_ahb1lpenr_DMA1LPEN: i32 = 21;
pub const RCC_ahb1lpenr_BKPSRAMLPEN: i32 = 18;
pub const RCC_ahb1lpenr_SRAM2LPEN: i32 = 17;
pub const RCC_ahb1lpenr_SRAM1LPEN: i32 = 16;
pub const RCC_ahb1lpenr_FLITFLPEN: i32 = 15;
pub const RCC_ahb1lpenr_CRCLPEN: i32 = 12;
pub const RCC_ahb1lpenr_GPIOILPEN: i32 = 8;
pub const RCC_ahb1lpenr_GPIOHLPEN: i32 = 7;
pub const RCC_ahb1lpenr_GPIOGLPEN: i32 = 6;
pub const RCC_ahb1lpenr_GPIOFLPEN: i32 = 5;
pub const RCC_ahb1lpenr_GPIOELPEN: i32 = 4;
pub const RCC_ahb1lpenr_GPIODLPEN: i32 = 3;
pub const RCC_ahb1lpenr_GPIOCLPEN: i32 = 2;
pub const RCC_ahb1lpenr_GPIOBLPEN: i32 = 1;
pub const RCC_ahb1lpenr_GPIOALPEN: i32 = 0;
pub const RCC_ahb2lpenr_OTGFSLPEN: i32 = 7;
pub const RCC_ahb2lpenr_RNGLPEN: i32 = 6;
pub const RCC_ahb2lpenr_DCMILPEN: i32 = 0;
pub const RCC_ahb3lpenr_FSMCLPEN: i32 = 0;
pub const RCC_apb1lpenr_DACLPEN: i32 = 29;
pub const RCC_apb1lpenr_PWRLPEN: i32 = 28;
pub const RCC_apb1lpenr_CAN2LPEN: i32 = 26;
pub const RCC_apb1lpenr_CAN1LPEN: i32 = 25;
pub const RCC_apb1lpenr_I2C3LPEN: i32 = 23;
pub const RCC_apb1lpenr_I2C2LPEN: i32 = 22;
pub const RCC_apb1lpenr_I2C1LPEN: i32 = 21;
pub const RCC_apb1lpenr_UART5LPEN: i32 = 20;
pub const RCC_apb1lpenr_UART4LPEN: i32 = 19;
pub const RCC_apb1lpenr_USART3LPEN: i32 = 18;
pub const RCC_apb1lpenr_USART2LPEN: i32 = 17;
pub const RCC_apb1lpenr_SPI3LPEN: i32 = 15;
pub const RCC_apb1lpenr_SPI2LPEN: i32 = 14;
pub const RCC_apb1lpenr_WWDGLPEN: i32 = 11;
pub const RCC_apb1lpenr_TIM14LPEN: i32 = 8;
pub const RCC_apb1lpenr_TIM13LPEN: i32 = 7;
pub const RCC_apb1lpenr_TIM12LPEN: i32 = 6;
pub const RCC_apb1lpenr_TIM7LPEN: i32 = 5;
pub const RCC_apb1lpenr_TIM6LPEN: i32 = 4;
pub const RCC_apb1lpenr_TIM5LPEN: i32 = 3;
pub const RCC_apb1lpenr_TIM4LPEN: i32 = 2;
pub const RCC_apb1lpenr_TIM3LPEN: i32 = 1;
pub const RCC_apb1lpenr_TIM2LPEN: i32 = 0;
pub const RCC_apb2lpenr_TIM11LPEN: i32 = 18;
pub const RCC_apb2lpenr_TIM10LPEN: i32 = 17;
pub const RCC_apb2lpenr_TIM9LPEN: i32 = 16;
pub const RCC_apb2lpenr_SYSCFGLPEN: i32 = 14;
pub const RCC_apb2lpenr_SPI1LPEN: i32 = 12;
pub const RCC_apb2lpenr_SDIOLPEN: i32 = 11;
pub const RCC_apb2lpenr_ADC3LPEN: i32 = 10;
pub const RCC_apb2lpenr_ADC2LPEN: i32 = 9;
pub const RCC_apb2lpenr_ADC1LPEN: i32 = 8;
pub const RCC_apb2lpenr_USART6LPEN: i32 = 5;
pub const RCC_apb2lpenr_USART1LPEN: i32 = 4;
pub const RCC_apb2lpenr_TIM8LPEN: i32 = 1;
pub const RCC_apb2lpenr_TIM1LPEN: i32 = 0;
pub const RCC_bdcr_BDRST: i32 = 16;
pub const RCC_bdcr_RTCEN: i32 = 15;
pub const RCC_bdcr_RTCSEL1: i32 = 9;
pub const RCC_bdcr_RTCSEL0: i32 = 8;
pub const RCC_bdcr_LSEBYP: i32 = 2;
pub const RCC_bdcr_LSERDY: i32 = 1;
pub const RCC_bdcr_LSEON: i32 = 0;
pub const RCC_csr_LPWRRSTF: i32 = 31;
pub const RCC_csr_WWDGRSTF: i32 = 30;
pub const RCC_csr_WDGRSTF: i32 = 29;
pub const RCC_csr_SFTRSTF: i32 = 28;
pub const RCC_csr_PORRSTF: i32 = 27;
pub const RCC_csr_PADRSTF: i32 = 26;
pub const RCC_csr_BORRSTF: i32 = 25;
pub const RCC_csr_RMVF: i32 = 24;
pub const RCC_csr_LSIRDY: i32 = 1;
pub const RCC_csr_LSION: i32 = 0;
pub const RCC_sscgr_SSCGEN: i32 = 31;
pub const RCC_sscgr_SPREADSEL: i32 = 30;
pub const RCC_sscgr_INCSTEP: i32 = 13;
pub const RCC_sscgr_MODPER: i32 = 0;
pub const RCC_plli2scfgr_PLLI2SRX: i32 = 28;
pub const RCC_plli2scfgr_PLLI2SNX: i32 = 6;
pub const FLASH_acr_LATENCY: i32 = 0;
pub const FLASH_acr_PRFTEN: i32 = 8;
pub const FLASH_acr_ICEN: i32 = 9;
pub const FLASH_acr_DCEN: i32 = 10;
pub const FLASH_acr_ICRST: i32 = 11;
pub const FLASH_acr_DCRST: i32 = 12;
pub const FLASH_keyr_KEY: i32 = 0;
pub const FLASH_optkeyr_OPTKEY: i32 = 0;
pub const FLASH_sr_EOP: i32 = 0;
pub const FLASH_sr_OPERR: i32 = 1;
pub const FLASH_sr_WRPERR: i32 = 4;
pub const FLASH_sr_PGAERR: i32 = 5;
pub const FLASH_sr_PGPERR: i32 = 6;
pub const FLASH_sr_PGSERR: i32 = 7;
pub const FLASH_sr_BSY: i32 = 16;
pub const FLASH_cr_PG: i32 = 0;
pub const FLASH_cr_SER: i32 = 1;
pub const FLASH_cr_MER: i32 = 2;
pub const FLASH_cr_SNB: i32 = 3;
pub const FLASH_cr_PSIZE: i32 = 8;
pub const FLASH_cr_STRT: i32 = 16;
pub const FLASH_cr_EOPIE: i32 = 24;
pub const FLASH_cr_ERRIE: i32 = 25;
pub const FLASH_cr_LOCK: i32 = 31;
pub const FLASH_optcr_OPTLOCK: i32 = 0;
pub const FLASH_optcr_OPTSTRT: i32 = 1;
pub const FLASH_optcr_BOR_LEV: i32 = 2;
pub const FLASH_optcr_WDG_SW: i32 = 5;
pub const FLASH_optcr_NRST_STOP: i32 = 6;
pub const FLASH_optcr_NRST_STDBY: i32 = 7;
pub const FLASH_optcr_RDP: i32 = 8;
pub const FLASH_optcr_NWRP: i32 = 16;
pub const GPIOA_moder_MODER15: i32 = 30;
pub const GPIOA_moder_MODER14: i32 = 28;
pub const GPIOA_moder_MODER13: i32 = 26;
pub const GPIOA_moder_MODER12: i32 = 24;
pub const GPIOA_moder_MODER11: i32 = 22;
pub const GPIOA_moder_MODER10: i32 = 20;
pub const GPIOA_moder_MODER9: i32 = 18;
pub const GPIOA_moder_MODER8: i32 = 16;
pub const GPIOA_moder_MODER7: i32 = 14;
pub const GPIOA_moder_MODER6: i32 = 12;
pub const GPIOA_moder_MODER5: i32 = 10;
pub const GPIOA_moder_MODER4: i32 = 8;
pub const GPIOA_moder_MODER3: i32 = 6;
pub const GPIOA_moder_MODER2: i32 = 4;
pub const GPIOA_moder_MODER1: i32 = 2;
pub const GPIOA_moder_MODER0: i32 = 0;
pub const GPIOA_otyper_OT15: i32 = 15;
pub const GPIOA_otyper_OT14: i32 = 14;
pub const GPIOA_otyper_OT13: i32 = 13;
pub const GPIOA_otyper_OT12: i32 = 12;
pub const GPIOA_otyper_OT11: i32 = 11;
pub const GPIOA_otyper_OT10: i32 = 10;
pub const GPIOA_otyper_OT9: i32 = 9;
pub const GPIOA_otyper_OT8: i32 = 8;
pub const GPIOA_otyper_OT7: i32 = 7;
pub const GPIOA_otyper_OT6: i32 = 6;
pub const GPIOA_otyper_OT5: i32 = 5;
pub const GPIOA_otyper_OT4: i32 = 4;
pub const GPIOA_otyper_OT3: i32 = 3;
pub const GPIOA_otyper_OT2: i32 = 2;
pub const GPIOA_otyper_OT1: i32 = 1;
pub const GPIOA_otyper_OT0: i32 = 0;
pub const GPIOA_ospeedr_OSPEEDR15: i32 = 30;
pub const GPIOA_ospeedr_OSPEEDR14: i32 = 28;
pub const GPIOA_ospeedr_OSPEEDR13: i32 = 26;
pub const GPIOA_ospeedr_OSPEEDR12: i32 = 24;
pub const GPIOA_ospeedr_OSPEEDR11: i32 = 22;
pub const GPIOA_ospeedr_OSPEEDR10: i32 = 20;
pub const GPIOA_ospeedr_OSPEEDR9: i32 = 18;
pub const GPIOA_ospeedr_OSPEEDR8: i32 = 16;
pub const GPIOA_ospeedr_OSPEEDR7: i32 = 14;
pub const GPIOA_ospeedr_OSPEEDR6: i32 = 12;
pub const GPIOA_ospeedr_OSPEEDR5: i32 = 10;
pub const GPIOA_ospeedr_OSPEEDR4: i32 = 8;
pub const GPIOA_ospeedr_OSPEEDR3: i32 = 6;
pub const GPIOA_ospeedr_OSPEEDR2: i32 = 4;
pub const GPIOA_ospeedr_OSPEEDR1: i32 = 2;
pub const GPIOA_ospeedr_OSPEEDR0: i32 = 0;
pub const GPIOA_pupdr_PUPDR15: i32 = 30;
pub const GPIOA_pupdr_PUPDR14: i32 = 28;
pub const GPIOA_pupdr_PUPDR13: i32 = 26;
pub const GPIOA_pupdr_PUPDR12: i32 = 24;
pub const GPIOA_pupdr_PUPDR11: i32 = 22;
pub const GPIOA_pupdr_PUPDR10: i32 = 20;
pub const GPIOA_pupdr_PUPDR9: i32 = 18;
pub const GPIOA_pupdr_PUPDR8: i32 = 16;
pub const GPIOA_pupdr_PUPDR7: i32 = 14;
pub const GPIOA_pupdr_PUPDR6: i32 = 12;
pub const GPIOA_pupdr_PUPDR5: i32 = 10;
pub const GPIOA_pupdr_PUPDR4: i32 = 8;
pub const GPIOA_pupdr_PUPDR3: i32 = 6;
pub const GPIOA_pupdr_PUPDR2: i32 = 4;
pub const GPIOA_pupdr_PUPDR1: i32 = 2;
pub const GPIOA_pupdr_PUPDR0: i32 = 0;
pub const GPIOA_idr_IDR15: i32 = 15;
pub const GPIOA_idr_IDR14: i32 = 14;
pub const GPIOA_idr_IDR13: i32 = 13;
pub const GPIOA_idr_IDR12: i32 = 12;
pub const GPIOA_idr_IDR11: i32 = 11;
pub const GPIOA_idr_IDR10: i32 = 10;
pub const GPIOA_idr_IDR9: i32 = 9;
pub const GPIOA_idr_IDR8: i32 = 8;
pub const GPIOA_idr_IDR7: i32 = 7;
pub const GPIOA_idr_IDR6: i32 = 6;
pub const GPIOA_idr_IDR5: i32 = 5;
pub const GPIOA_idr_IDR4: i32 = 4;
pub const GPIOA_idr_IDR3: i32 = 3;
pub const GPIOA_idr_IDR2: i32 = 2;
pub const GPIOA_idr_IDR1: i32 = 1;
pub const GPIOA_idr_IDR0: i32 = 0;
pub const GPIOA_odr_ODR15: i32 = 15;
pub const GPIOA_odr_ODR14: i32 = 14;
pub const GPIOA_odr_ODR13: i32 = 13;
pub const GPIOA_odr_ODR12: i32 = 12;
pub const GPIOA_odr_ODR11: i32 = 11;
pub const GPIOA_odr_ODR10: i32 = 10;
pub const GPIOA_odr_ODR9: i32 = 9;
pub const GPIOA_odr_ODR8: i32 = 8;
pub const GPIOA_odr_ODR7: i32 = 7;
pub const GPIOA_odr_ODR6: i32 = 6;
pub const GPIOA_odr_ODR5: i32 = 5;
pub const GPIOA_odr_ODR4: i32 = 4;
pub const GPIOA_odr_ODR3: i32 = 3;
pub const GPIOA_odr_ODR2: i32 = 2;
pub const GPIOA_odr_ODR1: i32 = 1;
pub const GPIOA_odr_ODR0: i32 = 0;
pub const GPIOA_bsrr_BR15: i32 = 31;
pub const GPIOA_bsrr_BR14: i32 = 30;
pub const GPIOA_bsrr_BR13: i32 = 29;
pub const GPIOA_bsrr_BR12: i32 = 28;
pub const GPIOA_bsrr_BR11: i32 = 27;
pub const GPIOA_bsrr_BR10: i32 = 26;
pub const GPIOA_bsrr_BR9: i32 = 25;
pub const GPIOA_bsrr_BR8: i32 = 24;
pub const GPIOA_bsrr_BR7: i32 = 23;
pub const GPIOA_bsrr_BR6: i32 = 22;
pub const GPIOA_bsrr_BR5: i32 = 21;
pub const GPIOA_bsrr_BR4: i32 = 20;
pub const GPIOA_bsrr_BR3: i32 = 19;
pub const GPIOA_bsrr_BR2: i32 = 18;
pub const GPIOA_bsrr_BR1: i32 = 17;
pub const GPIOA_bsrr_BR0: i32 = 16;
pub const GPIOA_bsrr_BS15: i32 = 15;
pub const GPIOA_bsrr_BS14: i32 = 14;
pub const GPIOA_bsrr_BS13: i32 = 13;
pub const GPIOA_bsrr_BS12: i32 = 12;
pub const GPIOA_bsrr_BS11: i32 = 11;
pub const GPIOA_bsrr_BS10: i32 = 10;
pub const GPIOA_bsrr_BS9: i32 = 9;
pub const GPIOA_bsrr_BS8: i32 = 8;
pub const GPIOA_bsrr_BS7: i32 = 7;
pub const GPIOA_bsrr_BS6: i32 = 6;
pub const GPIOA_bsrr_BS5: i32 = 5;
pub const GPIOA_bsrr_BS4: i32 = 4;
pub const GPIOA_bsrr_BS3: i32 = 3;
pub const GPIOA_bsrr_BS2: i32 = 2;
pub const GPIOA_bsrr_BS1: i32 = 1;
pub const GPIOA_bsrr_BS0: i32 = 0;
pub const GPIOA_lckr_LCKK: i32 = 16;
pub const GPIOA_lckr_LCK15: i32 = 15;
pub const GPIOA_lckr_LCK14: i32 = 14;
pub const GPIOA_lckr_LCK13: i32 = 13;
pub const GPIOA_lckr_LCK12: i32 = 12;
pub const GPIOA_lckr_LCK11: i32 = 11;
pub const GPIOA_lckr_LCK10: i32 = 10;
pub const GPIOA_lckr_LCK9: i32 = 9;
pub const GPIOA_lckr_LCK8: i32 = 8;
pub const GPIOA_lckr_LCK7: i32 = 7;
pub const GPIOA_lckr_LCK6: i32 = 6;
pub const GPIOA_lckr_LCK5: i32 = 5;
pub const GPIOA_lckr_LCK4: i32 = 4;
pub const GPIOA_lckr_LCK3: i32 = 3;
pub const GPIOA_lckr_LCK2: i32 = 2;
pub const GPIOA_lckr_LCK1: i32 = 1;
pub const GPIOA_lckr_LCK0: i32 = 0;
pub const GPIOA_afrl_AFRL7: i32 = 28;
pub const GPIOA_afrl_AFRL6: i32 = 24;
pub const GPIOA_afrl_AFRL5: i32 = 20;
pub const GPIOA_afrl_AFRL4: i32 = 16;
pub const GPIOA_afrl_AFRL3: i32 = 12;
pub const GPIOA_afrl_AFRL2: i32 = 8;
pub const GPIOA_afrl_AFRL1: i32 = 4;
pub const GPIOA_afrl_AFRL0: i32 = 0;
pub const GPIOA_afrh_AFRH15: i32 = 28;
pub const GPIOA_afrh_AFRH14: i32 = 24;
pub const GPIOA_afrh_AFRH13: i32 = 20;
pub const GPIOA_afrh_AFRH12: i32 = 16;
pub const GPIOA_afrh_AFRH11: i32 = 12;
pub const GPIOA_afrh_AFRH10: i32 = 8;
pub const GPIOA_afrh_AFRH9: i32 = 4;
pub const GPIOA_afrh_AFRH8: i32 = 0;
pub const GPIOB_moder_MODER15: i32 = 30;
pub const GPIOB_moder_MODER14: i32 = 28;
pub const GPIOB_moder_MODER13: i32 = 26;
pub const GPIOB_moder_MODER12: i32 = 24;
pub const GPIOB_moder_MODER11: i32 = 22;
pub const GPIOB_moder_MODER10: i32 = 20;
pub const GPIOB_moder_MODER9: i32 = 18;
pub const GPIOB_moder_MODER8: i32 = 16;
pub const GPIOB_moder_MODER7: i32 = 14;
pub const GPIOB_moder_MODER6: i32 = 12;
pub const GPIOB_moder_MODER5: i32 = 10;
pub const GPIOB_moder_MODER4: i32 = 8;
pub const GPIOB_moder_MODER3: i32 = 6;
pub const GPIOB_moder_MODER2: i32 = 4;
pub const GPIOB_moder_MODER1: i32 = 2;
pub const GPIOB_moder_MODER0: i32 = 0;
pub const GPIOB_otyper_OT15: i32 = 15;
pub const GPIOB_otyper_OT14: i32 = 14;
pub const GPIOB_otyper_OT13: i32 = 13;
pub const GPIOB_otyper_OT12: i32 = 12;
pub const GPIOB_otyper_OT11: i32 = 11;
pub const GPIOB_otyper_OT10: i32 = 10;
pub const GPIOB_otyper_OT9: i32 = 9;
pub const GPIOB_otyper_OT8: i32 = 8;
pub const GPIOB_otyper_OT7: i32 = 7;
pub const GPIOB_otyper_OT6: i32 = 6;
pub const GPIOB_otyper_OT5: i32 = 5;
pub const GPIOB_otyper_OT4: i32 = 4;
pub const GPIOB_otyper_OT3: i32 = 3;
pub const GPIOB_otyper_OT2: i32 = 2;
pub const GPIOB_otyper_OT1: i32 = 1;
pub const GPIOB_otyper_OT0: i32 = 0;
pub const GPIOB_ospeedr_OSPEEDR15: i32 = 30;
pub const GPIOB_ospeedr_OSPEEDR14: i32 = 28;
pub const GPIOB_ospeedr_OSPEEDR13: i32 = 26;
pub const GPIOB_ospeedr_OSPEEDR12: i32 = 24;
pub const GPIOB_ospeedr_OSPEEDR11: i32 = 22;
pub const GPIOB_ospeedr_OSPEEDR10: i32 = 20;
pub const GPIOB_ospeedr_OSPEEDR9: i32 = 18;
pub const GPIOB_ospeedr_OSPEEDR8: i32 = 16;
pub const GPIOB_ospeedr_OSPEEDR7: i32 = 14;
pub const GPIOB_ospeedr_OSPEEDR6: i32 = 12;
pub const GPIOB_ospeedr_OSPEEDR5: i32 = 10;
pub const GPIOB_ospeedr_OSPEEDR4: i32 = 8;
pub const GPIOB_ospeedr_OSPEEDR3: i32 = 6;
pub const GPIOB_ospeedr_OSPEEDR2: i32 = 4;
pub const GPIOB_ospeedr_OSPEEDR1: i32 = 2;
pub const GPIOB_ospeedr_OSPEEDR0: i32 = 0;
pub const GPIOB_pupdr_PUPDR15: i32 = 30;
pub const GPIOB_pupdr_PUPDR14: i32 = 28;
pub const GPIOB_pupdr_PUPDR13: i32 = 26;
pub const GPIOB_pupdr_PUPDR12: i32 = 24;
pub const GPIOB_pupdr_PUPDR11: i32 = 22;
pub const GPIOB_pupdr_PUPDR10: i32 = 20;
pub const GPIOB_pupdr_PUPDR9: i32 = 18;
pub const GPIOB_pupdr_PUPDR8: i32 = 16;
pub const GPIOB_pupdr_PUPDR7: i32 = 14;
pub const GPIOB_pupdr_PUPDR6: i32 = 12;
pub const GPIOB_pupdr_PUPDR5: i32 = 10;
pub const GPIOB_pupdr_PUPDR4: i32 = 8;
pub const GPIOB_pupdr_PUPDR3: i32 = 6;
pub const GPIOB_pupdr_PUPDR2: i32 = 4;
pub const GPIOB_pupdr_PUPDR1: i32 = 2;
pub const GPIOB_pupdr_PUPDR0: i32 = 0;
pub const GPIOB_idr_IDR15: i32 = 15;
pub const GPIOB_idr_IDR14: i32 = 14;
pub const GPIOB_idr_IDR13: i32 = 13;
pub const GPIOB_idr_IDR12: i32 = 12;
pub const GPIOB_idr_IDR11: i32 = 11;
pub const GPIOB_idr_IDR10: i32 = 10;
pub const GPIOB_idr_IDR9: i32 = 9;
pub const GPIOB_idr_IDR8: i32 = 8;
pub const GPIOB_idr_IDR7: i32 = 7;
pub const GPIOB_idr_IDR6: i32 = 6;
pub const GPIOB_idr_IDR5: i32 = 5;
pub const GPIOB_idr_IDR4: i32 = 4;
pub const GPIOB_idr_IDR3: i32 = 3;
pub const GPIOB_idr_IDR2: i32 = 2;
pub const GPIOB_idr_IDR1: i32 = 1;
pub const GPIOB_idr_IDR0: i32 = 0;
pub const GPIOB_odr_ODR15: i32 = 15;
pub const GPIOB_odr_ODR14: i32 = 14;
pub const GPIOB_odr_ODR13: i32 = 13;
pub const GPIOB_odr_ODR12: i32 = 12;
pub const GPIOB_odr_ODR11: i32 = 11;
pub const GPIOB_odr_ODR10: i32 = 10;
pub const GPIOB_odr_ODR9: i32 = 9;
pub const GPIOB_odr_ODR8: i32 = 8;
pub const GPIOB_odr_ODR7: i32 = 7;
pub const GPIOB_odr_ODR6: i32 = 6;
pub const GPIOB_odr_ODR5: i32 = 5;
pub const GPIOB_odr_ODR4: i32 = 4;
pub const GPIOB_odr_ODR3: i32 = 3;
pub const GPIOB_odr_ODR2: i32 = 2;
pub const GPIOB_odr_ODR1: i32 = 1;
pub const GPIOB_odr_ODR0: i32 = 0;
pub const GPIOB_bsrr_BR15: i32 = 31;
pub const GPIOB_bsrr_BR14: i32 = 30;
pub const GPIOB_bsrr_BR13: i32 = 29;
pub const GPIOB_bsrr_BR12: i32 = 28;
pub const GPIOB_bsrr_BR11: i32 = 27;
pub const GPIOB_bsrr_BR10: i32 = 26;
pub const GPIOB_bsrr_BR9: i32 = 25;
pub const GPIOB_bsrr_BR8: i32 = 24;
pub const GPIOB_bsrr_BR7: i32 = 23;
pub const GPIOB_bsrr_BR6: i32 = 22;
pub const GPIOB_bsrr_BR5: i32 = 21;
pub const GPIOB_bsrr_BR4: i32 = 20;
pub const GPIOB_bsrr_BR3: i32 = 19;
pub const GPIOB_bsrr_BR2: i32 = 18;
pub const GPIOB_bsrr_BR1: i32 = 17;
pub const GPIOB_bsrr_BR0: i32 = 16;
pub const GPIOB_bsrr_BS15: i32 = 15;
pub const GPIOB_bsrr_BS14: i32 = 14;
pub const GPIOB_bsrr_BS13: i32 = 13;
pub const GPIOB_bsrr_BS12: i32 = 12;
pub const GPIOB_bsrr_BS11: i32 = 11;
pub const GPIOB_bsrr_BS10: i32 = 10;
pub const GPIOB_bsrr_BS9: i32 = 9;
pub const GPIOB_bsrr_BS8: i32 = 8;
pub const GPIOB_bsrr_BS7: i32 = 7;
pub const GPIOB_bsrr_BS6: i32 = 6;
pub const GPIOB_bsrr_BS5: i32 = 5;
pub const GPIOB_bsrr_BS4: i32 = 4;
pub const GPIOB_bsrr_BS3: i32 = 3;
pub const GPIOB_bsrr_BS2: i32 = 2;
pub const GPIOB_bsrr_BS1: i32 = 1;
pub const GPIOB_bsrr_BS0: i32 = 0;
pub const GPIOB_lckr_LCKK: i32 = 16;
pub const GPIOB_lckr_LCK15: i32 = 15;
pub const GPIOB_lckr_LCK14: i32 = 14;
pub const GPIOB_lckr_LCK13: i32 = 13;
pub const GPIOB_lckr_LCK12: i32 = 12;
pub const GPIOB_lckr_LCK11: i32 = 11;
pub const GPIOB_lckr_LCK10: i32 = 10;
pub const GPIOB_lckr_LCK9: i32 = 9;
pub const GPIOB_lckr_LCK8: i32 = 8;
pub const GPIOB_lckr_LCK7: i32 = 7;
pub const GPIOB_lckr_LCK6: i32 = 6;
pub const GPIOB_lckr_LCK5: i32 = 5;
pub const GPIOB_lckr_LCK4: i32 = 4;
pub const GPIOB_lckr_LCK3: i32 = 3;
pub const GPIOB_lckr_LCK2: i32 = 2;
pub const GPIOB_lckr_LCK1: i32 = 1;
pub const GPIOB_lckr_LCK0: i32 = 0;
pub const GPIOB_afrl_AFRL7: i32 = 28;
pub const GPIOB_afrl_AFRL6: i32 = 24;
pub const GPIOB_afrl_AFRL5: i32 = 20;
pub const GPIOB_afrl_AFRL4: i32 = 16;
pub const GPIOB_afrl_AFRL3: i32 = 12;
pub const GPIOB_afrl_AFRL2: i32 = 8;
pub const GPIOB_afrl_AFRL1: i32 = 4;
pub const GPIOB_afrl_AFRL0: i32 = 0;
pub const GPIOB_afrh_AFRH15: i32 = 28;
pub const GPIOB_afrh_AFRH14: i32 = 24;
pub const GPIOB_afrh_AFRH13: i32 = 20;
pub const GPIOB_afrh_AFRH12: i32 = 16;
pub const GPIOB_afrh_AFRH11: i32 = 12;
pub const GPIOB_afrh_AFRH10: i32 = 8;
pub const GPIOB_afrh_AFRH9: i32 = 4;
pub const GPIOB_afrh_AFRH8: i32 = 0;
