

================================================================
== Vitis HLS Report for 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap'
================================================================
* Date:           Mon Aug 29 12:25:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.760 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      389|      389|  2.188 us|  2.188 us|  389|  389|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_init_coeff_phase_loop_init_coeff_tap  |      387|      387|         5|          1|          1|   384|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     200|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     200|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln624_1_fu_209_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln624_fu_221_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln627_fu_253_p2       |         +|   0|  0|  11|           3|           1|
    |empty_45_fu_291_p2        |         +|   0|  0|   9|           9|           9|
    |empty_fu_282_p2           |         -|   0|  0|   9|           9|           9|
    |icmp_ln624_fu_203_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln627_fu_227_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln624_1_fu_241_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln624_fu_233_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          52|          43|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |  14|          3|    7|         21|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |  14|          3|    3|          9|
    |i_fu_86                               |   9|          2|    7|         14|
    |indvar_flatten_fu_90                  |   9|          2|    9|         18|
    |j_fu_82                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  82|         18|   40|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln627_reg_360                 |   3|   0|    3|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_45_reg_365                  |   9|   0|    9|          0|
    |hfltCoeff_load_reg_375            |  16|   0|   16|          0|
    |i_fu_86                           |   7|   0|    7|          0|
    |indvar_flatten_fu_90              |   9|   0|    9|          0|
    |j_fu_82                           |   3|   0|    3|          0|
    |select_ln624_1_reg_348            |   7|   0|    7|          0|
    |select_ln624_reg_343              |   3|   0|    3|          0|
    |trunc_ln624_reg_355               |   6|   0|    6|          0|
    |select_ln624_1_reg_348            |  64|  32|    7|          0|
    |select_ln624_reg_343              |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 200|  64|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|FiltCoeff_address0    |  out|    6|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_ce0         |  out|    1|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_we0         |  out|    1|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_d0          |  out|   16|   ap_memory|                                                                 FiltCoeff|         array|
|hfltCoeff_address0    |  out|    9|   ap_memory|                                                                 hfltCoeff|         array|
|hfltCoeff_ce0         |  out|    1|   ap_memory|                                                                 hfltCoeff|         array|
|hfltCoeff_q0          |   in|   16|   ap_memory|                                                                 hfltCoeff|         array|
|FiltCoeff_1_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_2_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_3_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_4_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_5_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_5|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

