{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:36:11 2024 " "Info: Processing started: Wed Jun 26 21:36:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc1-24.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file puc1-24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PUC1-24 " "Info: Found entity 1: PUC1-24" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_puc_241.vhd " "Warning: Can't analyze file -- file control_puc_241.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2k_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_2k_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2k_16-SYN " "Info: Found design unit 1: rom_2k_16-SYN" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_2k_16 " "Info: Found entity 1: rom_2k_16" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PUC1-24 " "Info: Elaborating entity \"PUC1-24\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN TRI inst5 " "Error: Port \"IN\" of type TRI of instance \"inst5\" is missing source signal" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 160 600 1072 160 "" "" } { 160 1072 1072 256 "" "" } { 256 1016 1072 256 "" "" } { 256 1072 1520 256 "" "" } { 144 552 600 176 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "new_pc_in\[10..0\] prog_cnt inst4 \"pc_ctr\[1..0\]\" " "Error: Width mismatch in port \"new_pc_in\[10..0\]\" of instance \"inst4\" and type prog_cnt -- source is \"\"pc_ctr\[1..0\]\"\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 688 648 728 704 "pc_ctr\[1..0\]" "" } { 688 648 728 704 "pc_ctr\[1..0\]" "" } { 640 728 960 768 "inst4" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "pc_ctrl\[1..0\] prog_cnt inst4 \"rom_q\[10..0\]\" " "Error: Width mismatch in port \"pc_ctrl\[1..0\]\" of instance \"inst4\" and type prog_cnt -- source is \"\"rom_q\[10..0\]\"\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 720 648 728 736 "rom_q\[10..0\]" "" } { 640 728 960 768 "inst4" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Error: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 26 21:36:12 2024 " "Error: Processing ended: Wed Jun 26 21:36:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
