
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ladyo/Documents/Xilinx/myVGA_/pa.fromHdl.tcl
# create_project -name myVGA_ -dir "C:/Users/ladyo/Documents/Xilinx/myVGA_/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "vga.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ladyo/Documents/Xilinx/myVGA_/vga.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/clockManager.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {myVGA_.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top myVGA $srcset
# add_files [list {vga.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/ladyo/Documents/Xilinx/myVGA_/ipcore_dir/clockManager.vhd" into library work
Parsing VHDL file "C:/Users/ladyo/Documents/Xilinx/myVGA_/myVGA_.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/ladyo/Documents/Xilinx/myVGA_/vga.ucf]
Finished Parsing UCF File [C:/Users/ladyo/Documents/Xilinx/myVGA_/vga.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3408ee2f
open_rtl_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 526.109 ; gain = 119.480
update_compile_order -fileset sim_1
report_drc -name drc_1
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_2 -rules {BIIVRC-1 BISLIM-1 BIVB-1 BIVC-1 BIVR-1 BIVRU-1 BIVT-1 DCIP-1 DCIP-2 DIFFISTD-1 DIFFISTDDrv-1 DIFFISTDSlew-1 VCCAUX1-1 VCCAUX1-2 CFGM-1 IVREF-1 IVREF-2 IVREF-3 VCCAUX-1 VCCOSENSEMODE-1 VCCOSENSEMODE-2 VCCOSENSEMODE-3 VCCOSENSEMODE-4 CHECK-1 InOutTerm-1 InOutTerm-2 InOutTerm-3 InOutTerm-4 InOutTerm-5 InOutTerm-6 InOutTerm-7 InOutTerm-8 InOutTerm-9 InOutTerm-10 IOBUSSLRC-1 IOCNT-1 IOCNT-2 IOCTMGT-1 IODI-1 IODIR-1 IOPCBUFG-1 IOPCMGT-1 IOPCPR-1 IOPCPR-2 IOPCSLR-1 IOPL-1 IOPL-2 IOPL-3 IOPL-4 IOPL-5 IOPL-6 IOSR-1 IOSTDTYPE-1 LVDS-1 PORTPROP-1 PORTPROP-3 PORTPROP-4 PORTPROP-5 PORTPROP-2 LHNM-1 LOCE-1 LTNM-1}
INFO: [Drc 23-27] Running DRC with 2 threads
reset_drc -name drc_1
reset_drc -name drc_2
report_drc -name drc_1 -rules {InOutTerm-1 InOutTerm-2 InOutTerm-3 InOutTerm-4 InOutTerm-5 InOutTerm-6 InOutTerm-7 InOutTerm-8 InOutTerm-9 InOutTerm-10 IOBUSSLRC-1 IOCNT-1 IOCNT-2 IOCTMGT-1 IODI-1 IODIR-1 IOPCBUFG-1 IOPCMGT-1 IOPCPR-1 IOPCPR-2 IOPCSLR-1 IOPL-1 IOPL-2 IOPL-3 IOPL-4 IOPL-5 IOPL-6 IOSR-1 IOSTDTYPE-1 LVDS-1 PORTPROP-1 PORTPROP-3 PORTPROP-4 PORTPROP-5 PORTPROP-2}
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_2 -rules {BIIVRC-1 BISLIM-1 BIVB-1 BIVC-1 BIVR-1 BIVRU-1 BIVT-1 DCIP-1 DCIP-2 DIFFISTD-1 DIFFISTDDrv-1 DIFFISTDSlew-1 VCCAUX1-1 VCCAUX1-2 CFGM-1 IVREF-1 IVREF-2 IVREF-3 VCCAUX-1 VCCOSENSEMODE-1 VCCOSENSEMODE-2 VCCOSENSEMODE-3 VCCOSENSEMODE-4}
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_3 -rules CHECK-1
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_4 -rules {LHNM-1 LOCE-1 LTNM-1}
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_5 -rules {RPBX-1 RPCL-1 RPIP-1 RPLD-1 RPPR-1 RPWL-1 RPDS-1 RPRC-1 RPRM-1 RPRS-1}
INFO: [Drc 23-27] Running DRC with 2 threads
report_drc -name drc_6 -rules {LHNM-1 LOCE-1 LTNM-1}
INFO: [Drc 23-27] Running DRC with 2 threads
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Apr 11 15:59:34 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
