{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634495572283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634495572283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:32:52 2021 " "Processing started: Sun Oct 17 20:32:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634495572283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495572283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FreqMetre -c FreqMetre " "Command: quartus_map --read_settings_files=on --write_settings_files=off FreqMetre -c FreqMetre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495572283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634495572623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634495572623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqmetreschema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqmetreschema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FreqMetreSchema " "Found entity 1: FreqMetreSchema" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/selectoutput/selectoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/selectoutput/selectoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectOutput " "Found entity 1: SelectOutput" {  } { { "../SelectOutput/SelectOutput.v" "" { Text "C:/Quartus/Final/FreqMetre/SelectOutput/SelectOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/selectinput/selectinput.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/selectinput/selectinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectInput " "Found entity 1: SelectInput" {  } { { "../SelectInput/SelectInput.v" "" { Text "C:/Quartus/Final/FreqMetre/SelectInput/SelectInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/memgate/memgate.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/memgate/memgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemGate " "Found entity 1: MemGate" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/invertvalue/invertvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/invertvalue/invertvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvertValue " "Found entity 1: InvertValue" {  } { { "../InvertValue/InvertValue.v" "" { Text "C:/Quartus/Final/FreqMetre/InvertValue/InvertValue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/divfreq/divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/divfreq/divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "../DivFreq/DivFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/DivFreq/DivFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/cptxbits/cptxbits.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/cptxbits/cptxbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 CptXBits " "Found entity 1: CptXBits" {  } { { "../CptXBits/CptXBits.v" "" { Text "C:/Quartus/Final/FreqMetre/CptXBits/CptXBits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/calculfreq/calculfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/calculfreq/calculfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculFreq " "Found entity 1: CalculFreq" {  } { { "../CalculFreq/CalculFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/CalculFreq/CalculFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/binarybcd/binarybcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/binarybcd/binarybcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryBcd " "Found entity 1: BinaryBcd" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/final/freqmetre/aff7segbcd/aff7segbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/final/freqmetre/aff7segbcd/aff7segbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aff7SegBcd " "Found entity 1: Aff7SegBcd" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqmetre.v 1 1 " "Found 1 design units, including 1 entities, in source file freqmetre.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqMetre " "Found entity 1: FreqMetre" {  } { { "FreqMetre.v" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495579991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495579991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FreqMetreSchema " "Elaborating entity \"FreqMetreSchema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634495580022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqMetre FreqMetre:inst " "Elaborating entity \"FreqMetre\" for hierarchy \"FreqMetre:inst\"" {  } { { "FreqMetreSchema.bdf" "inst" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 216 608 784 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq FreqMetre:inst\|DivFreq:DivFreqForGate " "Elaborating entity \"DivFreq\" for hierarchy \"FreqMetre:inst\|DivFreq:DivFreqForGate\"" {  } { { "FreqMetre.v" "DivFreqForGate" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DivFreq.v(18) " "Verilog HDL assignment warning at DivFreq.v(18): truncated value with size 32 to match size of target (1)" {  } { { "../DivFreq/DivFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/DivFreq/DivFreq.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 "|FreqMetre|DivFreq:DivFreqForGate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DivFreq.v(26) " "Verilog HDL assignment warning at DivFreq.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../DivFreq/DivFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/DivFreq/DivFreq.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 "|FreqMetre|DivFreq:DivFreqForGate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DivFreq.v(30) " "Verilog HDL assignment warning at DivFreq.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../DivFreq/DivFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/DivFreq/DivFreq.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 "|FreqMetre|DivFreq:DivFreqForGate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CptXBits FreqMetre:inst\|CptXBits:Cpt22Bits " "Elaborating entity \"CptXBits\" for hierarchy \"FreqMetre:inst\|CptXBits:Cpt22Bits\"" {  } { { "FreqMetre.v" "Cpt22Bits" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 CptXBits.v(18) " "Verilog HDL assignment warning at CptXBits.v(18): truncated value with size 32 to match size of target (22)" {  } { { "../CptXBits/CptXBits.v" "" { Text "C:/Quartus/Final/FreqMetre/CptXBits/CptXBits.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 "|FreqMetre|CptXBits:Cpt22Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemGate FreqMetre:inst\|MemGate:MemFreq " "Elaborating entity \"MemGate\" for hierarchy \"FreqMetre:inst\|MemGate:MemFreq\"" {  } { { "FreqMetre.v" "MemFreq" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580038 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In MemGate.v(16) " "Verilog HDL Always Construct warning at MemGate.v(16): variable \"In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Memoire MemGate.v(20) " "Verilog HDL Always Construct warning at MemGate.v(20): variable \"Memoire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memoire MemGate.v(12) " "Verilog HDL Always Construct warning at MemGate.v(12): inferring latch(es) for variable \"Memoire\", which holds its previous value in one or more paths through the always construct" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MemGate.v(12) " "Verilog HDL Always Construct warning at MemGate.v(12): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MemGate.v(12) " "Inferred latch for \"Out\[0\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MemGate.v(12) " "Inferred latch for \"Out\[1\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MemGate.v(12) " "Inferred latch for \"Out\[2\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MemGate.v(12) " "Inferred latch for \"Out\[3\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MemGate.v(12) " "Inferred latch for \"Out\[4\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MemGate.v(12) " "Inferred latch for \"Out\[5\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MemGate.v(12) " "Inferred latch for \"Out\[6\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MemGate.v(12) " "Inferred latch for \"Out\[7\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MemGate.v(12) " "Inferred latch for \"Out\[8\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MemGate.v(12) " "Inferred latch for \"Out\[9\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MemGate.v(12) " "Inferred latch for \"Out\[10\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MemGate.v(12) " "Inferred latch for \"Out\[11\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MemGate.v(12) " "Inferred latch for \"Out\[12\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MemGate.v(12) " "Inferred latch for \"Out\[13\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MemGate.v(12) " "Inferred latch for \"Out\[14\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MemGate.v(12) " "Inferred latch for \"Out\[15\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MemGate.v(12) " "Inferred latch for \"Out\[16\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MemGate.v(12) " "Inferred latch for \"Out\[17\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MemGate.v(12) " "Inferred latch for \"Out\[18\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MemGate.v(12) " "Inferred latch for \"Out\[19\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MemGate.v(12) " "Inferred latch for \"Out\[20\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MemGate.v(12) " "Inferred latch for \"Out\[21\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[0\] MemGate.v(12) " "Inferred latch for \"Memoire\[0\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[1\] MemGate.v(12) " "Inferred latch for \"Memoire\[1\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[2\] MemGate.v(12) " "Inferred latch for \"Memoire\[2\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[3\] MemGate.v(12) " "Inferred latch for \"Memoire\[3\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[4\] MemGate.v(12) " "Inferred latch for \"Memoire\[4\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[5\] MemGate.v(12) " "Inferred latch for \"Memoire\[5\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[6\] MemGate.v(12) " "Inferred latch for \"Memoire\[6\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[7\] MemGate.v(12) " "Inferred latch for \"Memoire\[7\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[8\] MemGate.v(12) " "Inferred latch for \"Memoire\[8\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[9\] MemGate.v(12) " "Inferred latch for \"Memoire\[9\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[10\] MemGate.v(12) " "Inferred latch for \"Memoire\[10\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[11\] MemGate.v(12) " "Inferred latch for \"Memoire\[11\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[12\] MemGate.v(12) " "Inferred latch for \"Memoire\[12\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[13\] MemGate.v(12) " "Inferred latch for \"Memoire\[13\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[14\] MemGate.v(12) " "Inferred latch for \"Memoire\[14\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[15\] MemGate.v(12) " "Inferred latch for \"Memoire\[15\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[16\] MemGate.v(12) " "Inferred latch for \"Memoire\[16\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[17\] MemGate.v(12) " "Inferred latch for \"Memoire\[17\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[18\] MemGate.v(12) " "Inferred latch for \"Memoire\[18\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[19\] MemGate.v(12) " "Inferred latch for \"Memoire\[19\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[20\] MemGate.v(12) " "Inferred latch for \"Memoire\[20\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[21\] MemGate.v(12) " "Inferred latch for \"Memoire\[21\]\" at MemGate.v(12)" {  } { { "../MemGate/MemGate.v" "" { Text "C:/Quartus/Final/FreqMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|MemGate:MemFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculFreq FreqMetre:inst\|CalculFreq:CalculFreq " "Elaborating entity \"CalculFreq\" for hierarchy \"FreqMetre:inst\|CalculFreq:CalculFreq\"" {  } { { "FreqMetre.v" "CalculFreq" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 CalculFreq.v(12) " "Verilog HDL assignment warning at CalculFreq.v(12): truncated value with size 32 to match size of target (22)" {  } { { "../CalculFreq/CalculFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/CalculFreq/CalculFreq.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|CalculFreq:CalculFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvertValue FreqMetre:inst\|InvertValue:CalculPer " "Elaborating entity \"InvertValue\" for hierarchy \"FreqMetre:inst\|InvertValue:CalculPer\"" {  } { { "FreqMetre.v" "CalculPer" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 InvertValue.v(14) " "Verilog HDL assignment warning at InvertValue.v(14): truncated value with size 32 to match size of target (22)" {  } { { "../InvertValue/InvertValue.v" "" { Text "C:/Quartus/Final/FreqMetre/InvertValue/InvertValue.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|InvertValue:CalculPer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectInput FreqMetre:inst\|SelectInput:ChoixAff " "Elaborating entity \"SelectInput\" for hierarchy \"FreqMetre:inst\|SelectInput:ChoixAff\"" {  } { { "FreqMetre.v" "ChoixAff" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In1 SelectInput.v(17) " "Verilog HDL Always Construct warning at SelectInput.v(17): variable \"In1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SelectInput/SelectInput.v" "" { Text "C:/Quartus/Final/FreqMetre/SelectInput/SelectInput.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|SelectInput:ChoixAff"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In2 SelectInput.v(21) " "Verilog HDL Always Construct warning at SelectInput.v(21): variable \"In2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SelectInput/SelectInput.v" "" { Text "C:/Quartus/Final/FreqMetre/SelectInput/SelectInput.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|SelectInput:ChoixAff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryBcd FreqMetre:inst\|BinaryBcd:BinaryBcd " "Elaborating entity \"BinaryBcd\" for hierarchy \"FreqMetre:inst\|BinaryBcd:BinaryBcd\"" {  } { { "FreqMetre.v" "BinaryBcd" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(15) " "Verilog HDL assignment warning at BinaryBcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(16) " "Verilog HDL assignment warning at BinaryBcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(17) " "Verilog HDL assignment warning at BinaryBcd.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(18) " "Verilog HDL assignment warning at BinaryBcd.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(19) " "Verilog HDL assignment warning at BinaryBcd.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryBcd.v(20) " "Verilog HDL assignment warning at BinaryBcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|BinaryBcd:BinaryBcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aff7SegBcd FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1 " "Elaborating entity \"Aff7SegBcd\" for hierarchy \"FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\"" {  } { { "FreqMetre.v" "Aff7SegBcd1" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Aff7SegBcd.v(14) " "Verilog HDL Case Statement warning at Aff7SegBcd.v(14): incomplete case statement has no default case item" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iAff Aff7SegBcd.v(11) " "Verilog HDL Always Construct warning at Aff7SegBcd.v(11): inferring latch(es) for variable \"iAff\", which holds its previous value in one or more paths through the always construct" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[0\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[0\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[1\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[1\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[2\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[2\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[3\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[3\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[4\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[4\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[5\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[5\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAff\[6\] Aff7SegBcd.v(11) " "Inferred latch for \"iAff\[6\]\" at Aff7SegBcd.v(11)" {  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 "|FreqMetre|Aff7SegBcd:Aff7SegBcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectOutput FreqMetre:inst\|SelectOutput:SelectSortie " "Elaborating entity \"SelectOutput\" for hierarchy \"FreqMetre:inst\|SelectOutput:SelectSortie\"" {  } { { "FreqMetre.v" "SelectSortie" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetre.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580054 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FreqMetre:inst\|CalculFreq:CalculFreq\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FreqMetre:inst\|CalculFreq:CalculFreq\|Div0\"" {  } { { "../CalculFreq/CalculFreq.v" "Div0" { Text "C:/Quartus/Final/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495580526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FreqMetre:inst\|InvertValue:CalculPer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FreqMetre:inst\|InvertValue:CalculPer\|Div0\"" {  } { { "../InvertValue/InvertValue.v" "Div0" { Text "C:/Quartus/Final/FreqMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495580526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634495580526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FreqMetre:inst\|CalculFreq:CalculFreq\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FreqMetre:inst\|CalculFreq:CalculFreq\|lpm_divide:Div0\"" {  } { { "../CalculFreq/CalculFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FreqMetre:inst\|CalculFreq:CalculFreq\|lpm_divide:Div0 " "Instantiated megafunction \"FreqMetre:inst\|CalculFreq:CalculFreq\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580557 ""}  } { { "../CalculFreq/CalculFreq.v" "" { Text "C:/Quartus/Final/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634495580557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FreqMetre:inst\|InvertValue:CalculPer\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FreqMetre:inst\|InvertValue:CalculPer\|lpm_divide:Div0\"" {  } { { "../InvertValue/InvertValue.v" "" { Text "C:/Quartus/Final/FreqMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495580748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FreqMetre:inst\|InvertValue:CalculPer\|lpm_divide:Div0 " "Instantiated megafunction \"FreqMetre:inst\|InvertValue:CalculPer\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495580748 ""}  } { { "../InvertValue/InvertValue.v" "" { Text "C:/Quartus/Final/FreqMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634495580748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Quartus/Final/FreqMetre/FreqMetre/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495580818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495580818 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634495581088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd1\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "FreqMetreSchema.bdf" "" { Schematic "C:/Quartus/Final/FreqMetre/FreqMetre/FreqMetreSchema.bdf" { { 280 408 576 296 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[6\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd2\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[5\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[10\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd3\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[9\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[14\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd4\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[13\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[18\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd5\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[17\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[6\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[5\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[4\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[3\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[2\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[22\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[1\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[0\] " "Latch FreqMetre:inst\|Aff7SegBcd:Aff7SegBcd6\|iAff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth " "Ports D and ENA on the latch are fed by the same signal FreqMetre:inst\|BinaryBcd:BinaryBcd\|bcd\[21\]~synth" {  } { { "../BinaryBcd/BinaryBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/BinaryBcd/BinaryBcd.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634495581119 ""}  } { { "../Aff7SegBcd/Aff7SegBcd.v" "" { Text "C:/Quartus/Final/FreqMetre/Aff7SegBcd/Aff7SegBcd.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634495581119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634495582087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634495583103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495583103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1726 " "Implemented 1726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634495583181 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634495583181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1679 " "Implemented 1679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634495583181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634495583181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634495583212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:33:03 2021 " "Processing ended: Sun Oct 17 20:33:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634495583212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634495583212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634495583212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495583212 ""}
