// This is a shift left and rotate operation
module left_rotate(input clk,input reset,input [2:0] amount,input [7:0] data,input load,output reg [7:0] out); 
	always @(posedge clk) begin
		if(reset) begin
			out <= 8'b0;
		end else begin
			if(load) begin
				out <= data;
			end else begin
				out <= {out[6:0],out[7]^out[6]^out[5]^out[4]^out[3]^out[2]^out[1]^out[0]};
			end
		end
	end
endmodule