
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//607.cactuBSSN_s-3477B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 3671280 heartbeat IPC: 2.72385 cumulative IPC: 2.72385 (Simulation time: 0 hr 7 min 7 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7341384 heartbeat IPC: 2.72472 cumulative IPC: 2.72428 (Simulation time: 0 hr 13 min 39 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11011342 heartbeat IPC: 2.72483 cumulative IPC: 2.72446 (Simulation time: 0 hr 19 min 52 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14681188 heartbeat IPC: 2.72491 cumulative IPC: 2.72458 (Simulation time: 0 hr 25 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 18352914 heartbeat IPC: 2.72351 cumulative IPC: 2.72436 (Simulation time: 0 hr 30 min 55 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 18352915 (Simulation time: 0 hr 30 min 55 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 30174743 heartbeat IPC: 0.845893 cumulative IPC: 0.845893 (Simulation time: 0 hr 35 min 24 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 42071716 heartbeat IPC: 0.84055 cumulative IPC: 0.843213 (Simulation time: 0 hr 39 min 37 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 53980711 heartbeat IPC: 0.839701 cumulative IPC: 0.842039 (Simulation time: 0 hr 43 min 26 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65871497 heartbeat IPC: 0.840987 cumulative IPC: 0.841776 (Simulation time: 0 hr 47 min 18 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 77714365 heartbeat IPC: 0.84439 cumulative IPC: 0.842297 (Simulation time: 0 hr 50 min 58 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 89585691 heartbeat IPC: 0.842366 cumulative IPC: 0.842309 (Simulation time: 0 hr 54 min 40 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 101441510 heartbeat IPC: 0.843468 cumulative IPC: 0.842474 (Simulation time: 0 hr 58 min 20 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 113314585 heartbeat IPC: 0.842242 cumulative IPC: 0.842445 (Simulation time: 1 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 125165784 heartbeat IPC: 0.843796 cumulative IPC: 0.842595 (Simulation time: 1 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 137059701 heartbeat IPC: 0.840766 cumulative IPC: 0.842412 (Simulation time: 1 hr 8 min 33 sec) 
Finished CPU 0 instructions: 100000002 cycles: 118706805 cumulative IPC: 0.842412 (Simulation time: 1 hr 8 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.842412 instructions: 100000002 cycles: 118706805

CPU 0 Average Load ROB stall cycles: 2.54427e+07
CPU 0 Fraction of times ROB stalled by Loads: 32.7437
CPU 0 Percentage of Load stall cycles in Total stall cycles: 4.22886e+08
Issued all: 61114694
Issued LT all: 47770967
rob_not_full_when_issued_lt_all: 33183515
Issued LT one: 41630167
rob_not_full_when_issued_lt_one: 28148872
 Total stall cycles: 95992528
 Total load stall cycles: 405939329897823
Unique Load IPs: 2309
CPU 0 NUM of IPS identified critical: 344
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 144
gt_90_percent_before_Mac: 32
gt_75_percent_before_Mac: 58
gt_50_percent_before_Mac: 18
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0229786
average_stall_proportion_after: 0.0223872
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 36148
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709515468
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 69.4948
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.43644e-11
Critical_IP_ROB_Stalls_Bucket_0: 100306
Non-critical_IP_ROB_Stalls_Bucket_0: 2776700
Critical_IP_ROB_Stalls_Bucket_1: 73638
Non-critical_IP_ROB_Stalls_Bucket_1: 1062163
Critical_IP_ROB_Stalls_Bucket_2: 61616
Non-critical_IP_ROB_Stalls_Bucket_2: 267795
Critical_IP_ROB_Stalls_Bucket_3: 35840
Non-critical_IP_ROB_Stalls_Bucket_3: 145992
Critical_IP_ROB_Stalls_Bucket_4: 18921
Non-critical_IP_ROB_Stalls_Bucket_4: 73677
Critical_IP_ROB_Stalls_Bucket_5: 32613
Non-critical_IP_ROB_Stalls_Bucket_5: 127424
Critical_IP_ROB_Stalls_Bucket_6: 74429
Non-critical_IP_ROB_Stalls_Bucket_6: 373173
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_0_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_0_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 323904
Critical_ROB_Stalls_Percent_0_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 181832
Critical_ROB_Stalls_Percent_0_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 92598
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 160037
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 447602
Critical_ROB_Stalls_Percent_1_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_1_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_1_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 323904
Critical_ROB_Stalls_Percent_1_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 181832
Critical_ROB_Stalls_Percent_1_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 92598
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 160037
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 447602
Critical_ROB_Stalls_Percent_2_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_2_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_2_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 323904
Critical_ROB_Stalls_Percent_2_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 181832
Critical_ROB_Stalls_Percent_2_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 92598
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 160037
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 447602
Critical_ROB_Stalls_Percent_3_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_3_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_3_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 323904
Critical_ROB_Stalls_Percent_3_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 181832
Critical_ROB_Stalls_Percent_3_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 92598
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 160037
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 447602
Critical_ROB_Stalls_Percent_4_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_4_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_4_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 323904
Critical_ROB_Stalls_Percent_4_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 181832
Critical_ROB_Stalls_Percent_4_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 92598
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 160037
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 447602
Critical_ROB_Stalls_Percent_5_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_5_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_5_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 323904
Critical_ROB_Stalls_Percent_5_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 181832
Critical_ROB_Stalls_Percent_5_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 92598
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 160037
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 447602
Critical_ROB_Stalls_Percent_6_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_6_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_6_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 323904
Critical_ROB_Stalls_Percent_6_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 181832
Critical_ROB_Stalls_Percent_6_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 92598
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 160037
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 447602
Critical_ROB_Stalls_Percent_7_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_7_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_7_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 323904
Critical_ROB_Stalls_Percent_7_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 181832
Critical_ROB_Stalls_Percent_7_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 92598
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 160037
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 447602
Critical_ROB_Stalls_Percent_8_Bucket_0: 10849
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2866157
Critical_ROB_Stalls_Percent_8_Bucket_1: 19792
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 1116009
Critical_ROB_Stalls_Percent_8_Bucket_2: 5507
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 323904
Critical_ROB_Stalls_Percent_8_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 181832
Critical_ROB_Stalls_Percent_8_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 92598
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 160037
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 447602
Average ROB occupancy Load Stall Begin: 76.5398
Average ROB occupancy Load Stall End: 86.5105
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 136.388
Average ROB occupancy Critical Load Stall End: 147.085
Min ROB occupancy Critical Load Stall Begin: 1
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 1
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 3315453
 ROB Load Stall End Bucket Count 0: 2877006
 ROB Critical Load Stall Begin Bucket Count 0: 60252
 ROB Critical Load Stall End Bucket Count 0: 55371
 ROB Load Stall Begin Bucket Count 1: 819666
 ROB Load Stall End Bucket Count 1: 1135801
 ROB Critical Load Stall Begin Bucket Count 1: 36652
 ROB Critical Load Stall End Bucket Count 1: 32136
 ROB Load Stall Begin Bucket Count 2: 289453
 ROB Load Stall End Bucket Count 2: 329411
 ROB Critical Load Stall Begin Bucket Count 2: 26518
 ROB Critical Load Stall End Bucket Count 2: 29184
 ROB Load Stall Begin Bucket Count 3: 142189
 ROB Load Stall End Bucket Count 3: 181832
 ROB Critical Load Stall Begin Bucket Count 3: 13177
 ROB Critical Load Stall End Bucket Count 3: 16597
 ROB Load Stall Begin Bucket Count 4: 82733
 ROB Load Stall End Bucket Count 4: 92598
 ROB Critical Load Stall Begin Bucket Count 4: 9139
 ROB Critical Load Stall End Bucket Count 4: 9499
 ROB Load Stall Begin Bucket Count 5: 210639
 ROB Load Stall End Bucket Count 5: 160037
 ROB Critical Load Stall Begin Bucket Count 5: 19531
 ROB Critical Load Stall End Bucket Count 5: 16501
 ROB Load Stall Begin Bucket Count 6: 364154
 ROB Load Stall End Bucket Count 6: 447602
 ROB Critical Load Stall Begin Bucket Count 6: 28415
 ROB Critical Load Stall End Bucket Count 6: 34402
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 408062987
CIC Read Accesses: 0
CIC Tag Write Accesses: 3939825
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   14007556  HIT:   14007556  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14007556  HIT:   14007556  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17134404	FORWARD:          0	MERGED:    3126848	TO_CACHE:   14007556

DTLB TOTAL     ACCESS:   29990723  HIT:   26205370  MISS:    3785353  HIT %:    87.3783  MISS %:    12.6217   MPKI: 37.8535
DTLB LOAD TRANSLATION ACCESS:   29990723  HIT:   26205370  MISS:    3785353  HIT %:    87.3783  MISS %:    12.6217   MPKI: 37.8535
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.9875 cycles
DTLB RQ	ACCESS:   39375392	FORWARD:          0	MERGED:    8994461	TO_CACHE:   30380931

STLB TOTAL     ACCESS:    3815337  HIT:    3811285  MISS:       4052  HIT %:    99.8938  MISS %:   0.106203   MPKI: 0.04052
STLB LOAD TRANSLATION ACCESS:    3785353  HIT:    3781301  MISS:       4052  HIT %:     99.893  MISS %:   0.107044   MPKI: 0.04052
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      29984  HIT:      29984  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 574.059 cycles
STLB RQ	ACCESS:    3815594	FORWARD:          0	MERGED:        256	TO_CACHE:    3815338

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   39199839  HIT:   31836649  MISS:    7363190  HIT %:    81.2163  MISS %:    18.7837   MPKI: 73.6319
L1D LOAD      ACCESS:   31265797  HIT:   24535415  MISS:    6730382  HIT %:    78.4737  MISS %:    21.5263   MPKI: 67.3038
L1D RFO       ACCESS:    7904379  HIT:    7300817  MISS:     603562  HIT %:    92.3642  MISS %:    7.63579   MPKI: 6.03562
L1D PREFETCH  ACCESS:      29663  HIT:        417  MISS:      29246  HIT %:    1.40579  MISS %:    98.5942   MPKI: 0.29246
L1D PREFETCH  REQUESTED:      60480  ISSUED:      60480  USEFUL:      11602  USELESS:      17636
L1D USEFUL LOAD PREFETCHES:      11602 PREFETCH ISSUED TO LOWER LEVEL:      29270  ACCURACY: 39.6379
L1D TIMELY PREFETCHES:      11602 LATE PREFETCHES: 24 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 29270 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 279.019 cycles
L1D RQ	ACCESS:   38689722	FORWARD:          0	MERGED:    7237413	TO_CACHE:   31421692
L1D WQ	ACCESS:    8007893	FORWARD:      30617	MERGED:      54193	TO_CACHE:    7953700
L1D PQ	ACCESS:      30240	FORWARD:          0	MERGED:          0	TO_CACHE:      30240

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 30417
L1D ROI Sum of L1D PQ occupancy: 452671
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15672970  HIT:   12780757  MISS:    2892213  HIT %:    81.5465  MISS %:    18.4535   MPKI: 28.9221
L1I LOAD      ACCESS:   15672970  HIT:   12780757  MISS:    2892213  HIT %:    81.5465  MISS %:    18.4535   MPKI: 28.9221
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.09 cycles
L1I RQ	ACCESS:   23888471	FORWARD:          0	MERGED:    6754067	TO_CACHE:   17134404

BTB TOTAL     ACCESS:     572857  HIT:     536484  MISS:      36373  HIT %:    93.6506  MISS %:     6.3494   MPKI: 0.36373
BTB BRANCH_DIRECT_JUMP	ACCESS:     108646  HIT:     108615  MISS:         31
BTB BRANCH_INDIRECT	ACCESS:      18082  HIT:      18080  MISS:          2
BTB BRANCH_CONDITIONAL	ACCESS:     229079  HIT:     228994  MISS:         85
BTB BRANCH_DIRECT_CALL	ACCESS:     108525  HIT:     108481  MISS:         44
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     108525  HIT:      72314  MISS:      36211
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   10920683  HIT:   10395733  MISS:     524950  HIT %:    95.1931  MISS %:    4.80693   MPKI: 5.2495
L2C LOAD      ACCESS:    9621675  HIT:    9176518  MISS:     445157  HIT %:    95.3734  MISS %:    4.62661   MPKI: 4.45157
L2C DATA LOAD MPKI: 4.44725
L2C INSTRUCTION LOAD MPKI: 0.00432
L2C RFO       ACCESS:     603104  HIT:     544540  MISS:      58564  HIT %:    90.2896  MISS %:    9.71043   MPKI: 0.58564
L2C PREFETCH  ACCESS:      39122  HIT:      26530  MISS:      12592  HIT %:    67.8135  MISS %:    32.1865   MPKI: 0.12592
L2C DATA PREFETCH MPKI: 0.12592
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     650673  HIT:     648080  MISS:       2593  HIT %:    99.6015  MISS %:    0.39851   MPKI: 0.02593
L2C LOAD TRANSLATION ACCESS:       6109  HIT:         65  MISS:       6044  HIT %:      1.064  MISS %:     98.936   MPKI: 0.06044
L2C PREFETCH  REQUESTED:      10345  ISSUED:      10345  USEFUL:      11314  USELESS:       1425
L2C USEFUL LOAD PREFETCHES:      11314 PREFETCH ISSUED TO LOWER LEVEL:      12592  ACCURACY: 89.8507
L2C TIMELY PREFETCHES:      11314 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 913 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 190.058 cycles
L2C RQ	ACCESS:   10232250	FORWARD:          0	MERGED:          0	TO_CACHE:   10230895
L2C WQ	ACCESS:     650673	FORWARD:       1355	MERGED:          0	TO_CACHE:     650673
L2C PQ	ACCESS:      39615	FORWARD:          0	MERGED:        489	TO_CACHE:      39126

L2C Instructions Evicting Data 422
L2C Translations Evicting Data 5989
L2C Data Evicting Data 509438
L2C Instructions Evicting Instructions 9
L2C Translations Evicting Instructions 2
L2C Data Evicting Instructions 418
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 53
L2C Data Evicting Translations 6025
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4040  HIT:       4038  MISS:          2  HIT %:    99.9505  MISS %:   0.049505   MPKI: 2e-05
PSCL3 LOAD TRANSLATION ACCESS:       4040  HIT:       4038  MISS:          2  HIT %:    99.9505  MISS %:   0.049505   MPKI: 2e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4052  HIT:       1992  MISS:       2060  HIT %:    49.1609  MISS %:    50.8391   MPKI: 0.0206
PSCL2 LOAD TRANSLATION ACCESS:       4052  HIT:       1992  MISS:       2060  HIT %:    49.1609  MISS %:    50.8391   MPKI: 0.0206
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     580878  HIT:     314897  MISS:     265981  HIT %:    54.2105  MISS %:    45.7895   MPKI: 2.65981
LLC LOAD      ACCESS:     445157  HIT:     242378  MISS:     202779  HIT %:    54.4478  MISS %:    45.5522   MPKI: 2.02779
LLC RFO       ACCESS:      58563  HIT:          1  MISS:      58562  HIT %: 0.00170756  MISS %:    99.9983   MPKI: 0.58562
LLC PREFETCH  ACCESS:      12592  HIT:       9419  MISS:       3173  HIT %:    74.8015  MISS %:    25.1985   MPKI: 0.03173
LLC WRITEBACK ACCESS:      58522  HIT:      57626  MISS:        896  HIT %:     98.469  MISS %:    1.53105   MPKI: 0.00896
LLC LOAD TRANSLATION ACCESS:       6044  HIT:       5473  MISS:        571  HIT %:    90.5526  MISS %:    9.44739   MPKI: 0.00571
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       4428  USELESS:      23117
LLC USEFUL LOAD PREFETCHES:       4428 PREFETCH ISSUED TO LOWER LEVEL:       3173  ACCURACY: 139.552
LLC TIMELY PREFETCHES:       4428 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 315.058 cycles
LLC RQ	ACCESS:     509765	FORWARD:          0	MERGED:          0	TO_CACHE:     509764
LLC WQ	ACCESS:      58522	FORWARD:          1	MERGED:          0	TO_CACHE:      58522
LLC PQ	ACCESS:      12592	FORWARD:          0	MERGED:          0	TO_CACHE:      12592

LLC Dense regions hint to LLC: 0

RAW hits: 226789
Loads Generated: 38916518
Loads sent to L1D: 38689722
Stores Generated: 8008083
Stores sent to L1D: 8008082
Major fault: 0 Minor fault: 6510
Allocated PAGES: 6510

stream: 
stream:times selected: 32133
stream:pref_filled: 28276
stream:pref_useful: 11291
stream:pref_late: 24
stream:misses: 21
stream:misses_by_poll: 0

CS: 
CS:times selected: 28677
CS:pref_filled: 299
CS:pref_useful: 101
CS:pref_late: 0
CS:misses: 1379
CS:misses_by_poll: 1

CPLX: 
CPLX:times selected: 30707
CPLX:pref_filled: 272
CPLX:pref_useful: 97
CPLX:pref_late: 0
CPLX:misses: 118221
CPLX:misses_by_poll: 2

NL_L1: 
NL:times selected: 6
NL:pref_filled: 5
NL:pref_useful: 0
NL:pref_late: 0
NL:misses: 16
NL:misses_by_poll: 0

total selections: 91523
total_filled: 29246
total_useful: 11602
total_late: 24
total_polluted: 3
total_misses_after_warmup: 140709
conflicts: 10987
Degree Incremented Times: 0
Degree Decremented Times: 3539

L1 IP Table Write Accesses: 392643
L1 IP Table Read Accesses: 381656
L1 RST Write Accesses: 30780
L1 RST Read Accesses: 61558
L1 CSPT Write Accesses: 30780
L1 CSPT Read Accesses: 61666
L1 RR Filter Tag Write Accesses: 30240
L1 RR Filter Tag Read Accesses: 2843940
L1 IP Table Tag Write Accesses: 453464
L1 IP Table Tag Read Accesses: 453464
L1 RST Tag Write Accesses: 8
L1 RST Tag Read Accesses: 277963
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 90012
test: 1618
L2 IP Table Read Accesses: 320295
L2 IP Table Write Accesses: 197980
L2 IP Table Tag Read Accesses: 165404
L2 IP Table Tag Write Accesses: 165404

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     139536  ROW_BUFFER_MISS:     125549
 DBUS_CONGESTED:        127
 WQ ROW_BUFFER_HIT:      18867  ROW_BUFFER_MISS:      38857  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 93370916
0banks busy for write cycles: 25773
1banks busy for read cycles: 13060067
1banks busy for write cycles: 4770016
2banks busy for read cycles: 2548565
2banks busy for write cycles: 1133321
3banks busy for read cycles: 1340745
3banks busy for write cycles: 1061754
4banks busy for read cycles: 274516
4banks busy for write cycles: 329914
5banks busy for read cycles: 223329
5banks busy for write cycles: 149833
6banks busy for read cycles: 143419
6banks busy for write cycles: 131534
7banks busy for read cycles: 73190
7banks busy for write cycles: 59330
8banks busy for read cycles: 5405
8banks busy for write cycles: 5179

CPU 0 Branch Prediction Accuracy: 99.9863% MPKI: 0.00122 Average ROB Occupancy at Mispredict: 28.7377
Branch types
NOT_BRANCH: 99111781 99.1118%
BRANCH_DIRECT_JUMP: 108646 0.108646%
BRANCH_INDIRECT: 18082 0.018082%
BRANCH_CONDITIONAL: 544219 0.544219%
BRANCH_DIRECT_CALL: 108525 0.108525%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 108525 0.108525%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 6510
