block/SPI:
  description: Serial peripheral interface
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    fieldset: CR1
  - name: CR2
    description: control register 2
    byte_offset: 4
    fieldset: CR2
  - name: SR
    description: status register
    byte_offset: 8
    fieldset: SR
  - name: DR
    description: data register
    byte_offset: 12
    fieldset: DR
  - name: CRCPR
    description: CRC polynomial register
    byte_offset: 16
    fieldset: CRCPR
  - name: RXCRCR
    description: RX CRC register
    byte_offset: 20
    access: Read
    fieldset: RXCRCR
  - name: TXCRCR
    description: TX CRC register
    byte_offset: 24
    access: Read
    fieldset: TXCRCR
  - name: I2SCFGR
    description: I2S configuration register
    byte_offset: 28
    fieldset: I2SCFGR
  - name: I2SPR
    description: I2S prescaler register
    byte_offset: 32
    fieldset: I2SPR
fieldset/CR1:
  description: control register 1
  fields:
  - name: CPHA
    description: Clock phase
    bit_offset: 0
    bit_size: 1
    enum: CPHA
  - name: CPOL
    description: Clock polarity
    bit_offset: 1
    bit_size: 1
    enum: CPOL
  - name: MSTR
    description: Master selection
    bit_offset: 2
    bit_size: 1
    enum: MSTR
  - name: BR
    description: Baud rate control
    bit_offset: 3
    bit_size: 3
    enum: BR
  - name: SPE
    description: SPI enable
    bit_offset: 6
    bit_size: 1
  - name: LSBFIRST
    description: Frame format
    bit_offset: 7
    bit_size: 1
    enum: LSBFIRST
  - name: SSI
    description: Internal slave select
    bit_offset: 8
    bit_size: 1
  - name: SSM
    description: Software slave management
    bit_offset: 9
    bit_size: 1
  - name: RXONLY
    description: Receive only
    bit_offset: 10
    bit_size: 1
    enum: RXONLY
  - name: DFF
    description: Data frame format
    bit_offset: 11
    bit_size: 1
    enum: DFF
  - name: CRCNEXT
    description: CRC transfer next
    bit_offset: 12
    bit_size: 1
    enum: CRCNEXT
  - name: CRCEN
    description: Hardware CRC calculation enable
    bit_offset: 13
    bit_size: 1
  - name: BIDIOE
    description: Select the direction of transfer in bidirectional mode
    bit_offset: 14
    bit_size: 1
    enum: BIDIOE
  - name: BIDIMODE
    description: Bidirectional data mode enable
    bit_offset: 15
    bit_size: 1
    enum: BIDIMODE
fieldset/CR2:
  description: control register 2
  fields:
  - name: RXDMAEN
    description: Rx buffer DMA enable
    bit_offset: 0
    bit_size: 1
  - name: TXDMAEN
    description: Tx buffer DMA enable
    bit_offset: 1
    bit_size: 1
  - name: SSOE
    description: SS output enable
    bit_offset: 2
    bit_size: 1
  - name: ERRIE
    description: Error interrupt enable
    bit_offset: 5
    bit_size: 1
  - name: RXNEIE
    description: RX buffer not empty interrupt enable
    bit_offset: 6
    bit_size: 1
  - name: TXEIE
    description: Tx buffer empty interrupt enable
    bit_offset: 7
    bit_size: 1
fieldset/CRCPR:
  description: CRC polynomial register
  fields:
  - name: CRCPOLY
    description: CRC polynomial register
    bit_offset: 0
    bit_size: 16
fieldset/DR:
  description: data register
  fields:
  - name: DR
    description: Data register
    bit_offset: 0
    bit_size: 16
fieldset/I2SCFGR:
  description: I2S configuration register
  fields:
  - name: CHLEN
    description: Channel length (number of bits per audio channel)
    bit_offset: 0
    bit_size: 1
    enum: CHLEN
  - name: DATLEN
    description: Data length to be transferred
    bit_offset: 1
    bit_size: 2
    enum: DATLEN
  - name: CKPOL
    description: Steady state clock polarity
    bit_offset: 3
    bit_size: 1
    enum: CKPOL
  - name: I2SSTD
    description: I2S standard selection
    bit_offset: 4
    bit_size: 2
    enum: I2SSTD
  - name: PCMSYNC
    description: PCM frame synchronization
    bit_offset: 7
    bit_size: 1
    enum: PCMSYNC
  - name: I2SCFG
    description: I2S configuration mode
    bit_offset: 8
    bit_size: 2
    enum: I2SCFG
  - name: I2SE
    description: I2S Enable
    bit_offset: 10
    bit_size: 1
  - name: I2SMOD
    description: I2S mode selection
    bit_offset: 11
    bit_size: 1
fieldset/I2SPR:
  description: I2S prescaler register
  fields:
  - name: I2SDIV
    description: I2S Linear prescaler
    bit_offset: 0
    bit_size: 8
  - name: ODD
    description: Odd factor for the prescaler
    bit_offset: 8
    bit_size: 1
    enum: ODD
  - name: MCKOE
    description: Master clock output enable
    bit_offset: 9
    bit_size: 1
fieldset/RXCRCR:
  description: RX CRC register
  fields:
  - name: RxCRC
    description: Rx CRC register
    bit_offset: 0
    bit_size: 16
fieldset/SR:
  description: status register
  fields:
  - name: RXNE
    description: Receive buffer not empty
    bit_offset: 0
    bit_size: 1
  - name: TXE
    description: Transmit buffer empty
    bit_offset: 1
    bit_size: 1
  - name: CHSIDE
    description: Channel side
    bit_offset: 2
    bit_size: 1
    enum: CHSIDE
  - name: UDR
    description: Underrun flag
    bit_offset: 3
    bit_size: 1
  - name: CRCERR
    description: CRC error flag
    bit_offset: 4
    bit_size: 1
  - name: MODF
    description: Mode fault
    bit_offset: 5
    bit_size: 1
  - name: OVR
    description: Overrun flag
    bit_offset: 6
    bit_size: 1
  - name: BSY
    description: Busy flag
    bit_offset: 7
    bit_size: 1
fieldset/TXCRCR:
  description: TX CRC register
  fields:
  - name: TxCRC
    description: Tx CRC register
    bit_offset: 0
    bit_size: 16
enum/BIDIMODE:
  bit_size: 1
  variants:
  - name: Unidirectional
    description: 2-line unidirectional data mode selected
    value: 0
  - name: Bidirectional
    description: 1-line bidirectional data mode selected
    value: 1
enum/BIDIOE:
  bit_size: 1
  variants:
  - name: Receive
    description: Output disabled (receive-only mode)
    value: 0
  - name: Transmit
    description: Output enabled (transmit-only mode)
    value: 1
enum/BR:
  bit_size: 3
  variants:
  - name: Div2
    description: f_PCLK / 2
    value: 0
  - name: Div4
    description: f_PCLK / 4
    value: 1
  - name: Div8
    description: f_PCLK / 8
    value: 2
  - name: Div16
    description: f_PCLK / 16
    value: 3
  - name: Div32
    description: f_PCLK / 32
    value: 4
  - name: Div64
    description: f_PCLK / 64
    value: 5
  - name: Div128
    description: f_PCLK / 128
    value: 6
  - name: Div256
    description: f_PCLK / 256
    value: 7
enum/CHLEN:
  bit_size: 1
  variants:
  - name: Bits16
    description: 16-bit wide
    value: 0
  - name: Bits32
    description: 32-bit wide
    value: 1
enum/CHSIDE:
  bit_size: 1
  variants:
  - name: Left
    description: Channel left has to be transmitted or has been received
    value: 0
  - name: Right
    description: Channel right has to be transmitted or has been received
    value: 1
enum/CKPOL:
  bit_size: 1
  variants:
  - name: IdleLow
    description: I2S clock inactive state is low level
    value: 0
  - name: IdleHigh
    description: I2S clock inactive state is high level
    value: 1
enum/CPHA:
  bit_size: 1
  variants:
  - name: FirstEdge
    description: The first clock transition is the first data capture edge
    value: 0
  - name: SecondEdge
    description: The second clock transition is the first data capture edge
    value: 1
enum/CPOL:
  bit_size: 1
  variants:
  - name: IdleLow
    description: CK to 0 when idle
    value: 0
  - name: IdleHigh
    description: CK to 1 when idle
    value: 1
enum/CRCNEXT:
  bit_size: 1
  variants:
  - name: TxBuffer
    description: Next transmit value is from Tx buffer
    value: 0
  - name: CRC
    description: Next transmit value is from Tx CRC register
    value: 1
enum/DATLEN:
  bit_size: 2
  variants:
  - name: Bits16
    description: 16-bit data length
    value: 0
  - name: Bits24
    description: 24-bit data length
    value: 1
  - name: Bits32
    description: 32-bit data length
    value: 2
enum/DFF:
  bit_size: 1
  variants:
  - name: Bits8
    description: 8-bit data frame format is selected for transmission/reception
    value: 0
  - name: Bits16
    description: 16-bit data frame format is selected for transmission/reception
    value: 1
enum/I2SCFG:
  bit_size: 2
  variants:
  - name: SlaveTx
    description: Slave - transmit
    value: 0
  - name: SlaveRx
    description: Slave - receive
    value: 1
  - name: MasterTx
    description: Master - transmit
    value: 2
  - name: MasterRx
    description: Master - receive
    value: 3
enum/I2SSTD:
  bit_size: 2
  variants:
  - name: Philips
    description: I2S Philips standard
    value: 0
  - name: MSB
    description: MSB justified standard
    value: 1
  - name: LSB
    description: LSB justified standard
    value: 2
  - name: PCM
    description: PCM standard
    value: 3
enum/LSBFIRST:
  bit_size: 1
  variants:
  - name: MSBFirst
    description: Data is transmitted/received with the MSB first
    value: 0
  - name: LSBFirst
    description: Data is transmitted/received with the LSB first
    value: 1
enum/MSTR:
  bit_size: 1
  variants:
  - name: Slave
    description: Slave configuration
    value: 0
  - name: Master
    description: Master configuration
    value: 1
enum/ODD:
  bit_size: 1
  variants:
  - name: Even
    description: Real divider value is I2SDIV * 2
    value: 0
  - name: Odd
    description: Real divider value is (I2SDIV * 2) + 1
    value: 1
enum/PCMSYNC:
  bit_size: 1
  variants:
  - name: Short
    description: Short frame synchronisation
    value: 0
  - name: Long
    description: Long frame synchronisation
    value: 1
enum/RXONLY:
  bit_size: 1
  variants:
  - name: FullDuplex
    description: Full duplex (Transmit and receive)
    value: 0
  - name: OutputDisabled
    description: Output disabled (Receive-only mode)
    value: 1
