Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:46:16 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.600        0.000                      0                13884        0.028        0.000                      0                13884        3.225        0.000                       0                  6731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.600        0.000                      0                13884        0.028        0.000                      0                13884        3.225        0.000                       0                  6731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.243ns (23.091%)  route 4.140ns (76.909%))
  Logic Levels:           12  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.277 r  add3/mem_reg[7][7][15]_i_2/O[2]
                         net (fo=1, routed)           0.347     4.624    C_i_j_0/out[10]
    SLICE_X28Y38         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.665 r  C_i_j_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.753     5.418    C0_0/mem_reg[1][0][31]_0[10]
    SLICE_X34Y35         FDRE                                         r  C0_0/mem_reg[1][3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y35         FDRE                                         r  C0_0/mem_reg[1][3][10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y35         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][3][10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.348ns (25.102%)  route 4.022ns (74.898%))
  Logic Levels:           13  (CARRY8=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.388 r  add3/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.265     4.653    C_i_j_0/out[23]
    SLICE_X28Y46         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.716 r  C_i_j_0/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.689     5.405    C0_0/mem_reg[1][0][31]_0[23]
    SLICE_X33Y54         FDRE                                         r  C0_0/mem_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.025     7.025    C0_0/clk
    SLICE_X33Y54         FDRE                                         r  C0_0/mem_reg[1][1][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y54         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][6][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.407ns (26.240%)  route 3.955ns (73.760%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.265 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.293    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X27Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.422 r  add3/mem_reg[7][7][31]_i_11/O[6]
                         net (fo=1, routed)           0.153     4.575    C_i_j_0/out[30]
    SLICE_X28Y47         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.691 r  C_i_j_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.706     5.397    C0_0/mem_reg[1][0][31]_0[30]
    SLICE_X21Y55         FDRE                                         r  C0_0/mem_reg[6][6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.024     7.024    C0_0/clk
    SLICE_X21Y55         FDRE                                         r  C0_0/mem_reg[6][6][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y55         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[6][6][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.424ns (26.582%)  route 3.933ns (73.418%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.265 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.293    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X27Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.439 r  add3/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=1, routed)           0.224     4.663    C_i_j_0/out[31]
    SLICE_X27Y42         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     4.779 r  C_i_j_0/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.613     5.392    C0_0/mem_reg[1][0][31]_0[31]
    SLICE_X20Y45         FDRE                                         r  C0_0/mem_reg[6][5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X20Y45         FDRE                                         r  C0_0/mem_reg[6][5][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y45         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[6][5][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.424ns (26.587%)  route 3.932ns (73.413%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.265 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.293    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X27Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.439 r  add3/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=1, routed)           0.224     4.663    C_i_j_0/out[31]
    SLICE_X27Y42         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     4.779 r  C_i_j_0/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.612     5.391    C0_0/mem_reg[1][0][31]_0[31]
    SLICE_X20Y45         FDRE                                         r  C0_0/mem_reg[6][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X20Y45         FDRE                                         r  C0_0/mem_reg[6][4][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y45         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[6][4][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[5][0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.259ns (23.533%)  route 4.091ns (76.467%))
  Logic Levels:           12  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.295 r  add3/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.347     4.642    C_i_j_0/out[11]
    SLICE_X29Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     4.681 r  C_i_j_0/mem[7][7][11]_i_1/O
                         net (fo=64, routed)          0.704     5.385    C0_0/mem_reg[1][0][31]_0[11]
    SLICE_X35Y36         FDRE                                         r  C0_0/mem_reg[5][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.024     7.024    C0_0/clk
    SLICE_X35Y36         FDRE                                         r  C0_0/mem_reg[5][0][11]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y36         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[5][0][11]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.266ns (23.677%)  route 4.081ns (76.323%))
  Logic Levels:           12  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.300 r  add3/mem_reg[7][7][15]_i_2/O[4]
                         net (fo=1, routed)           0.286     4.586    C_i_j_0/out[12]
    SLICE_X28Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.627 r  C_i_j_0/mem[7][7][12]_i_1/O
                         net (fo=64, routed)          0.755     5.382    C0_0/mem_reg[1][0][31]_0[12]
    SLICE_X34Y34         FDRE                                         r  C0_0/mem_reg[6][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y34         FDRE                                         r  C0_0/mem_reg[6][2][12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y34         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[6][2][12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.366ns (25.547%)  route 3.981ns (74.453%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.265 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.293    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X27Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.397 r  add3/mem_reg[7][7][31]_i_11/O[3]
                         net (fo=1, routed)           0.203     4.600    C_i_j_0/out[27]
    SLICE_X28Y47         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     4.700 r  C_i_j_0/mem[7][7][27]_i_1/O
                         net (fo=64, routed)          0.682     5.382    C0_0/mem_reg[1][0][31]_0[27]
    SLICE_X24Y57         FDRE                                         r  C0_0/mem_reg[1][5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X24Y57         FDRE                                         r  C0_0/mem_reg[1][5][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y57         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][5][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.352ns (25.295%)  route 3.993ns (74.705%))
  Logic Levels:           13  (CARRY8=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.214 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.242    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X27Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.339 r  add3/mem_reg[7][7][23]_i_2/O[1]
                         net (fo=1, routed)           0.201     4.540    C_i_j_0/out[17]
    SLICE_X28Y45         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.656 r  C_i_j_0/mem[7][7][17]_i_1/O
                         net (fo=64, routed)          0.724     5.380    C0_0/mem_reg[1][0][31]_0[17]
    SLICE_X34Y51         FDRE                                         r  C0_0/mem_reg[4][1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y51         FDRE                                         r  C0_0/mem_reg[4][1][17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y51         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][1][17]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.380    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 cond_computed6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.243ns (23.260%)  route 4.101ns (76.740%))
  Logic Levels:           12  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.035     0.035    cond_computed6/clk
    SLICE_X32Y63         FDRE                                         r  cond_computed6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed6/out_reg[0]/Q
                         net (fo=3, routed)           0.297     0.428    fsm8/cond_computed6_out
    SLICE_X33Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.544 f  fsm8/C_int0_0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.211     0.755    fsm7/out_reg[0]_14
    SLICE_X31Y63         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     0.818 f  fsm7/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.255     1.073    fsm6/out_reg[0]_5
    SLICE_X29Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.171 r  fsm6/out[31]_i_3__2/O
                         net (fo=71, routed)          0.267     1.438    fsm/mem_reg[7][3][31]_0
    SLICE_X31Y67         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.538 f  fsm/mem[7][7][31]_i_8/O
                         net (fo=33, routed)          0.417     1.955    fsm/mem[7][7][31]_i_8_n_0
    SLICE_X30Y58         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.018 r  fsm/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.643     2.661    C0_0/C0_0_addr0[0]
    SLICE_X34Y37         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.724 r  C0_0/out[0]_i_24__1/O
                         net (fo=1, routed)           0.018     2.742    C0_0/out[0]_i_24__1_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.829 r  C0_0/out_reg[0]_i_11__1/O
                         net (fo=2, routed)           0.224     3.053    C0_0/out_reg[0]_i_11__1_n_0
    SLICE_X33Y39         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.169 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.241     3.410    C0_0/out_reg[1]_31
    SLICE_X32Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.557 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.439     3.996    add3/left[0]
    SLICE_X27Y44         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.163 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.191    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X27Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.277 r  add3/mem_reg[7][7][15]_i_2/O[2]
                         net (fo=1, routed)           0.347     4.624    C_i_j_0/out[10]
    SLICE_X28Y38         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.665 r  C_i_j_0/mem[7][7][10]_i_1/O
                         net (fo=64, routed)          0.714     5.379    C0_0/mem_reg[1][0][31]_0[10]
    SLICE_X34Y34         FDRE                                         r  C0_0/mem_reg[4][2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y34         FDRE                                         r  C0_0/mem_reg[4][2][10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y34         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][2][10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  1.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[5][4][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X23Y70         FDRE                                         r  B_int_read0_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[21]/Q
                         net (fo=65, routed)          0.042     0.094    B0_0/Q[21]
    SLICE_X23Y70         FDRE                                         r  B0_0/mem_reg[5][4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    B0_0/clk
    SLICE_X23Y70         FDRE                                         r  B0_0/mem_reg[5][4][21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y70         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[5][4][21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X28Y90         FDRE                                         r  A_int_read0_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[28]/Q
                         net (fo=65, routed)          0.045     0.097    A0_0/Q[28]
    SLICE_X28Y90         FDRE                                         r  A0_0/mem_reg[4][0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X28Y90         FDRE                                         r  A0_0/mem_reg[4][0][28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y90         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][0][28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[5][5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X34Y84         FDRE                                         r  B_int_read0_0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[8]/Q
                         net (fo=65, routed)          0.046     0.098    B0_0/Q[8]
    SLICE_X34Y84         FDRE                                         r  B0_0/mem_reg[5][5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    B0_0/clk
    SLICE_X34Y84         FDRE                                         r  B0_0/mem_reg[5][5][8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y84         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    B0_0/mem_reg[5][5][8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.318%)  route 0.049ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X21Y126        FDRE                                         r  A_int_read0_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[23]/Q
                         net (fo=65, routed)          0.049     0.100    A0_0/Q[23]
    SLICE_X21Y125        FDRE                                         r  A0_0/mem_reg[7][0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y125        FDRE                                         r  A0_0/mem_reg[7][0][23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[7][0][23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.318%)  route 0.049ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X24Y104        FDRE                                         r  A_int_read0_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[25]/Q
                         net (fo=65, routed)          0.049     0.101    A0_0/Q[25]
    SLICE_X24Y104        FDRE                                         r  A0_0/mem_reg[6][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X24Y104        FDRE                                         r  A0_0/mem_reg[6][1][25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[6][1][25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X31Y101        FDRE                                         r  A_int_read0_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[9]/Q
                         net (fo=65, routed)          0.051     0.103    A0_0/Q[9]
    SLICE_X31Y101        FDRE                                         r  A0_0/mem_reg[6][2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X31Y101        FDRE                                         r  A0_0/mem_reg[6][2][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y101        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[6][2][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][7][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y120        FDRE                                         r  A_int_read0_0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[16]/Q
                         net (fo=65, routed)          0.051     0.103    A0_0/Q[16]
    SLICE_X21Y120        FDRE                                         r  A0_0/mem_reg[6][7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y120        FDRE                                         r  A0_0/mem_reg[6][7][16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y120        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[6][7][16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[5][6][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    B_int_read0_0/clk
    SLICE_X26Y73         FDRE                                         r  B_int_read0_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  B_int_read0_0/out_reg[13]/Q
                         net (fo=65, routed)          0.059     0.110    B0_0/Q[13]
    SLICE_X26Y72         FDRE                                         r  B0_0/mem_reg[5][6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    B0_0/clk
    SLICE_X26Y72         FDRE                                         r  B0_0/mem_reg[5][6][13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y72         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[5][6][13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    par_done_reg1/clk
    SLICE_X33Y66         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm0/par_done_reg1_out
    SLICE_X33Y66         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  fsm0/out[0]_i_1__40/O
                         net (fo=1, routed)           0.017     0.109    par_reset0/out_reg[0]_0
    SLICE_X33Y66         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    par_reset0/clk
    SLICE_X33Y66         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y66         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X23Y93         FDRE                                         r  A_int_read0_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[6]/Q
                         net (fo=65, routed)          0.061     0.112    A0_0/Q[6]
    SLICE_X22Y93         FDRE                                         r  A0_0/mem_reg[5][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    A0_0/clk
    SLICE_X22Y93         FDRE                                         r  A0_0/mem_reg[5][1][6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y93         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[5][1][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X33Y90   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y111  A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y108  A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y93   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y90   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y90   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y111  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y108  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y93   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y107  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y107  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y92   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y126  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y126  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y90   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y90   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y111  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y111  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y108  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y108  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y93   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y93   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y107  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y107  A0_0/mem_reg[0][0][12]/C



