.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* led_green */
.set led_green__0__DM__MASK, 0x1C0
.set led_green__0__DM__SHIFT, 6
.set led_green__0__DR, CYREG_PRT0_DR
.set led_green__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set led_green__0__HSIOM_MASK, 0x00000F00
.set led_green__0__HSIOM_SHIFT, 8
.set led_green__0__INTCFG, CYREG_PRT0_INTCFG
.set led_green__0__INTSTAT, CYREG_PRT0_INTSTAT
.set led_green__0__MASK, 0x04
.set led_green__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_green__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_green__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_green__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_green__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_green__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_green__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_green__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_green__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_green__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_green__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_green__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_green__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_green__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_green__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_green__0__PC, CYREG_PRT0_PC
.set led_green__0__PC2, CYREG_PRT0_PC2
.set led_green__0__PORT, 0
.set led_green__0__PS, CYREG_PRT0_PS
.set led_green__0__SHIFT, 2
.set led_green__DR, CYREG_PRT0_DR
.set led_green__INTCFG, CYREG_PRT0_INTCFG
.set led_green__INTSTAT, CYREG_PRT0_INTSTAT
.set led_green__MASK, 0x04
.set led_green__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_green__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_green__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_green__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_green__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_green__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_green__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_green__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_green__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_green__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_green__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_green__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_green__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_green__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_green__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_green__PC, CYREG_PRT0_PC
.set led_green__PC2, CYREG_PRT0_PC2
.set led_green__PORT, 0
.set led_green__PS, CYREG_PRT0_PS
.set led_green__SHIFT, 2

/* Rx_1 */
.set Rx_1__0__DM__MASK, 0x7000
.set Rx_1__0__DM__SHIFT, 12
.set Rx_1__0__DR, CYREG_PRT0_DR
.set Rx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Rx_1__0__HSIOM_MASK, 0x000F0000
.set Rx_1__0__HSIOM_SHIFT, 16
.set Rx_1__0__INTCFG, CYREG_PRT0_INTCFG
.set Rx_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Rx_1__0__MASK, 0x10
.set Rx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__0__PC, CYREG_PRT0_PC
.set Rx_1__0__PC2, CYREG_PRT0_PC2
.set Rx_1__0__PORT, 0
.set Rx_1__0__PS, CYREG_PRT0_PS
.set Rx_1__0__SHIFT, 4
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INTCFG, CYREG_PRT0_INTCFG
.set Rx_1__INTSTAT, CYREG_PRT0_INTSTAT
.set Rx_1__MASK, 0x10
.set Rx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__PC, CYREG_PRT0_PC
.set Rx_1__PC2, CYREG_PRT0_PC2
.set Rx_1__PORT, 0
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 4

/* Tx_1 */
.set Tx_1__0__DM__MASK, 0x38000
.set Tx_1__0__DM__SHIFT, 15
.set Tx_1__0__DR, CYREG_PRT0_DR
.set Tx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Tx_1__0__HSIOM_MASK, 0x00F00000
.set Tx_1__0__HSIOM_SHIFT, 20
.set Tx_1__0__INTCFG, CYREG_PRT0_INTCFG
.set Tx_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Tx_1__0__OUT_SEL_SHIFT, 10
.set Tx_1__0__OUT_SEL_VAL, 0
.set Tx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__0__PC, CYREG_PRT0_PC
.set Tx_1__0__PC2, CYREG_PRT0_PC2
.set Tx_1__0__PORT, 0
.set Tx_1__0__PS, CYREG_PRT0_PS
.set Tx_1__0__SHIFT, 5
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INTCFG, CYREG_PRT0_INTCFG
.set Tx_1__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_1__MASK, 0x20
.set Tx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__PC, CYREG_PRT0_PC
.set Tx_1__PC2, CYREG_PRT0_PC2
.set Tx_1__PORT, 0
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 5

/* xbee_BUART */
.set xbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set xbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set xbee_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set xbee_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set xbee_BUART_sRX_RxBitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set xbee_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set xbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set xbee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set xbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set xbee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL_00
.set xbee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set xbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set xbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set xbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set xbee_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set xbee_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set xbee_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set xbee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_00
.set xbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set xbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set xbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set xbee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set xbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set xbee_BUART_sRX_RxShifter_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set xbee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set xbee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A0_00
.set xbee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A1_00
.set xbee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set xbee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D0_00
.set xbee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D1_00
.set xbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set xbee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set xbee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F0_00
.set xbee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F1_00
.set xbee_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set xbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set xbee_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set xbee_BUART_sRX_RxSts__3__MASK, 0x08
.set xbee_BUART_sRX_RxSts__3__POS, 3
.set xbee_BUART_sRX_RxSts__4__MASK, 0x10
.set xbee_BUART_sRX_RxSts__4__POS, 4
.set xbee_BUART_sRX_RxSts__5__MASK, 0x20
.set xbee_BUART_sRX_RxSts__5__POS, 5
.set xbee_BUART_sRX_RxSts__MASK, 0x38
.set xbee_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK_01
.set xbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set xbee_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST_01
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_02
.set xbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_02
.set xbee_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set xbee_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_03
.set xbee_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_03
.set xbee_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set xbee_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_03
.set xbee_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_03
.set xbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set xbee_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set xbee_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_03
.set xbee_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_03
.set xbee_BUART_sTX_TxSts__0__MASK, 0x01
.set xbee_BUART_sTX_TxSts__0__POS, 0
.set xbee_BUART_sTX_TxSts__1__MASK, 0x02
.set xbee_BUART_sTX_TxSts__1__POS, 1
.set xbee_BUART_sTX_TxSts__2__MASK, 0x04
.set xbee_BUART_sTX_TxSts__2__POS, 2
.set xbee_BUART_sTX_TxSts__3__MASK, 0x08
.set xbee_BUART_sTX_TxSts__3__POS, 3
.set xbee_BUART_sTX_TxSts__MASK, 0x0F
.set xbee_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_03
.set xbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set xbee_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_03

/* xbee_IntClock */
.set xbee_IntClock__DIVIDER_MASK, 0x0000FFFF
.set xbee_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set xbee_IntClock__ENABLE_MASK, 0x80000000
.set xbee_IntClock__MASK, 0x80000000
.set xbee_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* Clock */
.set Clock__DIVIDER_MASK, 0x0000FFFF
.set Clock__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock__ENABLE_MASK, 0x80000000
.set Clock__MASK, 0x80000000
.set Clock__REGISTER, CYREG_CLK_DIVIDER_B00

/* timer_cy_m0s8_tcpwm_1 */
.set timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* finish */
.set finish__0__DM__MASK, 0xE00000
.set finish__0__DM__SHIFT, 21
.set finish__0__DR, CYREG_PRT0_DR
.set finish__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set finish__0__HSIOM_MASK, 0xF0000000
.set finish__0__HSIOM_SHIFT, 28
.set finish__0__INTCFG, CYREG_PRT0_INTCFG
.set finish__0__INTSTAT, CYREG_PRT0_INTSTAT
.set finish__0__MASK, 0x80
.set finish__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set finish__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set finish__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set finish__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set finish__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set finish__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set finish__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set finish__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set finish__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set finish__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set finish__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set finish__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set finish__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set finish__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set finish__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set finish__0__PC, CYREG_PRT0_PC
.set finish__0__PC2, CYREG_PRT0_PC2
.set finish__0__PORT, 0
.set finish__0__PS, CYREG_PRT0_PS
.set finish__0__SHIFT, 7
.set finish__DR, CYREG_PRT0_DR
.set finish__INTCFG, CYREG_PRT0_INTCFG
.set finish__INTSTAT, CYREG_PRT0_INTSTAT
.set finish__MASK, 0x80
.set finish__PA__CFG0, CYREG_UDB_PA0_CFG0
.set finish__PA__CFG1, CYREG_UDB_PA0_CFG1
.set finish__PA__CFG10, CYREG_UDB_PA0_CFG10
.set finish__PA__CFG11, CYREG_UDB_PA0_CFG11
.set finish__PA__CFG12, CYREG_UDB_PA0_CFG12
.set finish__PA__CFG13, CYREG_UDB_PA0_CFG13
.set finish__PA__CFG14, CYREG_UDB_PA0_CFG14
.set finish__PA__CFG2, CYREG_UDB_PA0_CFG2
.set finish__PA__CFG3, CYREG_UDB_PA0_CFG3
.set finish__PA__CFG4, CYREG_UDB_PA0_CFG4
.set finish__PA__CFG5, CYREG_UDB_PA0_CFG5
.set finish__PA__CFG6, CYREG_UDB_PA0_CFG6
.set finish__PA__CFG7, CYREG_UDB_PA0_CFG7
.set finish__PA__CFG8, CYREG_UDB_PA0_CFG8
.set finish__PA__CFG9, CYREG_UDB_PA0_CFG9
.set finish__PC, CYREG_PRT0_PC
.set finish__PC2, CYREG_PRT0_PC2
.set finish__PORT, 0
.set finish__PS, CYREG_PRT0_PS
.set finish__SHIFT, 7
.set finish__SNAP, CYREG_PRT0_INTSTAT

/* isr_xbee */
.set isr_xbee__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_xbee__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_xbee__INTC_MASK, 0x02
.set isr_xbee__INTC_NUMBER, 1
.set isr_xbee__INTC_PRIOR_MASK, 0xC000
.set isr_xbee__INTC_PRIOR_NUM, 3
.set isr_xbee__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_xbee__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_xbee__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_timer__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_timer__INTC_MASK, 0x10000
.set isr_timer__INTC_NUMBER, 16
.set isr_timer__INTC_PRIOR_MASK, 0xC0
.set isr_timer__INTC_PRIOR_NUM, 3
.set isr_timer__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_timer__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_timer__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_finish */
.set isr_finish__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_finish__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_finish__INTC_MASK, 0x01
.set isr_finish__INTC_NUMBER, 0
.set isr_finish__INTC_PRIOR_MASK, 0xC0
.set isr_finish__INTC_PRIOR_NUM, 3
.set isr_finish__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_finish__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_finish__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
