/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p81vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.810000 ;

    voltage_map(VDD, 0.810000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p81vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.810000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p81vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 70658.600000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007284;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007142;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001685;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.690179, 0.704354, 0.721512, 0.747660, 0.788374" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004003 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.133061, 0.148811, 0.167875, 0.196928, 0.242165" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.230633, 0.246382, 0.265447, 0.294500, 0.339738" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.766866, 0.782615, 0.801680, 0.830733, 0.875971" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.766866" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.276730") ;
            }
            fall_power("scalar") {
                values ("0.141859") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.201943") ;
            }
            fall_power("scalar") {
                values ("0.133549") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.239336") ;
            }
            fall_power("scalar") {
                values ("0.137704") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.007384") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001828 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.202494, 0.218050, 0.237317, 0.272423, 0.333100",\
              "0.189748, 0.205305, 0.224571, 0.259677, 0.320354",\
              "0.173480, 0.189037, 0.208304, 0.243409, 0.304087",\
              "0.148961, 0.164518, 0.183784, 0.218890, 0.279567",\
              "0.113919, 0.129476, 0.148742, 0.183848, 0.244526"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.202494, 0.218050, 0.237317, 0.272423, 0.333100",\
              "0.189748, 0.205305, 0.224571, 0.259677, 0.320354",\
              "0.173480, 0.189037, 0.208304, 0.243409, 0.304087",\
              "0.148961, 0.164518, 0.183784, 0.218890, 0.279567",\
              "0.113919, 0.129476, 0.148742, 0.183848, 0.244526"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.115373, 0.108509, 0.100009, 0.087874, 0.080000",\
              "0.136657, 0.129793, 0.121293, 0.109158, 0.092435",\
              "0.162550, 0.155686, 0.147186, 0.135051, 0.118328",\
              "0.202020, 0.195156, 0.186655, 0.174520, 0.157798",\
              "0.262995, 0.256131, 0.247631, 0.235496, 0.218773"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.115373, 0.108509, 0.100009, 0.087874, 0.080000",\
              "0.136657, 0.129793, 0.121293, 0.109158, 0.092435",\
              "0.162550, 0.155686, 0.147186, 0.135051, 0.118328",\
              "0.202020, 0.195156, 0.186655, 0.174520, 0.157798",\
              "0.262995, 0.256131, 0.247631, 0.235496, 0.218773"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004639") ;
            }
            fall_power("scalar") {
                values ("0.004639") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001240 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151504, 0.166626, 0.186439, 0.220208, 0.274257",\
              "0.136425, 0.151547, 0.171360, 0.205129, 0.259178",\
              "0.118029, 0.133150, 0.152963, 0.186733, 0.240782",\
              "0.089785, 0.104906, 0.124719, 0.158489, 0.212538",\
              "0.046357, 0.061478, 0.081291, 0.115060, 0.169109"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151504, 0.166626, 0.186439, 0.220208, 0.274257",\
              "0.136425, 0.151547, 0.171360, 0.205129, 0.259178",\
              "0.118029, 0.133150, 0.152963, 0.186733, 0.240782",\
              "0.089785, 0.104906, 0.124719, 0.158489, 0.212538",\
              "0.046357, 0.061478, 0.081291, 0.115060, 0.169109"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.209626, 0.203294, 0.194562, 0.182057, 0.164805",\
              "0.230910, 0.224578, 0.215846, 0.203341, 0.186089",\
              "0.256802, 0.250471, 0.241739, 0.229234, 0.211982",\
              "0.296272, 0.289941, 0.281209, 0.268704, 0.251451",\
              "0.357248, 0.350916, 0.342184, 0.329679, 0.312427"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.209626, 0.203294, 0.194562, 0.182057, 0.164805",\
              "0.230910, 0.224578, 0.215846, 0.203341, 0.186089",\
              "0.256802, 0.250471, 0.241739, 0.229234, 0.211982",\
              "0.296272, 0.289941, 0.281209, 0.268704, 0.251451",\
              "0.357248, 0.350916, 0.342184, 0.329679, 0.312427"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034638") ;
            }
            fall_power("scalar") {
                values ("0.034638") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001615 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.102573, 0.120008, 0.141567, 0.178478, 0.238389",\
              "0.087494, 0.104929, 0.126488, 0.163399, 0.223310",\
              "0.069098, 0.086533, 0.108091, 0.145003, 0.204914",\
              "0.040854, 0.058289, 0.079847, 0.116759, 0.176670",\
              "0.000000, 0.014860, 0.036419, 0.073330, 0.133241"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.102573, 0.120008, 0.141567, 0.178478, 0.238389",\
              "0.087494, 0.104929, 0.126488, 0.163399, 0.223310",\
              "0.069098, 0.086533, 0.108091, 0.145003, 0.204914",\
              "0.040854, 0.058289, 0.079847, 0.116759, 0.176670",\
              "0.000000, 0.014860, 0.036419, 0.073330, 0.133241"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280477, 0.263217, 0.241765, 0.209114, 0.160983",\
              "0.295680, 0.278420, 0.256968, 0.224317, 0.176185",\
              "0.314175, 0.296914, 0.275463, 0.242811, 0.194680",\
              "0.342368, 0.325107, 0.303655, 0.271004, 0.222873",\
              "0.385922, 0.368661, 0.347209, 0.314558, 0.266427"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280477, 0.263217, 0.241765, 0.209114, 0.160983",\
              "0.295680, 0.278420, 0.256968, 0.224317, 0.176185",\
              "0.314175, 0.296914, 0.275463, 0.242811, 0.194680",\
              "0.342368, 0.325107, 0.303655, 0.271004, 0.222873",\
              "0.385922, 0.368661, 0.347209, 0.314558, 0.266427"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.012422") ;
            }
            fall_power("scalar") {
                values ("0.012422") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001701 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116766, 0.134200, 0.155759, 0.192783, 0.254830",\
              "0.104020, 0.121455, 0.143013, 0.180037, 0.242084",\
              "0.087753, 0.105187, 0.126746, 0.163770, 0.225816",\
              "0.063233, 0.080668, 0.102226, 0.139250, 0.201297",\
              "0.028192, 0.045626, 0.067185, 0.104209, 0.166255"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116766, 0.134200, 0.155759, 0.192783, 0.254830",\
              "0.104020, 0.121455, 0.143013, 0.180037, 0.242084",\
              "0.087753, 0.105187, 0.126746, 0.163770, 0.225816",\
              "0.063233, 0.080668, 0.102226, 0.139250, 0.201297",\
              "0.028192, 0.045626, 0.067185, 0.104209, 0.166255"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229420, 0.213547, 0.196037, 0.165612, 0.116664",\
              "0.244623, 0.228750, 0.211240, 0.180814, 0.131867",\
              "0.263117, 0.247245, 0.229735, 0.199309, 0.150361",\
              "0.291310, 0.275437, 0.257927, 0.227502, 0.178554",\
              "0.334864, 0.318991, 0.301481, 0.271056, 0.222108"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229420, 0.213547, 0.196037, 0.165612, 0.116664",\
              "0.244623, 0.228750, 0.211240, 0.180814, 0.131867",\
              "0.263117, 0.247245, 0.229735, 0.199309, 0.150361",\
              "0.291310, 0.275437, 0.257927, 0.227502, 0.178554",\
              "0.334864, 0.318991, 0.301481, 0.271056, 0.222108"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008566") ;
            }
            fall_power("scalar") {
                values ("0.008566") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004043 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.235741, 0.242790, 0.248245, 0.254722, 0.262156" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.553408, 0.560455, 0.565911, 0.572389, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.553408, 0.560455, 0.565911, 0.572389, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.553408" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.744256") ;
            }
            fall_power("scalar") {
                values ("1.116383") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.008150") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001838 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.222538, 0.237644, 0.257686, 0.292725, 0.354152",\
              "0.207122, 0.222228, 0.242270, 0.277309, 0.338736",\
              "0.189444, 0.204550, 0.224592, 0.259631, 0.321058",\
              "0.164910, 0.180016, 0.200059, 0.235097, 0.296525",\
              "0.127061, 0.142167, 0.162210, 0.197248, 0.258676"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.222538, 0.237644, 0.257686, 0.292725, 0.354152",\
              "0.207122, 0.222228, 0.242270, 0.277309, 0.338736",\
              "0.189444, 0.204550, 0.224592, 0.259631, 0.321058",\
              "0.164910, 0.180016, 0.200059, 0.235097, 0.296525",\
              "0.127061, 0.142167, 0.162210, 0.197248, 0.258676"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.113387, 0.106531, 0.097949, 0.085600, 0.080000",\
              "0.122879, 0.116023, 0.107441, 0.095092, 0.080000",\
              "0.130543, 0.123687, 0.115105, 0.102756, 0.085830",\
              "0.139486, 0.132631, 0.124048, 0.111700, 0.094774",\
              "0.150314, 0.143458, 0.134876, 0.122527, 0.105601"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.113387, 0.106531, 0.097949, 0.085600, 0.080000",\
              "0.122879, 0.116023, 0.107441, 0.095092, 0.080000",\
              "0.130543, 0.123687, 0.115105, 0.102756, 0.085830",\
              "0.139486, 0.132631, 0.124048, 0.111700, 0.094774",\
              "0.150314, 0.143458, 0.134876, 0.122527, 0.105601"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005276") ;
            }
            fall_power("scalar") {
                values ("0.005276") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001248 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157489, 0.168667, 0.180360, 0.197191, 0.221028",\
              "0.150707, 0.161885, 0.173578, 0.190409, 0.214246",\
              "0.145230, 0.156408, 0.168101, 0.184932, 0.208769",\
              "0.138841, 0.150018, 0.161712, 0.178543, 0.202380",\
              "0.131128, 0.142305, 0.153999, 0.170829, 0.194666"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157489, 0.168667, 0.180360, 0.197191, 0.221028",\
              "0.150707, 0.161885, 0.173578, 0.190409, 0.214246",\
              "0.145230, 0.156408, 0.168101, 0.184932, 0.208769",\
              "0.138841, 0.150018, 0.161712, 0.178543, 0.202380",\
              "0.131128, 0.142305, 0.153999, 0.170829, 0.194666"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151090, 0.145920, 0.140977, 0.133675, 0.123911",\
              "0.160582, 0.155412, 0.150469, 0.143167, 0.133403",\
              "0.168246, 0.163076, 0.158133, 0.150831, 0.141067",\
              "0.177190, 0.172020, 0.167076, 0.159775, 0.150010",\
              "0.188017, 0.182847, 0.177904, 0.170602, 0.160838"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151090, 0.145920, 0.140977, 0.133675, 0.123911",\
              "0.160582, 0.155412, 0.150469, 0.143167, 0.133403",\
              "0.168246, 0.163076, 0.158133, 0.150831, 0.141067",\
              "0.177190, 0.172020, 0.167076, 0.159775, 0.150010",\
              "0.188017, 0.182847, 0.177904, 0.170602, 0.160838"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034638") ;
            }
            fall_power("scalar") {
                values ("0.034638") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.272978, 0.302421, 0.333144, 0.388971, 0.500862",\
              "0.280026, 0.309468, 0.340192, 0.396020, 0.507911",\
              "0.285482, 0.314924, 0.345647, 0.401475, 0.513366",\
              "0.291959, 0.321401, 0.352125, 0.407952, 0.519843",\
              "0.299393, 0.328835, 0.359558, 0.415386, 0.527277"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.272978, 0.302421, 0.333144, 0.388971, 0.500862",\
              "0.280026, 0.309468, 0.340192, 0.396020, 0.507911",\
              "0.285482, 0.314924, 0.345647, 0.401475, 0.513366",\
              "0.291959, 0.321401, 0.352125, 0.407952, 0.519843",\
              "0.299393, 0.328835, 0.359558, 0.415386, 0.527277"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.153417, 0.173483, 0.193148, 0.231104, 0.306413",\
              "0.160129, 0.180195, 0.199860, 0.237816, 0.313125",\
              "0.165325, 0.185391, 0.205056, 0.243012, 0.318321",\
              "0.171494, 0.191560, 0.211225, 0.249181, 0.324490",\
              "0.178573, 0.198639, 0.218304, 0.256260, 0.331569"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.153417, 0.173483, 0.193148, 0.231104, 0.306413",\
              "0.160129, 0.180195, 0.199860, 0.237816, 0.313125",\
              "0.165325, 0.185391, 0.205056, 0.243012, 0.318321",\
              "0.171494, 0.191560, 0.211225, 0.249181, 0.324490",\
              "0.178573, 0.198639, 0.218304, 0.256260, 0.331569"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.019165, 0.063650, 0.116691, 0.224683, 0.450002" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.019165, 0.063650, 0.116691, 0.224683, 0.450002" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.013190, 0.045640, 0.082146, 0.157650, 0.309552" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013190, 0.045640, 0.082146, 0.157650, 0.309552" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003889, 0.003889, 0.003889, 0.003889, 0.003889") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.073368;
  }
  


}   /* cell() */

}   /* library() */

