// Seed: 4186830705
module module_0;
  logic id_1;
  wire [1  ==  -1 : 1] id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    output tri id_3,
    input tri0 id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 ();
  assign id_6 = id_10;
endmodule
module module_2 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout reg id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  id_12 :
  assert property (@(posedge id_3[-1 : (-1)-id_2]) id_1)
  else begin : LABEL_0
    if (!-1) id_1[1] = -1;
    else id_11 <= id_10 == 1'b0;
  end
  logic id_13;
  genvar id_14;
  logic id_15;
  ;
  wire id_16;
  wire id_17;
  ;
endmodule
