# Tiny Tapeout project information
project:
  title:        "Tiny Logic-Based Inference Classifier"      # Project title
  author:       "Umar"                                       # Your name
  discord:      ""                                           # Optional: Your Discord username
  description:  "A logic-based binary classifier using combinational gates to mimic simple AI decision-making."  # Description
  language:     "Verilog"                                    # HDL used
  clock_hz:     0                                            # No clock used (combinational logic)

  # Tile size used â€” most projects use 1x1 unless explicitly needed
  tiles: "1x1"                                               

  # Must begin with "tt_um_"
  top_module:  "tt_um_umar316798"                           

  # List each source file located in ./src
  source_files:
    - "project.v"

# Pin mappings
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
