git clone --depth 1 --no-tags https://github.com/Lucario2319/FoosballStars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712744540
git clone --depth 1 --no-tags https://github.com/GabbedT/ZenithSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712367590
git clone --depth 1 --no-tags https://github.com/Mhd-Shah/Verification-of-SPI-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710574385
git clone --depth 1 --no-tags https://github.com/MinotiKarkhanis/5-Stage-pipeline-MIPS-Lite-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709586670
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Modular-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709523884
git clone --depth 1 --no-tags https://github.com/kele14x/bfp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711043371
git clone --depth 1 --no-tags https://github.com/jleugeri/tnt-sparse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713727425
git clone --depth 1 --no-tags https://github.com/agusclap/Arquitectura1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710984448
git clone --depth 1 --no-tags https://github.com/Saad-emb/Design-and-UVM-Verification-of-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708159153
git clone --depth 1 --no-tags https://github.com/stornado/UVM-Reference-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706757708
git clone --depth 1 --no-tags https://github.com/snevindsouza/Counter_with_Parallel_load_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701366534
git clone --depth 1 --no-tags https://github.com/Divya-i/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704953985
git clone --depth 1 --no-tags https://github.com/onionT-312/Quatus_SystemVHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706141853
git clone --depth 1 --no-tags https://github.com/Kaweees/OTTER-Reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705911615
git clone --depth 1 --no-tags https://github.com/mdkane14/ClassReport3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704197774
git clone --depth 1 --no-tags https://github.com/imraghvv/systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706561944
git clone --depth 1 --no-tags https://github.com/Shahiraosama/UVM-environment-for-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708543272
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-kronos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703027282
git clone --depth 1 --no-tags https://github.com/OutOFServise/pcie_ctl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705518509
git clone --depth 1 --no-tags https://github.com/OSmOlga/systemverilog-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705012461
git clone --depth 1 --no-tags https://github.com/SungChul-CHA/DigitalClock_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715511721
git clone --depth 1 --no-tags https://github.com/Nitinyk/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708008828
git clone --depth 1 --no-tags https://github.com/Mateusz-alicante/ECE253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705701721
git clone --depth 1 --no-tags https://github.com/Nanda200/JTAG-UVC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712038800
git clone --depth 1 --no-tags https://github.com/AdanW7/4363-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704166488
git clone --depth 1 --no-tags https://github.com/gaurab1/6205-FencePGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711715522
git clone --depth 1 --no-tags https://github.com/Drakonof/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706126396
git clone --depth 1 --no-tags https://github.com/zacky1972/sample_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705038100
git clone --depth 1 --no-tags https://github.com/bumjoooon/chipverify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713231885
git clone --depth 1 --no-tags https://github.com/suryal30103/Digital-Design-of-AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715384823
git clone --depth 1 --no-tags https://github.com/Petros-Emmanouilidis/tt05-Petros-Emmanouilidis-tiny-game-of-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711064055
git clone --depth 1 --no-tags https://github.com/andrewanyu/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709601770
git clone --depth 1 --no-tags https://github.com/michellavezzo/sap-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709461872
git clone --depth 1 --no-tags https://github.com/rishabh4749/SequenceDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714212781
git clone --depth 1 --no-tags https://github.com/penadavid/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705570338
git clone --depth 1 --no-tags https://github.com/EduardoFriesen/proyectoPrueba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713913411
git clone --depth 1 --no-tags https://github.com/oga-engineering/codma_fyp_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712363894
git clone --depth 1 --no-tags https://github.com/bumjoooon/connection_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714999560
git clone --depth 1 --no-tags https://github.com/suryal30103/FFVDD-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708808990
git clone --depth 1 --no-tags https://github.com/agcoda/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708216295
git clone --depth 1 --no-tags https://github.com/sauye2/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701720962
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-kronos-k2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024583
git clone --depth 1 --no-tags https://github.com/avaneeshreddy20/axi_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702708102
git clone --depth 1 --no-tags https://github.com/jigyasasingh14/System-Verilog-by-Jigyasa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704555352
git clone --depth 1 --no-tags https://github.com/Aschwiesow/Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705336748
git clone --depth 1 --no-tags https://github.com/isharadilshanra/RiscV-singlecycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705493195
git clone --depth 1 --no-tags https://github.com/Vincenzo0709/Progetto_ES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706683759
git clone --depth 1 --no-tags https://github.com/Shripriya-DK/Systemverilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707129863
git clone --depth 1 --no-tags https://github.com/SamirFrancoHerrera/ProcesadorMonociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707753791
git clone --depth 1 --no-tags https://github.com/miggleliu/SV_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708497643
git clone --depth 1 --no-tags https://github.com/snevindsouza/Adder_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700627941
git clone --depth 1 --no-tags https://github.com/K1rC0ff/Stream_arbiter_QoS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702188387
git clone --depth 1 --no-tags https://github.com/CroosJJSE/UART_Serial_Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702375210
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/altera_univeristy_program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708188538
git clone --depth 1 --no-tags https://github.com/theloni-monk/Bespoke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714786458
git clone --depth 1 --no-tags https://github.com/Harsha642/Four-Port-Switch-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714872629
git clone --depth 1 --no-tags https://github.com/skudlur/bfloat-accel-tt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701765121
git clone --depth 1 --no-tags https://github.com/helcsnewsxd/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704999289
git clone --depth 1 --no-tags https://github.com/tyedwards37/Frequency-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705129341
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/verilog_dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702745306
git clone --depth 1 --no-tags https://github.com/MiIIIa-coder/FPGA-yadro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714591101
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710780888
git clone --depth 1 --no-tags https://github.com/ismartsid/Systolic_Arrays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708942200
git clone --depth 1 --no-tags https://github.com/gitkiller1024/uvm-1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710853754
git clone --depth 1 --no-tags https://github.com/Khaled-taher/AES_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701889227
git clone --depth 1 --no-tags https://github.com/stphnVi/vsm_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710940517
git clone --depth 1 --no-tags https://github.com/apmaso/560_assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707572201
git clone --depth 1 --no-tags https://github.com/victorcj18/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709012896
git clone --depth 1 --no-tags https://github.com/suseokk/testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713746449
git clone --depth 1 --no-tags https://github.com/Randallv07/Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712079433
git clone --depth 1 --no-tags https://github.com/Soleiman-Manteghi/SDF_HLS_Component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705173091
git clone --depth 1 --no-tags https://github.com/imedina04/portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705912053
git clone --depth 1 --no-tags https://github.com/althaafsn/Shared-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714394036
git clone --depth 1 --no-tags https://github.com/Henrik07/Temalabor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704471967
git clone --depth 1 --no-tags https://github.com/MaddieVorhies/ELC5396_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700123091
git clone --depth 1 --no-tags https://github.com/fractal161/frito.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713157056
git clone --depth 1 --no-tags https://github.com/Jierark/EncryptED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706808495
git clone --depth 1 --no-tags https://github.com/AshwinKTyagi/TinyChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714834836
git clone --depth 1 --no-tags https://github.com/Abdul-muheet-ghani/VGA-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702004041
git clone --depth 1 --no-tags https://github.com/JunzeLi1/simon-says-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701103937
git clone --depth 1 --no-tags https://github.com/madhujithu/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704115941
git clone --depth 1 --no-tags https://github.com/Amruthab12/demo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703707150
git clone --depth 1 --no-tags https://github.com/SoHam-56/CPUriscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707254850
git clone --depth 1 --no-tags https://github.com/MinotiKarkhanis/Digital-Design-and-Verif-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709577872
git clone --depth 1 --no-tags https://github.com/janinduleelananda/Pulpissimo-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700413652
git clone --depth 1 --no-tags https://github.com/Xinyan2020/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700616841
git clone --depth 1 --no-tags https://github.com/manjeet-singh-048/Switch_design_verification_using_System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702836078
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-kronos-k1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703027314
git clone --depth 1 --no-tags https://github.com/bienkuba/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706287529
git clone --depth 1 --no-tags https://github.com/swapnilanand123/UART-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710617304
git clone --depth 1 --no-tags https://github.com/EduardoFriesen/ProyectoArqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713596302
git clone --depth 1 --no-tags https://github.com/Bm1997-dev/github_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710233852
git clone --depth 1 --no-tags https://github.com/nguyendaithien/PULPISSIMO_EDABK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712710075
git clone --depth 1 --no-tags https://github.com/HarveyBridge/uvm_sv_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714323373
git clone --depth 1 --no-tags https://github.com/audreygao/Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715150277
git clone --depth 1 --no-tags https://github.com/ramonwirsch/flopoco-operators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715085239
git clone --depth 1 --no-tags https://github.com/asinghani/tinyscanchain-tt05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714172715
git clone --depth 1 --no-tags https://github.com/subhamball/CORDIC-With-16-Stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706373783
