Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8baa361292984118960a748ab216f231 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.jump_alu
Compiling module xil_defaultlib.branch_alu
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_dst_mux
Compiling module xil_defaultlib.alu_src_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.forward_mux
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.result_mux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.mem_to_reg_mux
Compiling module xil_defaultlib.BIT_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
