
hello_kasmpcb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074c0  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08007758  08007758  00017758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007968  08007968  00017968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007970  08007970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007974  08007974  00017974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  24000000  08007978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002058  24000018  0800798c  00020018  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24002070  0800798c  00022070  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014adc  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002339  00000000  00000000  00034b61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000fb8  00000000  00000000  00036ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000c59  00000000  00000000  00037e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00036e73  00000000  00000000  00038ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00013d18  00000000  00000000  0006f924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00163791  00000000  00000000  0008363c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000044b4  00000000  00000000  001e6dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  001eb284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000018 	.word	0x24000018
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007740 	.word	0x08007740

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400001c 	.word	0x2400001c
 80002d4:	08007740 	.word	0x08007740

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 fd12 	bl	8001000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f828 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f000 f9cc 	bl	800097c <MX_GPIO_Init>
  MX_UART4_Init();
 80005e4:	f000 f97e 	bl	80008e4 <MX_UART4_Init>
  MX_TIM1_Init();
 80005e8:	f000 f8d0 	bl	800078c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80005ec:	480c      	ldr	r0, [pc, #48]	; (8000620 <main+0x4c>)
 80005ee:	f003 ff23 	bl	8004438 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Start PWM generation on timer 1, channel 1
 80005f2:	2100      	movs	r1, #0
 80005f4:	480a      	ldr	r0, [pc, #40]	; (8000620 <main+0x4c>)
 80005f6:	f003 fff9 	bl	80045ec <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(TMR_1_1_PH_GPIO_Port, TMR_1_1_PH_Pin, GPIO_PIN_SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	2101      	movs	r1, #1
 80005fe:	4809      	ldr	r0, [pc, #36]	; (8000624 <main+0x50>)
 8000600:	f001 f85c 	bl	80016bc <HAL_GPIO_WritePin>
  gen_sine();
 8000604:	f000 faf4 	bl	8000bf0 <gen_sine>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(ctrl_tmr_expired == TRUE) control_update(ref);
 8000608:	4b07      	ldr	r3, [pc, #28]	; (8000628 <main+0x54>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b01      	cmp	r3, #1
 800060e:	d1fb      	bne.n	8000608 <main+0x34>
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <main+0x58>)
 8000612:	ed93 7b00 	vldr	d7, [r3]
 8000616:	eeb0 0b47 	vmov.f64	d0, d7
 800061a:	f000 fa65 	bl	8000ae8 <control_update>
 800061e:	e7f3      	b.n	8000608 <main+0x34>
 8000620:	24000034 	.word	0x24000034
 8000624:	58021000 	.word	0x58021000
 8000628:	24000114 	.word	0x24000114
 800062c:	24000118 	.word	0x24000118

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b09e      	sub	sp, #120	; 0x78
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800063a:	224c      	movs	r2, #76	; 0x4c
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f006 fa64 	bl	8006b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2220      	movs	r2, #32
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f006 fa5d 	bl	8006b0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000652:	2002      	movs	r0, #2
 8000654:	f001 f84c 	bl	80016f0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	4b48      	ldr	r3, [pc, #288]	; (8000780 <SystemClock_Config+0x150>)
 800065e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000660:	4a47      	ldr	r2, [pc, #284]	; (8000780 <SystemClock_Config+0x150>)
 8000662:	f023 0301 	bic.w	r3, r3, #1
 8000666:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000668:	4b45      	ldr	r3, [pc, #276]	; (8000780 <SystemClock_Config+0x150>)
 800066a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800066c:	f003 0301 	and.w	r3, r3, #1
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	4b44      	ldr	r3, [pc, #272]	; (8000784 <SystemClock_Config+0x154>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	4a43      	ldr	r2, [pc, #268]	; (8000784 <SystemClock_Config+0x154>)
 8000678:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800067c:	6193      	str	r3, [r2, #24]
 800067e:	4b41      	ldr	r3, [pc, #260]	; (8000784 <SystemClock_Config+0x154>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800068a:	bf00      	nop
 800068c:	4b3d      	ldr	r3, [pc, #244]	; (8000784 <SystemClock_Config+0x154>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000694:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000698:	d1f8      	bne.n	800068c <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800069a:	4b3b      	ldr	r3, [pc, #236]	; (8000788 <SystemClock_Config+0x158>)
 800069c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006a0:	4a39      	ldr	r2, [pc, #228]	; (8000788 <SystemClock_Config+0x158>)
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80006aa:	4b37      	ldr	r3, [pc, #220]	; (8000788 <SystemClock_Config+0x158>)
 80006ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006b0:	f003 0302 	and.w	r3, r3, #2
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80006b8:	2300      	movs	r3, #0
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	4b31      	ldr	r3, [pc, #196]	; (8000784 <SystemClock_Config+0x154>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a30      	ldr	r2, [pc, #192]	; (8000784 <SystemClock_Config+0x154>)
 80006c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b2e      	ldr	r3, [pc, #184]	; (8000784 <SystemClock_Config+0x154>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d0:	603b      	str	r3, [r7, #0]
 80006d2:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <SystemClock_Config+0x150>)
 80006d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d6:	4a2a      	ldr	r2, [pc, #168]	; (8000780 <SystemClock_Config+0x150>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80006de:	4b28      	ldr	r3, [pc, #160]	; (8000780 <SystemClock_Config+0x150>)
 80006e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	603b      	str	r3, [r7, #0]
 80006e8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006ea:	bf00      	nop
 80006ec:	4b25      	ldr	r3, [pc, #148]	; (8000784 <SystemClock_Config+0x154>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006f8:	d1f8      	bne.n	80006ec <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fa:	2301      	movs	r3, #1
 80006fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000702:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000704:	2302      	movs	r3, #2
 8000706:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000708:	2302      	movs	r3, #2
 800070a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 2;
 800070c:	2302      	movs	r3, #2
 800070e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000710:	2350      	movs	r3, #80	; 0x50
 8000712:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000714:	2302      	movs	r3, #2
 8000716:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000718:	2302      	movs	r3, #2
 800071a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 800071c:	2302      	movs	r3, #2
 800071e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000720:	230c      	movs	r3, #12
 8000722:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000724:	2300      	movs	r3, #0
 8000726:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000728:	2300      	movs	r3, #0
 800072a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000730:	4618      	mov	r0, r3
 8000732:	f001 f817 	bl	8001764 <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x110>
  {
    Error_Handler();
 800073c:	f000 fa8e 	bl	8000c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	233f      	movs	r3, #63	; 0x3f
 8000742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000744:	2303      	movs	r3, #3
 8000746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800074c:	2308      	movs	r3, #8
 800074e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000750:	2340      	movs	r3, #64	; 0x40
 8000752:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000754:	2340      	movs	r3, #64	; 0x40
 8000756:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800075e:	2340      	movs	r3, #64	; 0x40
 8000760:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000762:	f107 030c 	add.w	r3, r7, #12
 8000766:	2104      	movs	r1, #4
 8000768:	4618      	mov	r0, r3
 800076a:	f001 fc55 	bl	8002018 <HAL_RCC_ClockConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0x148>
  {
    Error_Handler();
 8000774:	f000 fa72 	bl	8000c5c <Error_Handler>
  }
}
 8000778:	bf00      	nop
 800077a:	3778      	adds	r7, #120	; 0x78
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	58000400 	.word	0x58000400
 8000784:	58024800 	.word	0x58024800
 8000788:	58024400 	.word	0x58024400

0800078c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b09a      	sub	sp, #104	; 0x68
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000792:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
 80007bc:	615a      	str	r2, [r3, #20]
 80007be:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	222c      	movs	r2, #44	; 0x2c
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f006 f9a0 	bl	8006b0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007cc:	4b43      	ldr	r3, [pc, #268]	; (80008dc <MX_TIM1_Init+0x150>)
 80007ce:	4a44      	ldr	r2, [pc, #272]	; (80008e0 <MX_TIM1_Init+0x154>)
 80007d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80007d2:	4b42      	ldr	r3, [pc, #264]	; (80008dc <MX_TIM1_Init+0x150>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d8:	4b40      	ldr	r3, [pc, #256]	; (80008dc <MX_TIM1_Init+0x150>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24000-1;
 80007de:	4b3f      	ldr	r3, [pc, #252]	; (80008dc <MX_TIM1_Init+0x150>)
 80007e0:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 80007e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e6:	4b3d      	ldr	r3, [pc, #244]	; (80008dc <MX_TIM1_Init+0x150>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007ec:	4b3b      	ldr	r3, [pc, #236]	; (80008dc <MX_TIM1_Init+0x150>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007f2:	4b3a      	ldr	r3, [pc, #232]	; (80008dc <MX_TIM1_Init+0x150>)
 80007f4:	2280      	movs	r2, #128	; 0x80
 80007f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007f8:	4838      	ldr	r0, [pc, #224]	; (80008dc <MX_TIM1_Init+0x150>)
 80007fa:	f003 fdc5 	bl	8004388 <HAL_TIM_Base_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000804:	f000 fa2a 	bl	8000c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800080c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800080e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000812:	4619      	mov	r1, r3
 8000814:	4831      	ldr	r0, [pc, #196]	; (80008dc <MX_TIM1_Init+0x150>)
 8000816:	f004 fa13 	bl	8004c40 <HAL_TIM_ConfigClockSource>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000820:	f000 fa1c 	bl	8000c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000824:	482d      	ldr	r0, [pc, #180]	; (80008dc <MX_TIM1_Init+0x150>)
 8000826:	f003 fe7f 	bl	8004528 <HAL_TIM_PWM_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000830:	f000 fa14 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000834:	2300      	movs	r3, #0
 8000836:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000838:	2300      	movs	r3, #0
 800083a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000840:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000844:	4619      	mov	r1, r3
 8000846:	4825      	ldr	r0, [pc, #148]	; (80008dc <MX_TIM1_Init+0x150>)
 8000848:	f004 ff5a 	bl	8005700 <HAL_TIMEx_MasterConfigSynchronization>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000852:	f000 fa03 	bl	8000c5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000856:	2360      	movs	r3, #96	; 0x60
 8000858:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800085e:	2300      	movs	r3, #0
 8000860:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000862:	2300      	movs	r3, #0
 8000864:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000866:	2300      	movs	r3, #0
 8000868:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800086a:	2300      	movs	r3, #0
 800086c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800086e:	2300      	movs	r3, #0
 8000870:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000872:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000876:	2200      	movs	r2, #0
 8000878:	4619      	mov	r1, r3
 800087a:	4818      	ldr	r0, [pc, #96]	; (80008dc <MX_TIM1_Init+0x150>)
 800087c:	f004 f8cc 	bl	8004a18 <HAL_TIM_PWM_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000886:	f000 f9e9 	bl	8000c5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800089e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	4619      	mov	r1, r3
 80008be:	4807      	ldr	r0, [pc, #28]	; (80008dc <MX_TIM1_Init+0x150>)
 80008c0:	f004 ffac 	bl	800581c <HAL_TIMEx_ConfigBreakDeadTime>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80008ca:	f000 f9c7 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008ce:	4803      	ldr	r0, [pc, #12]	; (80008dc <MX_TIM1_Init+0x150>)
 80008d0:	f000 fa0c 	bl	8000cec <HAL_TIM_MspPostInit>

}
 80008d4:	bf00      	nop
 80008d6:	3768      	adds	r7, #104	; 0x68
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	24000034 	.word	0x24000034
 80008e0:	40010000 	.word	0x40010000

080008e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80008e8:	4b22      	ldr	r3, [pc, #136]	; (8000974 <MX_UART4_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	; (8000978 <MX_UART4_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80008ee:	4b21      	ldr	r3, [pc, #132]	; (8000974 <MX_UART4_Init+0x90>)
 80008f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	; (8000974 <MX_UART4_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	; (8000974 <MX_UART4_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <MX_UART4_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	; (8000974 <MX_UART4_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	; (8000974 <MX_UART4_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <MX_UART4_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	; (8000974 <MX_UART4_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <MX_UART4_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	; (8000974 <MX_UART4_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	; (8000974 <MX_UART4_Init+0x90>)
 800092e:	f005 f811 	bl	8005954 <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 f990 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	; (8000974 <MX_UART4_Init+0x90>)
 8000940:	f006 f819 	bl	8006976 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 f987 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	; (8000974 <MX_UART4_Init+0x90>)
 8000952:	f006 f84e 	bl	80069f2 <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 f97e 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	; (8000974 <MX_UART4_Init+0x90>)
 8000962:	f005 ffcf 	bl	8006904 <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 f976 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	24000080 	.word	0x24000080
 8000978:	40004c00 	.word	0x40004c00

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	; 0x28
 8000980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000992:	4b29      	ldr	r3, [pc, #164]	; (8000a38 <MX_GPIO_Init+0xbc>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000998:	4a27      	ldr	r2, [pc, #156]	; (8000a38 <MX_GPIO_Init+0xbc>)
 800099a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800099e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009a2:	4b25      	ldr	r3, [pc, #148]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ac:	613b      	str	r3, [r7, #16]
 80009ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b21      	ldr	r3, [pc, #132]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b6:	4a20      	ldr	r2, [pc, #128]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009c0:	4b1d      	ldr	r3, [pc, #116]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009ce:	4b1a      	ldr	r3, [pc, #104]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d4:	4a18      	ldr	r2, [pc, #96]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009d6:	f043 0310 	orr.w	r3, r3, #16
 80009da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009de:	4b16      	ldr	r3, [pc, #88]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e4:	f003 0310 	and.w	r3, r3, #16
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f2:	4a11      	ldr	r2, [pc, #68]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009fc:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <MX_GPIO_Init+0xbc>)
 80009fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TMR_1_1_PH_GPIO_Port, TMR_1_1_PH_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	480b      	ldr	r0, [pc, #44]	; (8000a3c <MX_GPIO_Init+0xc0>)
 8000a10:	f000 fe54 	bl	80016bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TMR_1_1_PH_Pin */
  GPIO_InitStruct.Pin = TMR_1_1_PH_Pin;
 8000a14:	2301      	movs	r3, #1
 8000a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TMR_1_1_PH_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4804      	ldr	r0, [pc, #16]	; (8000a3c <MX_GPIO_Init+0xc0>)
 8000a2c:	f000 fc96 	bl	800135c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a30:	bf00      	nop
 8000a32:	3728      	adds	r7, #40	; 0x28
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	58024400 	.word	0x58024400
 8000a3c:	58021000 	.word	0x58021000

08000a40 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b087      	sub	sp, #28
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	static int i = 0;  // index for actuator update
	static int t = 0; // variable to track time
	const int period = 10; // number of timer rollovers between updates
 8000a48:	230a      	movs	r3, #10
 8000a4a:	617b      	str	r3, [r7, #20]
	const double step = 0.3;// max step size in volts
 8000a4c:	a324      	add	r3, pc, #144	; (adr r3, 8000ae0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a52:	e9c7 2302 	strd	r2, r3, [r7, #8]


    if (htim==&htim1){
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a1b      	ldr	r2, [pc, #108]	; (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d12d      	bne.n	8000aba <HAL_TIM_PeriodElapsedCallback+0x7a>
    	t+=1;
 8000a5e:	4b1b      	ldr	r3, [pc, #108]	; (8000acc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	3301      	adds	r3, #1
 8000a64:	4a19      	ldr	r2, [pc, #100]	; (8000acc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a66:	6013      	str	r3, [r2, #0]
    	if(t%period == 0)
 8000a68:	4b18      	ldr	r3, [pc, #96]	; (8000acc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	fb93 f2f2 	sdiv	r2, r3, r2
 8000a72:	6979      	ldr	r1, [r7, #20]
 8000a74:	fb01 f202 	mul.w	r2, r1, r2
 8000a78:	1a9b      	subs	r3, r3, r2
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d11d      	bne.n	8000aba <HAL_TIM_PeriodElapsedCallback+0x7a>
    	{
    		if(i>=SIN_PERIOD) i = 0;
 8000a7e:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a86:	db02      	blt.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0x4e>
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
    		//update the output
    		ref = sine_vals[i]*step;
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000a94:	00db      	lsls	r3, r3, #3
 8000a96:	4413      	add	r3, r2
 8000a98:	ed93 6b00 	vldr	d6, [r3]
 8000a9c:	ed97 7b02 	vldr	d7, [r7, #8]
 8000aa0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000aa6:	ed83 7b00 	vstr	d7, [r3]
			// inform main that the actuators need an update
    		i+=1;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	4a07      	ldr	r2, [pc, #28]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ab2:	6013      	str	r3, [r2, #0]
			ctrl_tmr_expired = TRUE;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	701a      	strb	r2, [r3, #0]
    	}
	}

}
 8000aba:	bf00      	nop
 8000abc:	371c      	adds	r7, #28
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	24000034 	.word	0x24000034
 8000acc:	24002060 	.word	0x24002060
 8000ad0:	24002064 	.word	0x24002064
 8000ad4:	24000120 	.word	0x24000120
 8000ad8:	24000118 	.word	0x24000118
 8000adc:	24000114 	.word	0x24000114
 8000ae0:	33333333 	.word	0x33333333
 8000ae4:	3fd33333 	.word	0x3fd33333

08000ae8 <control_update>:

static void control_update(double ref)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	ed87 0b00 	vstr	d0, [r7]
	// sign bit of the command fed to phase input on the h-bridge
	static int phase=GPIO_PIN_SET;
	int new_phase = {0};
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
	static uint16_t dutycycle=0;
	uint16_t new_dc;
	double absref = 0;
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	f04f 0300 	mov.w	r3, #0
 8000afe:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// indicate interrupt operation
//	HAL_GPIO_TogglePin(UPDATE_GPIO_Port, UPDATE_Pin);

	// set the sign of the move (phase)
	if(ref < 0){
 8000b02:	ed97 7b00 	vldr	d7, [r7]
 8000b06:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b0e:	d503      	bpl.n	8000b18 <control_update+0x30>
		phase = GPIO_PIN_RESET; // reverse direction
 8000b10:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <control_update+0x98>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	e002      	b.n	8000b1e <control_update+0x36>
	} else {
		phase = GPIO_PIN_SET; //forward direction
 8000b18:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <control_update+0x98>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
	}
	// update the phase if it has changed
//	if(new_phase != phase){
		HAL_GPIO_WritePin(TMR_1_1_PH_GPIO_Port, TMR_1_1_PH_Pin, phase);
 8000b1e:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <control_update+0x98>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	461a      	mov	r2, r3
 8000b26:	2101      	movs	r1, #1
 8000b28:	4816      	ldr	r0, [pc, #88]	; (8000b84 <control_update+0x9c>)
 8000b2a:	f000 fdc7 	bl	80016bc <HAL_GPIO_WritePin>
//	}

	// calculate the dutycycle
	absref = fabs(ref); // duty cycle must be positive
 8000b2e:	ed97 7b00 	vldr	d7, [r7]
 8000b32:	eeb0 7bc7 	vabs.f64	d7, d7
 8000b36:	ed87 7b04 	vstr	d7, [r7, #16]
	new_dc = calc_dutycycle(absref,VSS);
 8000b3a:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8000b78 <control_update+0x90>
 8000b3e:	eeb0 1b47 	vmov.f64	d1, d7
 8000b42:	ed97 0b04 	vldr	d0, [r7, #16]
 8000b46:	f000 f827 	bl	8000b98 <calc_dutycycle>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	81fb      	strh	r3, [r7, #14]
	// if new dutycycle is different than the old dutycycle
	if(new_dc != dutycycle){
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <control_update+0xa0>)
 8000b50:	881b      	ldrh	r3, [r3, #0]
 8000b52:	89fa      	ldrh	r2, [r7, #14]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d006      	beq.n	8000b66 <control_update+0x7e>
		// then save new dutycycle
		dutycycle = new_dc;
 8000b58:	4a0b      	ldr	r2, [pc, #44]	; (8000b88 <control_update+0xa0>)
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	8013      	strh	r3, [r2, #0]
		//set the new timer dutycycle register
		TIM1->CCR1 = dutycycle;
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <control_update+0xa0>)
 8000b60:	881a      	ldrh	r2, [r3, #0]
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <control_update+0xa4>)
 8000b64:	635a      	str	r2, [r3, #52]	; 0x34
	}

	// reset timer flag
	ctrl_tmr_expired = FALSE;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <control_update+0xa8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
}
 8000b6c:	bf00      	nop
 8000b6e:	3720      	adds	r7, #32
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	f3af 8000 	nop.w
 8000b78:	cccccccd 	.word	0xcccccccd
 8000b7c:	3ffccccc 	.word	0x3ffccccc
 8000b80:	24000000 	.word	0x24000000
 8000b84:	58021000 	.word	0x58021000
 8000b88:	24002068 	.word	0x24002068
 8000b8c:	40010000 	.word	0x40010000
 8000b90:	24000114 	.word	0x24000114
 8000b94:	00000000 	.word	0x00000000

08000b98 <calc_dutycycle>:

static uint16_t calc_dutycycle(double cmd, double vss)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b087      	sub	sp, #28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000ba2:	ed87 1b00 	vstr	d1, [r7]
	//	@ param cmd command voltage
	//	@ param vss supply voltage
	//	@ return dutycycle

	// duty cycle variable
	uint16_t dc={0};
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	82fb      	strh	r3, [r7, #22]

	dc = (uint16_t)(cmd/vss * (double)PERIOD);
 8000baa:	ed97 5b02 	vldr	d5, [r7, #8]
 8000bae:	ed97 6b00 	vldr	d6, [r7]
 8000bb2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000bb6:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8000be8 <calc_dutycycle+0x50>
 8000bba:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bbe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000bc2:	ee17 3a90 	vmov	r3, s15
 8000bc6:	82fb      	strh	r3, [r7, #22]
	// keep the dutycycle within the period of the PWM signal
	if(dc>PERIOD) dc = PERIOD;
 8000bc8:	8afb      	ldrh	r3, [r7, #22]
 8000bca:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d902      	bls.n	8000bd8 <calc_dutycycle+0x40>
 8000bd2:	f645 53bf 	movw	r3, #23999	; 0x5dbf
 8000bd6:	82fb      	strh	r3, [r7, #22]

	return dc;
 8000bd8:	8afb      	ldrh	r3, [r7, #22]
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	371c      	adds	r7, #28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	00000000 	.word	0x00000000
 8000bec:	40d76fc0 	.word	0x40d76fc0

08000bf0 <gen_sine>:

static void gen_sine(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
	int i = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
	double scale = TWO_PI/SIN_PERIOD;
 8000bfa:	a316      	add	r3, pc, #88	; (adr r3, 8000c54 <gen_sine+0x64>)
 8000bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c00:	e9c7 2300 	strd	r2, r3, [r7]
	for(i=0; i<SIN_PERIOD; i++ )
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	e017      	b.n	8000c3a <gen_sine+0x4a>
	{
		sine_vals[i] = sin(i*scale);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	ee07 3a90 	vmov	s15, r3
 8000c10:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c14:	ed97 7b00 	vldr	d7, [r7]
 8000c18:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000c1c:	eeb0 0b47 	vmov.f64	d0, d7
 8000c20:	f005 ffa2 	bl	8006b68 <sin>
 8000c24:	eeb0 7b40 	vmov.f64	d7, d0
 8000c28:	4a09      	ldr	r2, [pc, #36]	; (8000c50 <gen_sine+0x60>)
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	4413      	add	r3, r2
 8000c30:	ed83 7b00 	vstr	d7, [r3]
	for(i=0; i<SIN_PERIOD; i++ )
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	3301      	adds	r3, #1
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c40:	dbe3      	blt.n	8000c0a <gen_sine+0x1a>
	}
}
 8000c42:	bf00      	nop
 8000c44:	bf00      	nop
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	f3af 8000 	nop.w
 8000c50:	24000120 	.word	0x24000120
 8000c54:	b68b71c3 	.word	0xb68b71c3
 8000c58:	3f79bc65 	.word	0x3f79bc65

08000c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c60:	b672      	cpsid	i
}
 8000c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <Error_Handler+0x8>
	...

08000c68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <HAL_MspInit+0x30>)
 8000c70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c74:	4a08      	ldr	r2, [pc, #32]	; (8000c98 <HAL_MspInit+0x30>)
 8000c76:	f043 0302 	orr.w	r3, r3, #2
 8000c7a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_MspInit+0x30>)
 8000c80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	58024400 	.word	0x58024400

08000c9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0e      	ldr	r2, [pc, #56]	; (8000ce4 <HAL_TIM_Base_MspInit+0x48>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d116      	bne.n	8000cdc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8000cb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000cb4:	4a0c      	ldr	r2, [pc, #48]	; (8000ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8000cc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	60fb      	str	r3, [r7, #12]
 8000cca:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	2019      	movs	r0, #25
 8000cd2:	f000 fb0e 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000cd6:	2019      	movs	r0, #25
 8000cd8:	f000 fb25 	bl	8001326 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40010000 	.word	0x40010000
 8000ce8:	58024400 	.word	0x58024400

08000cec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 030c 	add.w	r3, r7, #12
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a13      	ldr	r2, [pc, #76]	; (8000d58 <HAL_TIM_MspPostInit+0x6c>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d11f      	bne.n	8000d4e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d0e:	4b13      	ldr	r3, [pc, #76]	; (8000d5c <HAL_TIM_MspPostInit+0x70>)
 8000d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d14:	4a11      	ldr	r2, [pc, #68]	; (8000d5c <HAL_TIM_MspPostInit+0x70>)
 8000d16:	f043 0310 	orr.w	r3, r3, #16
 8000d1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d1e:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <HAL_TIM_MspPostInit+0x70>)
 8000d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d24:	f003 0310 	and.w	r3, r3, #16
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d32:	2302      	movs	r3, #2
 8000d34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	; (8000d60 <HAL_TIM_MspPostInit+0x74>)
 8000d4a:	f000 fb07 	bl	800135c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000d4e:	bf00      	nop
 8000d50:	3720      	adds	r7, #32
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40010000 	.word	0x40010000
 8000d5c:	58024400 	.word	0x58024400
 8000d60:	58021000 	.word	0x58021000

08000d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b0ba      	sub	sp, #232	; 0xe8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]
 8000d78:	60da      	str	r2, [r3, #12]
 8000d7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	22c0      	movs	r2, #192	; 0xc0
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f005 fec1 	bl	8006b0c <memset>
  if(huart->Instance==UART4)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a26      	ldr	r2, [pc, #152]	; (8000e28 <HAL_UART_MspInit+0xc4>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d145      	bne.n	8000e20 <HAL_UART_MspInit+0xbc>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000d94:	f04f 0202 	mov.w	r2, #2
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	4618      	mov	r0, r3
 8000dac:	f001 fcc0 	bl	8002730 <HAL_RCCEx_PeriphCLKConfig>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000db6:	f7ff ff51 	bl	8000c5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000dba:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dc0:	4a1a      	ldr	r2, [pc, #104]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000dc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000dc6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000dca:	4b18      	ldr	r3, [pc, #96]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dde:	4a13      	ldr	r2, [pc, #76]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000de8:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <HAL_UART_MspInit+0xc8>)
 8000dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000df6:	2303      	movs	r3, #3
 8000df8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e0e:	2308      	movs	r3, #8
 8000e10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4805      	ldr	r0, [pc, #20]	; (8000e30 <HAL_UART_MspInit+0xcc>)
 8000e1c:	f000 fa9e 	bl	800135c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000e20:	bf00      	nop
 8000e22:	37e8      	adds	r7, #232	; 0xe8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40004c00 	.word	0x40004c00
 8000e2c:	58024400 	.word	0x58024400
 8000e30:	58020000 	.word	0x58020000

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	e7fe      	b.n	8000e38 <NMI_Handler+0x4>

08000e3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3e:	e7fe      	b.n	8000e3e <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <MemManage_Handler+0x4>

08000e46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <BusFault_Handler+0x4>

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <UsageFault_Handler+0x4>

08000e52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e80:	f000 f930 	bl	80010e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <TIM1_UP_IRQHandler+0x10>)
 8000e8e:	f003 fcbb 	bl	8004808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	24000034 	.word	0x24000034

08000e9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ea0:	4b37      	ldr	r3, [pc, #220]	; (8000f80 <SystemInit+0xe4>)
 8000ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ea6:	4a36      	ldr	r2, [pc, #216]	; (8000f80 <SystemInit+0xe4>)
 8000ea8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000eac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eb0:	4b34      	ldr	r3, [pc, #208]	; (8000f84 <SystemInit+0xe8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f003 030f 	and.w	r3, r3, #15
 8000eb8:	2b06      	cmp	r3, #6
 8000eba:	d807      	bhi.n	8000ecc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ebc:	4b31      	ldr	r3, [pc, #196]	; (8000f84 <SystemInit+0xe8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f023 030f 	bic.w	r3, r3, #15
 8000ec4:	4a2f      	ldr	r2, [pc, #188]	; (8000f84 <SystemInit+0xe8>)
 8000ec6:	f043 0307 	orr.w	r3, r3, #7
 8000eca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ecc:	4b2e      	ldr	r3, [pc, #184]	; (8000f88 <SystemInit+0xec>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a2d      	ldr	r2, [pc, #180]	; (8000f88 <SystemInit+0xec>)
 8000ed2:	f043 0301 	orr.w	r3, r3, #1
 8000ed6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ed8:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <SystemInit+0xec>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ede:	4b2a      	ldr	r3, [pc, #168]	; (8000f88 <SystemInit+0xec>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	4929      	ldr	r1, [pc, #164]	; (8000f88 <SystemInit+0xec>)
 8000ee4:	4b29      	ldr	r3, [pc, #164]	; (8000f8c <SystemInit+0xf0>)
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eea:	4b26      	ldr	r3, [pc, #152]	; (8000f84 <SystemInit+0xe8>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0308 	and.w	r3, r3, #8
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d007      	beq.n	8000f06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ef6:	4b23      	ldr	r3, [pc, #140]	; (8000f84 <SystemInit+0xe8>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f023 030f 	bic.w	r3, r3, #15
 8000efe:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <SystemInit+0xe8>)
 8000f00:	f043 0307 	orr.w	r3, r3, #7
 8000f04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000f06:	4b20      	ldr	r3, [pc, #128]	; (8000f88 <SystemInit+0xec>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <SystemInit+0xec>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000f12:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <SystemInit+0xec>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <SystemInit+0xec>)
 8000f1a:	4a1d      	ldr	r2, [pc, #116]	; (8000f90 <SystemInit+0xf4>)
 8000f1c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <SystemInit+0xec>)
 8000f20:	4a1c      	ldr	r2, [pc, #112]	; (8000f94 <SystemInit+0xf8>)
 8000f22:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <SystemInit+0xec>)
 8000f26:	4a1c      	ldr	r2, [pc, #112]	; (8000f98 <SystemInit+0xfc>)
 8000f28:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <SystemInit+0xec>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000f30:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <SystemInit+0xec>)
 8000f32:	4a19      	ldr	r2, [pc, #100]	; (8000f98 <SystemInit+0xfc>)
 8000f34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <SystemInit+0xec>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <SystemInit+0xec>)
 8000f3e:	4a16      	ldr	r2, [pc, #88]	; (8000f98 <SystemInit+0xfc>)
 8000f40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <SystemInit+0xec>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <SystemInit+0xec>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	; (8000f88 <SystemInit+0xec>)
 8000f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f54:	4b0c      	ldr	r3, [pc, #48]	; (8000f88 <SystemInit+0xec>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f5a:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <SystemInit+0x100>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <SystemInit+0x104>)
 8000f60:	4013      	ands	r3, r2
 8000f62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000f66:	d202      	bcs.n	8000f6e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <SystemInit+0x108>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <SystemInit+0x10c>)
 8000f70:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000f74:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000ed00 	.word	0xe000ed00
 8000f84:	52002000 	.word	0x52002000
 8000f88:	58024400 	.word	0x58024400
 8000f8c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f90:	02020200 	.word	0x02020200
 8000f94:	01ff0000 	.word	0x01ff0000
 8000f98:	01010280 	.word	0x01010280
 8000f9c:	5c001000 	.word	0x5c001000
 8000fa0:	ffff0000 	.word	0xffff0000
 8000fa4:	51008108 	.word	0x51008108
 8000fa8:	52004000 	.word	0x52004000

08000fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000fac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fe4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fb0:	f7ff ff74 	bl	8000e9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb4:	480c      	ldr	r0, [pc, #48]	; (8000fe8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fb6:	490d      	ldr	r1, [pc, #52]	; (8000fec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fbc:	e002      	b.n	8000fc4 <LoopCopyDataInit>

08000fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fc2:	3304      	adds	r3, #4

08000fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc8:	d3f9      	bcc.n	8000fbe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fca:	4a0a      	ldr	r2, [pc, #40]	; (8000ff4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fcc:	4c0a      	ldr	r4, [pc, #40]	; (8000ff8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd0:	e001      	b.n	8000fd6 <LoopFillZerobss>

08000fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd4:	3204      	adds	r2, #4

08000fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd8:	d3fb      	bcc.n	8000fd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fda:	f005 fd9f 	bl	8006b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fde:	f7ff faf9 	bl	80005d4 <main>
  bx  lr
 8000fe2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fe4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000fe8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fec:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8000ff0:	08007978 	.word	0x08007978
  ldr r2, =_sbss
 8000ff4:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 8000ff8:	24002070 	.word	0x24002070

08000ffc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ffc:	e7fe      	b.n	8000ffc <ADC3_IRQHandler>
	...

08001000 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001006:	2003      	movs	r0, #3
 8001008:	f000 f968 	bl	80012dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800100c:	f001 f9ba 	bl	8002384 <HAL_RCC_GetSysClockFreq>
 8001010:	4602      	mov	r2, r0
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <HAL_Init+0x68>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	0a1b      	lsrs	r3, r3, #8
 8001018:	f003 030f 	and.w	r3, r3, #15
 800101c:	4913      	ldr	r1, [pc, #76]	; (800106c <HAL_Init+0x6c>)
 800101e:	5ccb      	ldrb	r3, [r1, r3]
 8001020:	f003 031f 	and.w	r3, r3, #31
 8001024:	fa22 f303 	lsr.w	r3, r2, r3
 8001028:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_Init+0x68>)
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	f003 030f 	and.w	r3, r3, #15
 8001032:	4a0e      	ldr	r2, [pc, #56]	; (800106c <HAL_Init+0x6c>)
 8001034:	5cd3      	ldrb	r3, [r2, r3]
 8001036:	f003 031f 	and.w	r3, r3, #31
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	fa22 f303 	lsr.w	r3, r2, r3
 8001040:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <HAL_Init+0x70>)
 8001042:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001044:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <HAL_Init+0x74>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800104a:	200f      	movs	r0, #15
 800104c:	f000 f814 	bl	8001078 <HAL_InitTick>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e002      	b.n	8001060 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800105a:	f7ff fe05 	bl	8000c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	58024400 	.word	0x58024400
 800106c:	08007758 	.word	0x08007758
 8001070:	24000008 	.word	0x24000008
 8001074:	24000004 	.word	0x24000004

08001078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001080:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_InitTick+0x60>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d101      	bne.n	800108c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e021      	b.n	80010d0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <HAL_InitTick+0x64>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_InitTick+0x60>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4619      	mov	r1, r3
 8001096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109a:	fbb3 f3f1 	udiv	r3, r3, r1
 800109e:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f94d 	bl	8001342 <HAL_SYSTICK_Config>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00e      	b.n	80010d0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b0f      	cmp	r3, #15
 80010b6:	d80a      	bhi.n	80010ce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b8:	2200      	movs	r2, #0
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010c0:	f000 f917 	bl	80012f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c4:	4a06      	ldr	r2, [pc, #24]	; (80010e0 <HAL_InitTick+0x68>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	24000010 	.word	0x24000010
 80010dc:	24000004 	.word	0x24000004
 80010e0:	2400000c 	.word	0x2400000c

080010e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x20>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_IncTick+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <HAL_IncTick+0x24>)
 80010f6:	6013      	str	r3, [r2, #0]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	24000010 	.word	0x24000010
 8001108:	2400206c 	.word	0x2400206c

0800110c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return uwTick;
 8001110:	4b03      	ldr	r3, [pc, #12]	; (8001120 <HAL_GetTick+0x14>)
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2400206c 	.word	0x2400206c

08001124 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <HAL_GetREVID+0x14>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	0c1b      	lsrs	r3, r3, #16
}
 800112e:	4618      	mov	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	5c001000 	.word	0x5c001000

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0b      	ldr	r3, [pc, #44]	; (800117c <__NVIC_SetPriorityGrouping+0x40>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001166:	4313      	orrs	r3, r2
 8001168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116a:	4a04      	ldr	r2, [pc, #16]	; (800117c <__NVIC_SetPriorityGrouping+0x40>)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	60d3      	str	r3, [r2, #12]
}
 8001170:	bf00      	nop
 8001172:	3714      	adds	r7, #20
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000ed00 	.word	0xe000ed00
 8001180:	05fa0000 	.word	0x05fa0000

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	; (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	490c      	ldr	r1, [pc, #48]	; (8001228 <__NVIC_SetPriority+0x4c>)
 80011f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4908      	ldr	r1, [pc, #32]	; (800122c <__NVIC_SetPriority+0x50>)
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	3b04      	subs	r3, #4
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	; 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43da      	mvns	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	401a      	ands	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43d9      	mvns	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	4313      	orrs	r3, r2
         );
}
 800128a:	4618      	mov	r0, r3
 800128c:	3724      	adds	r7, #36	; 0x24
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012a8:	d301      	bcc.n	80012ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00f      	b.n	80012ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ae:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <SysTick_Config+0x40>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b6:	210f      	movs	r1, #15
 80012b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012bc:	f7ff ff8e 	bl	80011dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SysTick_Config+0x40>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <SysTick_Config+0x40>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ff29 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001300:	f7ff ff40 	bl	8001184 <__NVIC_GetPriorityGrouping>
 8001304:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68b9      	ldr	r1, [r7, #8]
 800130a:	6978      	ldr	r0, [r7, #20]
 800130c:	f7ff ff90 	bl	8001230 <NVIC_EncodePriority>
 8001310:	4602      	mov	r2, r0
 8001312:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff5f 	bl	80011dc <__NVIC_SetPriority>
}
 800131e:	bf00      	nop
 8001320:	3718      	adds	r7, #24
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001330:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff33 	bl	80011a0 <__NVIC_EnableIRQ>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ffa4 	bl	8001298 <SysTick_Config>
 8001350:	4603      	mov	r3, r0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800135c:	b480      	push	{r7}
 800135e:	b089      	sub	sp, #36	; 0x24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001366:	2300      	movs	r3, #0
 8001368:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800136a:	4b89      	ldr	r3, [pc, #548]	; (8001590 <HAL_GPIO_Init+0x234>)
 800136c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800136e:	e194      	b.n	800169a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	2101      	movs	r1, #1
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	fa01 f303 	lsl.w	r3, r1, r3
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	2b00      	cmp	r3, #0
 8001384:	f000 8186 	beq.w	8001694 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b01      	cmp	r3, #1
 8001392:	d005      	beq.n	80013a0 <HAL_GPIO_Init+0x44>
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 0303 	and.w	r3, r3, #3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d130      	bne.n	8001402 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	2203      	movs	r2, #3
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68da      	ldr	r2, [r3, #12]
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013d6:	2201      	movs	r2, #1
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	091b      	lsrs	r3, r3, #4
 80013ec:	f003 0201 	and.w	r2, r3, #1
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 0303 	and.w	r3, r3, #3
 800140a:	2b03      	cmp	r3, #3
 800140c:	d017      	beq.n	800143e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	2203      	movs	r2, #3
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43db      	mvns	r3, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4013      	ands	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d123      	bne.n	8001492 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	08da      	lsrs	r2, r3, #3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3208      	adds	r2, #8
 8001452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	220f      	movs	r2, #15
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43db      	mvns	r3, r3
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	4013      	ands	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	08da      	lsrs	r2, r3, #3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3208      	adds	r2, #8
 800148c:	69b9      	ldr	r1, [r7, #24]
 800148e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	2203      	movs	r2, #3
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f003 0203 	and.w	r2, r3, #3
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 80e0 	beq.w	8001694 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d4:	4b2f      	ldr	r3, [pc, #188]	; (8001594 <HAL_GPIO_Init+0x238>)
 80014d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014da:	4a2e      	ldr	r2, [pc, #184]	; (8001594 <HAL_GPIO_Init+0x238>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80014e4:	4b2b      	ldr	r3, [pc, #172]	; (8001594 <HAL_GPIO_Init+0x238>)
 80014e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014f2:	4a29      	ldr	r2, [pc, #164]	; (8001598 <HAL_GPIO_Init+0x23c>)
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	089b      	lsrs	r3, r3, #2
 80014f8:	3302      	adds	r3, #2
 80014fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f003 0303 	and.w	r3, r3, #3
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	220f      	movs	r2, #15
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a20      	ldr	r2, [pc, #128]	; (800159c <HAL_GPIO_Init+0x240>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d052      	beq.n	80015c4 <HAL_GPIO_Init+0x268>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a1f      	ldr	r2, [pc, #124]	; (80015a0 <HAL_GPIO_Init+0x244>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d031      	beq.n	800158a <HAL_GPIO_Init+0x22e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <HAL_GPIO_Init+0x248>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d02b      	beq.n	8001586 <HAL_GPIO_Init+0x22a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a1d      	ldr	r2, [pc, #116]	; (80015a8 <HAL_GPIO_Init+0x24c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d025      	beq.n	8001582 <HAL_GPIO_Init+0x226>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a1c      	ldr	r2, [pc, #112]	; (80015ac <HAL_GPIO_Init+0x250>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d01f      	beq.n	800157e <HAL_GPIO_Init+0x222>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a1b      	ldr	r2, [pc, #108]	; (80015b0 <HAL_GPIO_Init+0x254>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d019      	beq.n	800157a <HAL_GPIO_Init+0x21e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1a      	ldr	r2, [pc, #104]	; (80015b4 <HAL_GPIO_Init+0x258>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d013      	beq.n	8001576 <HAL_GPIO_Init+0x21a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a19      	ldr	r2, [pc, #100]	; (80015b8 <HAL_GPIO_Init+0x25c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d00d      	beq.n	8001572 <HAL_GPIO_Init+0x216>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a18      	ldr	r2, [pc, #96]	; (80015bc <HAL_GPIO_Init+0x260>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d007      	beq.n	800156e <HAL_GPIO_Init+0x212>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <HAL_GPIO_Init+0x264>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d101      	bne.n	800156a <HAL_GPIO_Init+0x20e>
 8001566:	2309      	movs	r3, #9
 8001568:	e02d      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800156a:	230a      	movs	r3, #10
 800156c:	e02b      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800156e:	2308      	movs	r3, #8
 8001570:	e029      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 8001572:	2307      	movs	r3, #7
 8001574:	e027      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 8001576:	2306      	movs	r3, #6
 8001578:	e025      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800157a:	2305      	movs	r3, #5
 800157c:	e023      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800157e:	2304      	movs	r3, #4
 8001580:	e021      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 8001582:	2303      	movs	r3, #3
 8001584:	e01f      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 8001586:	2302      	movs	r3, #2
 8001588:	e01d      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800158a:	2301      	movs	r3, #1
 800158c:	e01b      	b.n	80015c6 <HAL_GPIO_Init+0x26a>
 800158e:	bf00      	nop
 8001590:	58000080 	.word	0x58000080
 8001594:	58024400 	.word	0x58024400
 8001598:	58000400 	.word	0x58000400
 800159c:	58020000 	.word	0x58020000
 80015a0:	58020400 	.word	0x58020400
 80015a4:	58020800 	.word	0x58020800
 80015a8:	58020c00 	.word	0x58020c00
 80015ac:	58021000 	.word	0x58021000
 80015b0:	58021400 	.word	0x58021400
 80015b4:	58021800 	.word	0x58021800
 80015b8:	58021c00 	.word	0x58021c00
 80015bc:	58022000 	.word	0x58022000
 80015c0:	58022400 	.word	0x58022400
 80015c4:	2300      	movs	r3, #0
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	f002 0203 	and.w	r2, r2, #3
 80015cc:	0092      	lsls	r2, r2, #2
 80015ce:	4093      	lsls	r3, r2
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015d6:	4938      	ldr	r1, [pc, #224]	; (80016b8 <HAL_GPIO_Init+0x35c>)
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	089b      	lsrs	r3, r3, #2
 80015dc:	3302      	adds	r3, #2
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	43db      	mvns	r3, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4013      	ands	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800160a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001612:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	43db      	mvns	r3, r3
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4013      	ands	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4313      	orrs	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001638:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4313      	orrs	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	43db      	mvns	r3, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4013      	ands	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	4313      	orrs	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	3301      	adds	r3, #1
 8001698:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	fa22 f303 	lsr.w	r3, r2, r3
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f47f ae63 	bne.w	8001370 <HAL_GPIO_Init+0x14>
  }
}
 80016aa:	bf00      	nop
 80016ac:	bf00      	nop
 80016ae:	3724      	adds	r7, #36	; 0x24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	58000400 	.word	0x58000400

080016bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	807b      	strh	r3, [r7, #2]
 80016c8:	4613      	mov	r3, r2
 80016ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016cc:	787b      	ldrb	r3, [r7, #1]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016d2:	887a      	ldrh	r2, [r7, #2]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016d8:	e003      	b.n	80016e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016da:	887b      	ldrh	r3, [r7, #2]
 80016dc:	041a      	lsls	r2, r3, #16
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	619a      	str	r2, [r3, #24]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
	...

080016f0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <HAL_PWREx_ConfigSupply+0x70>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b04      	cmp	r3, #4
 8001702:	d00a      	beq.n	800171a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001704:	4b16      	ldr	r3, [pc, #88]	; (8001760 <HAL_PWREx_ConfigSupply+0x70>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	429a      	cmp	r2, r3
 8001710:	d001      	beq.n	8001716 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e01f      	b.n	8001756 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001716:	2300      	movs	r3, #0
 8001718:	e01d      	b.n	8001756 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_PWREx_ConfigSupply+0x70>)
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f023 0207 	bic.w	r2, r3, #7
 8001722:	490f      	ldr	r1, [pc, #60]	; (8001760 <HAL_PWREx_ConfigSupply+0x70>)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4313      	orrs	r3, r2
 8001728:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800172a:	f7ff fcef 	bl	800110c <HAL_GetTick>
 800172e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001730:	e009      	b.n	8001746 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001732:	f7ff fceb 	bl	800110c <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001740:	d901      	bls.n	8001746 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e007      	b.n	8001756 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_PWREx_ConfigSupply+0x70>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800174e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001752:	d1ee      	bne.n	8001732 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	58024800 	.word	0x58024800

08001764 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08c      	sub	sp, #48	; 0x30
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d102      	bne.n	8001778 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	f000 bc48 	b.w	8002008 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 8088 	beq.w	8001896 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001786:	4b99      	ldr	r3, [pc, #612]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001790:	4b96      	ldr	r3, [pc, #600]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001798:	2b10      	cmp	r3, #16
 800179a:	d007      	beq.n	80017ac <HAL_RCC_OscConfig+0x48>
 800179c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179e:	2b18      	cmp	r3, #24
 80017a0:	d111      	bne.n	80017c6 <HAL_RCC_OscConfig+0x62>
 80017a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d10c      	bne.n	80017c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	4b8f      	ldr	r3, [pc, #572]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d06d      	beq.n	8001894 <HAL_RCC_OscConfig+0x130>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d169      	bne.n	8001894 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	f000 bc21 	b.w	8002008 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ce:	d106      	bne.n	80017de <HAL_RCC_OscConfig+0x7a>
 80017d0:	4b86      	ldr	r3, [pc, #536]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a85      	ldr	r2, [pc, #532]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017da:	6013      	str	r3, [r2, #0]
 80017dc:	e02e      	b.n	800183c <HAL_RCC_OscConfig+0xd8>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d10c      	bne.n	8001800 <HAL_RCC_OscConfig+0x9c>
 80017e6:	4b81      	ldr	r3, [pc, #516]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a80      	ldr	r2, [pc, #512]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	4b7e      	ldr	r3, [pc, #504]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a7d      	ldr	r2, [pc, #500]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80017f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	e01d      	b.n	800183c <HAL_RCC_OscConfig+0xd8>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0xc0>
 800180a:	4b78      	ldr	r3, [pc, #480]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a77      	ldr	r2, [pc, #476]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	4b75      	ldr	r3, [pc, #468]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a74      	ldr	r2, [pc, #464]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 800181c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	e00b      	b.n	800183c <HAL_RCC_OscConfig+0xd8>
 8001824:	4b71      	ldr	r3, [pc, #452]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a70      	ldr	r2, [pc, #448]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 800182a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	4b6e      	ldr	r3, [pc, #440]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a6d      	ldr	r2, [pc, #436]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800183a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d013      	beq.n	800186c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001844:	f7ff fc62 	bl	800110c <HAL_GetTick>
 8001848:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800184c:	f7ff fc5e 	bl	800110c <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b64      	cmp	r3, #100	; 0x64
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e3d4      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800185e:	4b63      	ldr	r3, [pc, #396]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d0f0      	beq.n	800184c <HAL_RCC_OscConfig+0xe8>
 800186a:	e014      	b.n	8001896 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186c:	f7ff fc4e 	bl	800110c <HAL_GetTick>
 8001870:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001874:	f7ff fc4a 	bl	800110c <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b64      	cmp	r3, #100	; 0x64
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e3c0      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001886:	4b59      	ldr	r3, [pc, #356]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x110>
 8001892:	e000      	b.n	8001896 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 80ca 	beq.w	8001a38 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018a4:	4b51      	ldr	r3, [pc, #324]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80018ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018ae:	4b4f      	ldr	r3, [pc, #316]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80018b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d007      	beq.n	80018ca <HAL_RCC_OscConfig+0x166>
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	2b18      	cmp	r3, #24
 80018be:	d156      	bne.n	800196e <HAL_RCC_OscConfig+0x20a>
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d151      	bne.n	800196e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018ca:	4b48      	ldr	r3, [pc, #288]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d005      	beq.n	80018e2 <HAL_RCC_OscConfig+0x17e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e392      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80018e2:	4b42      	ldr	r3, [pc, #264]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f023 0219 	bic.w	r2, r3, #25
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	493f      	ldr	r1, [pc, #252]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f4:	f7ff fc0a 	bl	800110c <HAL_GetTick>
 80018f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018fc:	f7ff fc06 	bl	800110c <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e37c      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800190e:	4b37      	ldr	r3, [pc, #220]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191a:	f7ff fc03 	bl	8001124 <HAL_GetREVID>
 800191e:	4603      	mov	r3, r0
 8001920:	f241 0203 	movw	r2, #4099	; 0x1003
 8001924:	4293      	cmp	r3, r2
 8001926:	d817      	bhi.n	8001958 <HAL_RCC_OscConfig+0x1f4>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	2b40      	cmp	r3, #64	; 0x40
 800192e:	d108      	bne.n	8001942 <HAL_RCC_OscConfig+0x1de>
 8001930:	4b2e      	ldr	r3, [pc, #184]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001938:	4a2c      	ldr	r2, [pc, #176]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 800193a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800193e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001940:	e07a      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	031b      	lsls	r3, r3, #12
 8001950:	4926      	ldr	r1, [pc, #152]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001952:	4313      	orrs	r3, r2
 8001954:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001956:	e06f      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001958:	4b24      	ldr	r3, [pc, #144]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	061b      	lsls	r3, r3, #24
 8001966:	4921      	ldr	r1, [pc, #132]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800196c:	e064      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d047      	beq.n	8001a06 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 0219 	bic.w	r2, r3, #25
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	491a      	ldr	r1, [pc, #104]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7ff fbc0 	bl	800110c <HAL_GetTick>
 800198c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001990:	f7ff fbbc 	bl	800110c <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e332      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0304 	and.w	r3, r3, #4
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0f0      	beq.n	8001990 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ae:	f7ff fbb9 	bl	8001124 <HAL_GetREVID>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f241 0203 	movw	r2, #4099	; 0x1003
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d819      	bhi.n	80019f0 <HAL_RCC_OscConfig+0x28c>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	2b40      	cmp	r3, #64	; 0x40
 80019c2:	d108      	bne.n	80019d6 <HAL_RCC_OscConfig+0x272>
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80019cc:	4a07      	ldr	r2, [pc, #28]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80019ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d2:	6053      	str	r3, [r2, #4]
 80019d4:	e030      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	031b      	lsls	r3, r3, #12
 80019e4:	4901      	ldr	r1, [pc, #4]	; (80019ec <HAL_RCC_OscConfig+0x288>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
 80019ea:	e025      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
 80019ec:	58024400 	.word	0x58024400
 80019f0:	4b9a      	ldr	r3, [pc, #616]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	061b      	lsls	r3, r3, #24
 80019fe:	4997      	ldr	r1, [pc, #604]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
 8001a04:	e018      	b.n	8001a38 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a06:	4b95      	ldr	r3, [pc, #596]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a94      	ldr	r2, [pc, #592]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a12:	f7ff fb7b 	bl	800110c <HAL_GetTick>
 8001a16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a1a:	f7ff fb77 	bl	800110c <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e2ed      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a2c:	4b8b      	ldr	r3, [pc, #556]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f0      	bne.n	8001a1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 80a9 	beq.w	8001b98 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a46:	4b85      	ldr	r3, [pc, #532]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a4e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a50:	4b82      	ldr	r3, [pc, #520]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	2b08      	cmp	r3, #8
 8001a5a:	d007      	beq.n	8001a6c <HAL_RCC_OscConfig+0x308>
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	2b18      	cmp	r3, #24
 8001a60:	d13a      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x374>
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d135      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a6c:	4b7b      	ldr	r3, [pc, #492]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <HAL_RCC_OscConfig+0x320>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	2b80      	cmp	r3, #128	; 0x80
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e2c1      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a84:	f7ff fb4e 	bl	8001124 <HAL_GetREVID>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f241 0203 	movw	r2, #4099	; 0x1003
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d817      	bhi.n	8001ac2 <HAL_RCC_OscConfig+0x35e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d108      	bne.n	8001aac <HAL_RCC_OscConfig+0x348>
 8001a9a:	4b70      	ldr	r3, [pc, #448]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001aa2:	4a6e      	ldr	r2, [pc, #440]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001aa4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001aa8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001aaa:	e075      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001aac:	4b6b      	ldr	r3, [pc, #428]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	069b      	lsls	r3, r3, #26
 8001aba:	4968      	ldr	r1, [pc, #416]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ac0:	e06a      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ac2:	4b66      	ldr	r3, [pc, #408]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	061b      	lsls	r3, r3, #24
 8001ad0:	4962      	ldr	r1, [pc, #392]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ad6:	e05f      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	69db      	ldr	r3, [r3, #28]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d042      	beq.n	8001b66 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ae0:	4b5e      	ldr	r3, [pc, #376]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a5d      	ldr	r2, [pc, #372]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aec:	f7ff fb0e 	bl	800110c <HAL_GetTick>
 8001af0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001af4:	f7ff fb0a 	bl	800110c <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e280      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b06:	4b55      	ldr	r3, [pc, #340]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b12:	f7ff fb07 	bl	8001124 <HAL_GetREVID>
 8001b16:	4603      	mov	r3, r0
 8001b18:	f241 0203 	movw	r2, #4099	; 0x1003
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d817      	bhi.n	8001b50 <HAL_RCC_OscConfig+0x3ec>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	2b20      	cmp	r3, #32
 8001b26:	d108      	bne.n	8001b3a <HAL_RCC_OscConfig+0x3d6>
 8001b28:	4b4c      	ldr	r3, [pc, #304]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001b30:	4a4a      	ldr	r2, [pc, #296]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b32:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b36:	6053      	str	r3, [r2, #4]
 8001b38:	e02e      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
 8001b3a:	4b48      	ldr	r3, [pc, #288]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	069b      	lsls	r3, r3, #26
 8001b48:	4944      	ldr	r1, [pc, #272]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	604b      	str	r3, [r1, #4]
 8001b4e:	e023      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
 8001b50:	4b42      	ldr	r3, [pc, #264]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	061b      	lsls	r3, r3, #24
 8001b5e:	493f      	ldr	r1, [pc, #252]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60cb      	str	r3, [r1, #12]
 8001b64:	e018      	b.n	8001b98 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b66:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a3c      	ldr	r2, [pc, #240]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b72:	f7ff facb 	bl	800110c <HAL_GetTick>
 8001b76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b78:	e008      	b.n	8001b8c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b7a:	f7ff fac7 	bl	800110c <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e23d      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b8c:	4b33      	ldr	r3, [pc, #204]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1f0      	bne.n	8001b7a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0308 	and.w	r3, r3, #8
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d036      	beq.n	8001c12 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d019      	beq.n	8001be0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bac:	4b2b      	ldr	r3, [pc, #172]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bb0:	4a2a      	ldr	r2, [pc, #168]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb8:	f7ff faa8 	bl	800110c <HAL_GetTick>
 8001bbc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc0:	f7ff faa4 	bl	800110c <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e21a      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bd2:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x45c>
 8001bde:	e018      	b.n	8001c12 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be0:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001be4:	4a1d      	ldr	r2, [pc, #116]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001be6:	f023 0301 	bic.w	r3, r3, #1
 8001bea:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bec:	f7ff fa8e 	bl	800110c <HAL_GetTick>
 8001bf0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf4:	f7ff fa8a 	bl	800110c <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e200      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0320 	and.w	r3, r3, #32
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d039      	beq.n	8001c92 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d01c      	beq.n	8001c60 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a0c      	ldr	r2, [pc, #48]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c30:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c32:	f7ff fa6b 	bl	800110c <HAL_GetTick>
 8001c36:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c3a:	f7ff fa67 	bl	800110c <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e1dd      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c4c:	4b03      	ldr	r3, [pc, #12]	; (8001c5c <HAL_RCC_OscConfig+0x4f8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0f0      	beq.n	8001c3a <HAL_RCC_OscConfig+0x4d6>
 8001c58:	e01b      	b.n	8001c92 <HAL_RCC_OscConfig+0x52e>
 8001c5a:	bf00      	nop
 8001c5c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c60:	4b9b      	ldr	r3, [pc, #620]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a9a      	ldr	r2, [pc, #616]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001c66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c6a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c6c:	f7ff fa4e 	bl	800110c <HAL_GetTick>
 8001c70:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c74:	f7ff fa4a 	bl	800110c <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e1c0      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c86:	4b92      	ldr	r3, [pc, #584]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 8081 	beq.w	8001da2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ca0:	4b8c      	ldr	r3, [pc, #560]	; (8001ed4 <HAL_RCC_OscConfig+0x770>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a8b      	ldr	r2, [pc, #556]	; (8001ed4 <HAL_RCC_OscConfig+0x770>)
 8001ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001caa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001cac:	f7ff fa2e 	bl	800110c <HAL_GetTick>
 8001cb0:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb4:	f7ff fa2a 	bl	800110c <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	; 0x64
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e1a0      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cc6:	4b83      	ldr	r3, [pc, #524]	; (8001ed4 <HAL_RCC_OscConfig+0x770>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0f0      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d106      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x584>
 8001cda:	4b7d      	ldr	r3, [pc, #500]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cde:	4a7c      	ldr	r2, [pc, #496]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce6:	e02d      	b.n	8001d44 <HAL_RCC_OscConfig+0x5e0>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10c      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5a6>
 8001cf0:	4b77      	ldr	r3, [pc, #476]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf4:	4a76      	ldr	r2, [pc, #472]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001cf6:	f023 0301 	bic.w	r3, r3, #1
 8001cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001cfc:	4b74      	ldr	r3, [pc, #464]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d00:	4a73      	ldr	r2, [pc, #460]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d02:	f023 0304 	bic.w	r3, r3, #4
 8001d06:	6713      	str	r3, [r2, #112]	; 0x70
 8001d08:	e01c      	b.n	8001d44 <HAL_RCC_OscConfig+0x5e0>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	d10c      	bne.n	8001d2c <HAL_RCC_OscConfig+0x5c8>
 8001d12:	4b6f      	ldr	r3, [pc, #444]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d16:	4a6e      	ldr	r2, [pc, #440]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d1e:	4b6c      	ldr	r3, [pc, #432]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d22:	4a6b      	ldr	r2, [pc, #428]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6713      	str	r3, [r2, #112]	; 0x70
 8001d2a:	e00b      	b.n	8001d44 <HAL_RCC_OscConfig+0x5e0>
 8001d2c:	4b68      	ldr	r3, [pc, #416]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d30:	4a67      	ldr	r2, [pc, #412]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d32:	f023 0301 	bic.w	r3, r3, #1
 8001d36:	6713      	str	r3, [r2, #112]	; 0x70
 8001d38:	4b65      	ldr	r3, [pc, #404]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d3c:	4a64      	ldr	r2, [pc, #400]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d3e:	f023 0304 	bic.w	r3, r3, #4
 8001d42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d015      	beq.n	8001d78 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4c:	f7ff f9de 	bl	800110c <HAL_GetTick>
 8001d50:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d52:	e00a      	b.n	8001d6a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f7ff f9da 	bl	800110c <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e14e      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d6a:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0ee      	beq.n	8001d54 <HAL_RCC_OscConfig+0x5f0>
 8001d76:	e014      	b.n	8001da2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d78:	f7ff f9c8 	bl	800110c <HAL_GetTick>
 8001d7c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d80:	f7ff f9c4 	bl	800110c <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e138      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d96:	4b4e      	ldr	r3, [pc, #312]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1ee      	bne.n	8001d80 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 812d 	beq.w	8002006 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001dac:	4b48      	ldr	r3, [pc, #288]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001db4:	2b18      	cmp	r3, #24
 8001db6:	f000 80bd 	beq.w	8001f34 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	f040 809e 	bne.w	8001f00 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc4:	4b42      	ldr	r3, [pc, #264]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a41      	ldr	r2, [pc, #260]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001dca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd0:	f7ff f99c 	bl	800110c <HAL_GetTick>
 8001dd4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd8:	f7ff f998 	bl	800110c <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e10e      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dea:	4b39      	ldr	r3, [pc, #228]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001df6:	4b36      	ldr	r3, [pc, #216]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dfa:	4b37      	ldr	r3, [pc, #220]	; (8001ed8 <HAL_RCC_OscConfig+0x774>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e06:	0112      	lsls	r2, r2, #4
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	4931      	ldr	r1, [pc, #196]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	628b      	str	r3, [r1, #40]	; 0x28
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	3b01      	subs	r3, #1
 8001e16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	025b      	lsls	r3, r3, #9
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	431a      	orrs	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	041b      	lsls	r3, r3, #16
 8001e2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	061b      	lsls	r3, r3, #24
 8001e3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001e40:	4923      	ldr	r1, [pc, #140]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e46:	4b22      	ldr	r3, [pc, #136]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4a:	4a21      	ldr	r2, [pc, #132]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e4c:	f023 0301 	bic.w	r3, r3, #1
 8001e50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e52:	4b1f      	ldr	r3, [pc, #124]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e56:	4b21      	ldr	r3, [pc, #132]	; (8001edc <HAL_RCC_OscConfig+0x778>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e5e:	00d2      	lsls	r2, r2, #3
 8001e60:	491b      	ldr	r1, [pc, #108]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	f023 020c 	bic.w	r2, r3, #12
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	4917      	ldr	r1, [pc, #92]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e78:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7c:	f023 0202 	bic.w	r2, r3, #2
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e84:	4912      	ldr	r1, [pc, #72]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8e:	4a10      	ldr	r2, [pc, #64]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e94:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e96:	4b0e      	ldr	r3, [pc, #56]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9a:	4a0d      	ldr	r2, [pc, #52]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001eae:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb2:	4a07      	ldr	r2, [pc, #28]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eba:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a04      	ldr	r2, [pc, #16]	; (8001ed0 <HAL_RCC_OscConfig+0x76c>)
 8001ec0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ec4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec6:	f7ff f921 	bl	800110c <HAL_GetTick>
 8001eca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ecc:	e011      	b.n	8001ef2 <HAL_RCC_OscConfig+0x78e>
 8001ece:	bf00      	nop
 8001ed0:	58024400 	.word	0x58024400
 8001ed4:	58024800 	.word	0x58024800
 8001ed8:	fffffc0c 	.word	0xfffffc0c
 8001edc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee0:	f7ff f914 	bl	800110c <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e08a      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ef2:	4b47      	ldr	r3, [pc, #284]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x77c>
 8001efe:	e082      	b.n	8002006 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f00:	4b43      	ldr	r3, [pc, #268]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a42      	ldr	r2, [pc, #264]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001f06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f8fe 	bl	800110c <HAL_GetTick>
 8001f10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f14:	f7ff f8fa 	bl	800110c <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e070      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f26:	4b3a      	ldr	r3, [pc, #232]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x7b0>
 8001f32:	e068      	b.n	8002006 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f34:	4b36      	ldr	r3, [pc, #216]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f38:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f3a:	4b35      	ldr	r3, [pc, #212]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d031      	beq.n	8001fac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	f003 0203 	and.w	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d12a      	bne.n	8001fac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	091b      	lsrs	r3, r3, #4
 8001f5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d122      	bne.n	8001fac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f70:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d11a      	bne.n	8001fac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	0a5b      	lsrs	r3, r3, #9
 8001f7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f82:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d111      	bne.n	8001fac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	0c1b      	lsrs	r3, r3, #16
 8001f8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f94:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d108      	bne.n	8001fac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	0e1b      	lsrs	r3, r3, #24
 8001f9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d001      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e02b      	b.n	8002008 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001fb0:	4b17      	ldr	r3, [pc, #92]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb4:	08db      	lsrs	r3, r3, #3
 8001fb6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001fba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d01f      	beq.n	8002006 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fca:	4a11      	ldr	r2, [pc, #68]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fd2:	f7ff f89b 	bl	800110c <HAL_GetTick>
 8001fd6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001fd8:	bf00      	nop
 8001fda:	f7ff f897 	bl	800110c <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d0f9      	beq.n	8001fda <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001fe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fea:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <HAL_RCC_OscConfig+0x8b0>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ff2:	00d2      	lsls	r2, r2, #3
 8001ff4:	4906      	ldr	r1, [pc, #24]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001ffa:	4b05      	ldr	r3, [pc, #20]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8001ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffe:	4a04      	ldr	r2, [pc, #16]	; (8002010 <HAL_RCC_OscConfig+0x8ac>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3730      	adds	r7, #48	; 0x30
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	58024400 	.word	0x58024400
 8002014:	ffff0007 	.word	0xffff0007

08002018 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e19c      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800202c:	4b8a      	ldr	r3, [pc, #552]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 030f 	and.w	r3, r3, #15
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d910      	bls.n	800205c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b87      	ldr	r3, [pc, #540]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 020f 	bic.w	r2, r3, #15
 8002042:	4985      	ldr	r1, [pc, #532]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	4313      	orrs	r3, r2
 8002048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204a:	4b83      	ldr	r3, [pc, #524]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	429a      	cmp	r2, r3
 8002056:	d001      	beq.n	800205c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e184      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d010      	beq.n	800208a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	4b7b      	ldr	r3, [pc, #492]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002074:	429a      	cmp	r2, r3
 8002076:	d908      	bls.n	800208a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002078:	4b78      	ldr	r3, [pc, #480]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	4975      	ldr	r1, [pc, #468]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002086:	4313      	orrs	r3, r2
 8002088:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d010      	beq.n	80020b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	695a      	ldr	r2, [r3, #20]
 800209a:	4b70      	ldr	r3, [pc, #448]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d908      	bls.n	80020b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020a6:	4b6d      	ldr	r3, [pc, #436]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	496a      	ldr	r1, [pc, #424]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0310 	and.w	r3, r3, #16
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d010      	beq.n	80020e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	699a      	ldr	r2, [r3, #24]
 80020c8:	4b64      	ldr	r3, [pc, #400]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d908      	bls.n	80020e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020d4:	4b61      	ldr	r3, [pc, #388]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	495e      	ldr	r1, [pc, #376]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0320 	and.w	r3, r3, #32
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d010      	beq.n	8002114 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69da      	ldr	r2, [r3, #28]
 80020f6:	4b59      	ldr	r3, [pc, #356]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020fe:	429a      	cmp	r2, r3
 8002100:	d908      	bls.n	8002114 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002102:	4b56      	ldr	r3, [pc, #344]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	4953      	ldr	r1, [pc, #332]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002110:	4313      	orrs	r3, r2
 8002112:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d010      	beq.n	8002142 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	4b4d      	ldr	r3, [pc, #308]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 030f 	and.w	r3, r3, #15
 800212c:	429a      	cmp	r2, r3
 800212e:	d908      	bls.n	8002142 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b4a      	ldr	r3, [pc, #296]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	f023 020f 	bic.w	r2, r3, #15
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4947      	ldr	r1, [pc, #284]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800213e:	4313      	orrs	r3, r2
 8002140:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d055      	beq.n	80021fa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800214e:	4b43      	ldr	r3, [pc, #268]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	4940      	ldr	r1, [pc, #256]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800215c:	4313      	orrs	r3, r2
 800215e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d107      	bne.n	8002178 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002168:	4b3c      	ldr	r3, [pc, #240]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d121      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e0f6      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b03      	cmp	r3, #3
 800217e:	d107      	bne.n	8002190 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002180:	4b36      	ldr	r3, [pc, #216]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d115      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0ea      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d107      	bne.n	80021a8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002198:	4b30      	ldr	r3, [pc, #192]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d109      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e0de      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021a8:	4b2c      	ldr	r3, [pc, #176]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0d6      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021b8:	4b28      	ldr	r3, [pc, #160]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	f023 0207 	bic.w	r2, r3, #7
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	4925      	ldr	r1, [pc, #148]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ca:	f7fe ff9f 	bl	800110c <HAL_GetTick>
 80021ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d0:	e00a      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d2:	f7fe ff9b 	bl	800110c <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e0be      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e8:	4b1c      	ldr	r3, [pc, #112]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d1eb      	bne.n	80021d2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d010      	beq.n	8002228 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	4b14      	ldr	r3, [pc, #80]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	429a      	cmp	r2, r3
 8002214:	d208      	bcs.n	8002228 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002216:	4b11      	ldr	r3, [pc, #68]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f023 020f 	bic.w	r2, r3, #15
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	490e      	ldr	r1, [pc, #56]	; (800225c <HAL_RCC_ClockConfig+0x244>)
 8002224:	4313      	orrs	r3, r2
 8002226:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d214      	bcs.n	8002260 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 020f 	bic.w	r2, r3, #15
 800223e:	4906      	ldr	r1, [pc, #24]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4313      	orrs	r3, r2
 8002244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002246:	4b04      	ldr	r3, [pc, #16]	; (8002258 <HAL_RCC_ClockConfig+0x240>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d005      	beq.n	8002260 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e086      	b.n	8002366 <HAL_RCC_ClockConfig+0x34e>
 8002258:	52002000 	.word	0x52002000
 800225c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0304 	and.w	r3, r3, #4
 8002268:	2b00      	cmp	r3, #0
 800226a:	d010      	beq.n	800228e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	4b3f      	ldr	r3, [pc, #252]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002278:	429a      	cmp	r2, r3
 800227a:	d208      	bcs.n	800228e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800227c:	4b3c      	ldr	r3, [pc, #240]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	4939      	ldr	r1, [pc, #228]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 800228a:	4313      	orrs	r3, r2
 800228c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d010      	beq.n	80022bc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	695a      	ldr	r2, [r3, #20]
 800229e:	4b34      	ldr	r3, [pc, #208]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d208      	bcs.n	80022bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80022aa:	4b31      	ldr	r3, [pc, #196]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	492e      	ldr	r1, [pc, #184]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d010      	beq.n	80022ea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	699a      	ldr	r2, [r3, #24]
 80022cc:	4b28      	ldr	r3, [pc, #160]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d208      	bcs.n	80022ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	4922      	ldr	r1, [pc, #136]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0320 	and.w	r3, r3, #32
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d010      	beq.n	8002318 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	69da      	ldr	r2, [r3, #28]
 80022fa:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002302:	429a      	cmp	r2, r3
 8002304:	d208      	bcs.n	8002318 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	4917      	ldr	r1, [pc, #92]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 8002314:	4313      	orrs	r3, r2
 8002316:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002318:	f000 f834 	bl	8002384 <HAL_RCC_GetSysClockFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	0a1b      	lsrs	r3, r3, #8
 8002324:	f003 030f 	and.w	r3, r3, #15
 8002328:	4912      	ldr	r1, [pc, #72]	; (8002374 <HAL_RCC_ClockConfig+0x35c>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	f003 031f 	and.w	r3, r3, #31
 8002330:	fa22 f303 	lsr.w	r3, r2, r3
 8002334:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002336:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <HAL_RCC_ClockConfig+0x358>)
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <HAL_RCC_ClockConfig+0x35c>)
 8002340:	5cd3      	ldrb	r3, [r2, r3]
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
 800234c:	4a0a      	ldr	r2, [pc, #40]	; (8002378 <HAL_RCC_ClockConfig+0x360>)
 800234e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002350:	4a0a      	ldr	r2, [pc, #40]	; (800237c <HAL_RCC_ClockConfig+0x364>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002356:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <HAL_RCC_ClockConfig+0x368>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fe8c 	bl	8001078 <HAL_InitTick>
 8002360:	4603      	mov	r3, r0
 8002362:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	58024400 	.word	0x58024400
 8002374:	08007758 	.word	0x08007758
 8002378:	24000008 	.word	0x24000008
 800237c:	24000004 	.word	0x24000004
 8002380:	2400000c 	.word	0x2400000c

08002384 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002384:	b480      	push	{r7}
 8002386:	b089      	sub	sp, #36	; 0x24
 8002388:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800238a:	4bb3      	ldr	r3, [pc, #716]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002392:	2b18      	cmp	r3, #24
 8002394:	f200 8155 	bhi.w	8002642 <HAL_RCC_GetSysClockFreq+0x2be>
 8002398:	a201      	add	r2, pc, #4	; (adr r2, 80023a0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	08002405 	.word	0x08002405
 80023a4:	08002643 	.word	0x08002643
 80023a8:	08002643 	.word	0x08002643
 80023ac:	08002643 	.word	0x08002643
 80023b0:	08002643 	.word	0x08002643
 80023b4:	08002643 	.word	0x08002643
 80023b8:	08002643 	.word	0x08002643
 80023bc:	08002643 	.word	0x08002643
 80023c0:	0800242b 	.word	0x0800242b
 80023c4:	08002643 	.word	0x08002643
 80023c8:	08002643 	.word	0x08002643
 80023cc:	08002643 	.word	0x08002643
 80023d0:	08002643 	.word	0x08002643
 80023d4:	08002643 	.word	0x08002643
 80023d8:	08002643 	.word	0x08002643
 80023dc:	08002643 	.word	0x08002643
 80023e0:	08002431 	.word	0x08002431
 80023e4:	08002643 	.word	0x08002643
 80023e8:	08002643 	.word	0x08002643
 80023ec:	08002643 	.word	0x08002643
 80023f0:	08002643 	.word	0x08002643
 80023f4:	08002643 	.word	0x08002643
 80023f8:	08002643 	.word	0x08002643
 80023fc:	08002643 	.word	0x08002643
 8002400:	08002437 	.word	0x08002437
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002404:	4b94      	ldr	r3, [pc, #592]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0320 	and.w	r3, r3, #32
 800240c:	2b00      	cmp	r3, #0
 800240e:	d009      	beq.n	8002424 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002410:	4b91      	ldr	r3, [pc, #580]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	08db      	lsrs	r3, r3, #3
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	4a90      	ldr	r2, [pc, #576]	; (800265c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
 8002420:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002422:	e111      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002424:	4b8d      	ldr	r3, [pc, #564]	; (800265c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002426:	61bb      	str	r3, [r7, #24]
      break;
 8002428:	e10e      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800242a:	4b8d      	ldr	r3, [pc, #564]	; (8002660 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800242c:	61bb      	str	r3, [r7, #24]
      break;
 800242e:	e10b      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002430:	4b8c      	ldr	r3, [pc, #560]	; (8002664 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002432:	61bb      	str	r3, [r7, #24]
      break;
 8002434:	e108      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002436:	4b88      	ldr	r3, [pc, #544]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002440:	4b85      	ldr	r3, [pc, #532]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800244a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800244c:	4b82      	ldr	r3, [pc, #520]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002456:	4b80      	ldr	r3, [pc, #512]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800245a:	08db      	lsrs	r3, r3, #3
 800245c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	ee07 3a90 	vmov	s15, r3
 800246a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800246e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80e1 	beq.w	800263c <HAL_RCC_GetSysClockFreq+0x2b8>
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2b02      	cmp	r3, #2
 800247e:	f000 8083 	beq.w	8002588 <HAL_RCC_GetSysClockFreq+0x204>
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	2b02      	cmp	r3, #2
 8002486:	f200 80a1 	bhi.w	80025cc <HAL_RCC_GetSysClockFreq+0x248>
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_RCC_GetSysClockFreq+0x114>
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d056      	beq.n	8002544 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002496:	e099      	b.n	80025cc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002498:	4b6f      	ldr	r3, [pc, #444]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d02d      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024a4:	4b6c      	ldr	r3, [pc, #432]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	08db      	lsrs	r3, r3, #3
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	4a6b      	ldr	r2, [pc, #428]	; (800265c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024b0:	fa22 f303 	lsr.w	r3, r2, r3
 80024b4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	ee07 3a90 	vmov	s15, r3
 80024bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ce:	4b62      	ldr	r3, [pc, #392]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024de:	ed97 6a02 	vldr	s12, [r7, #8]
 80024e2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002668 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80024fe:	e087      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	ee07 3a90 	vmov	s15, r3
 8002506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800250a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800266c <HAL_RCC_GetSysClockFreq+0x2e8>
 800250e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002512:	4b51      	ldr	r3, [pc, #324]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002522:	ed97 6a02 	vldr	s12, [r7, #8]
 8002526:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002668 <HAL_RCC_GetSysClockFreq+0x2e4>
 800252a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800252e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002532:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800253a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002542:	e065      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	ee07 3a90 	vmov	s15, r3
 800254a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800254e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002670 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002556:	4b40      	ldr	r3, [pc, #256]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800255e:	ee07 3a90 	vmov	s15, r3
 8002562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002566:	ed97 6a02 	vldr	s12, [r7, #8]
 800256a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002668 <HAL_RCC_GetSysClockFreq+0x2e4>
 800256e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002576:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800257a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800257e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002582:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002586:	e043      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	ee07 3a90 	vmov	s15, r3
 800258e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002592:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002674 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800259a:	4b2f      	ldr	r3, [pc, #188]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a2:	ee07 3a90 	vmov	s15, r3
 80025a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ae:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002668 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025ca:	e021      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002670 <HAL_RCC_GetSysClockFreq+0x2ec>
 80025da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025de:	4b1e      	ldr	r3, [pc, #120]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e6:	ee07 3a90 	vmov	s15, r3
 80025ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80025f2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002668 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800260e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002610:	4b11      	ldr	r3, [pc, #68]	; (8002658 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	0a5b      	lsrs	r3, r3, #9
 8002616:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800261a:	3301      	adds	r3, #1
 800261c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	ee07 3a90 	vmov	s15, r3
 8002624:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002628:	edd7 6a07 	vldr	s13, [r7, #28]
 800262c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002630:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002634:	ee17 3a90 	vmov	r3, s15
 8002638:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800263a:	e005      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	61bb      	str	r3, [r7, #24]
      break;
 8002640:	e002      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002642:	4b07      	ldr	r3, [pc, #28]	; (8002660 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002644:	61bb      	str	r3, [r7, #24]
      break;
 8002646:	bf00      	nop
  }

  return sysclockfreq;
 8002648:	69bb      	ldr	r3, [r7, #24]
}
 800264a:	4618      	mov	r0, r3
 800264c:	3724      	adds	r7, #36	; 0x24
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	58024400 	.word	0x58024400
 800265c:	03d09000 	.word	0x03d09000
 8002660:	003d0900 	.word	0x003d0900
 8002664:	016e3600 	.word	0x016e3600
 8002668:	46000000 	.word	0x46000000
 800266c:	4c742400 	.word	0x4c742400
 8002670:	4a742400 	.word	0x4a742400
 8002674:	4bb71b00 	.word	0x4bb71b00

08002678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800267e:	f7ff fe81 	bl	8002384 <HAL_RCC_GetSysClockFreq>
 8002682:	4602      	mov	r2, r0
 8002684:	4b10      	ldr	r3, [pc, #64]	; (80026c8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	490f      	ldr	r1, [pc, #60]	; (80026cc <HAL_RCC_GetHCLKFreq+0x54>)
 8002690:	5ccb      	ldrb	r3, [r1, r3]
 8002692:	f003 031f 	and.w	r3, r3, #31
 8002696:	fa22 f303 	lsr.w	r3, r2, r3
 800269a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800269c:	4b0a      	ldr	r3, [pc, #40]	; (80026c8 <HAL_RCC_GetHCLKFreq+0x50>)
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f003 030f 	and.w	r3, r3, #15
 80026a4:	4a09      	ldr	r2, [pc, #36]	; (80026cc <HAL_RCC_GetHCLKFreq+0x54>)
 80026a6:	5cd3      	ldrb	r3, [r2, r3]
 80026a8:	f003 031f 	and.w	r3, r3, #31
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	fa22 f303 	lsr.w	r3, r2, r3
 80026b2:	4a07      	ldr	r2, [pc, #28]	; (80026d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80026b4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026b6:	4a07      	ldr	r2, [pc, #28]	; (80026d4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80026bc:	4b04      	ldr	r3, [pc, #16]	; (80026d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80026be:	681b      	ldr	r3, [r3, #0]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	58024400 	.word	0x58024400
 80026cc:	08007758 	.word	0x08007758
 80026d0:	24000008 	.word	0x24000008
 80026d4:	24000004 	.word	0x24000004

080026d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80026dc:	f7ff ffcc 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b06      	ldr	r3, [pc, #24]	; (80026fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4904      	ldr	r1, [pc, #16]	; (8002700 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	58024400 	.word	0x58024400
 8002700:	08007758 	.word	0x08007758

08002704 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002708:	f7ff ffb6 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 800270c:	4602      	mov	r2, r0
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	0a1b      	lsrs	r3, r3, #8
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	4904      	ldr	r1, [pc, #16]	; (800272c <HAL_RCC_GetPCLK2Freq+0x28>)
 800271a:	5ccb      	ldrb	r3, [r1, r3]
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002724:	4618      	mov	r0, r3
 8002726:	bd80      	pop	{r7, pc}
 8002728:	58024400 	.word	0x58024400
 800272c:	08007758 	.word	0x08007758

08002730 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002734:	b0ca      	sub	sp, #296	; 0x128
 8002736:	af00      	add	r7, sp, #0
 8002738:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800273c:	2300      	movs	r3, #0
 800273e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002742:	2300      	movs	r3, #0
 8002744:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002748:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002754:	2500      	movs	r5, #0
 8002756:	ea54 0305 	orrs.w	r3, r4, r5
 800275a:	d049      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800275c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002760:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002762:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002766:	d02f      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002768:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800276c:	d828      	bhi.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800276e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002772:	d01a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002774:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002778:	d822      	bhi.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800277e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002782:	d007      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002784:	e01c      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002786:	4bb8      	ldr	r3, [pc, #736]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278a:	4ab7      	ldr	r2, [pc, #732]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800278c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002790:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002792:	e01a      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002794:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002798:	3308      	adds	r3, #8
 800279a:	2102      	movs	r1, #2
 800279c:	4618      	mov	r0, r3
 800279e:	f001 fc8f 	bl	80040c0 <RCCEx_PLL2_Config>
 80027a2:	4603      	mov	r3, r0
 80027a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027a8:	e00f      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80027aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027ae:	3328      	adds	r3, #40	; 0x28
 80027b0:	2102      	movs	r1, #2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f001 fd36 	bl	8004224 <RCCEx_PLL3_Config>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027be:	e004      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80027c6:	e000      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80027c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10a      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80027d2:	4ba5      	ldr	r3, [pc, #660]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027d6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80027da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027e0:	4aa1      	ldr	r2, [pc, #644]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027e2:	430b      	orrs	r3, r1
 80027e4:	6513      	str	r3, [r2, #80]	; 0x50
 80027e6:	e003      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80027ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80027f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80027fc:	f04f 0900 	mov.w	r9, #0
 8002800:	ea58 0309 	orrs.w	r3, r8, r9
 8002804:	d047      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800280a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280c:	2b04      	cmp	r3, #4
 800280e:	d82a      	bhi.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002810:	a201      	add	r2, pc, #4	; (adr r2, 8002818 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	0800282d 	.word	0x0800282d
 800281c:	0800283b 	.word	0x0800283b
 8002820:	08002851 	.word	0x08002851
 8002824:	0800286f 	.word	0x0800286f
 8002828:	0800286f 	.word	0x0800286f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800282c:	4b8e      	ldr	r3, [pc, #568]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	4a8d      	ldr	r2, [pc, #564]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002836:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002838:	e01a      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800283a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800283e:	3308      	adds	r3, #8
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f001 fc3c 	bl	80040c0 <RCCEx_PLL2_Config>
 8002848:	4603      	mov	r3, r0
 800284a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800284e:	e00f      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002850:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002854:	3328      	adds	r3, #40	; 0x28
 8002856:	2100      	movs	r1, #0
 8002858:	4618      	mov	r0, r3
 800285a:	f001 fce3 	bl	8004224 <RCCEx_PLL3_Config>
 800285e:	4603      	mov	r3, r0
 8002860:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002864:	e004      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800286c:	e000      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800286e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002870:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10a      	bne.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002878:	4b7b      	ldr	r3, [pc, #492]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800287a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800287c:	f023 0107 	bic.w	r1, r3, #7
 8002880:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002886:	4a78      	ldr	r2, [pc, #480]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002888:	430b      	orrs	r3, r1
 800288a:	6513      	str	r3, [r2, #80]	; 0x50
 800288c:	e003      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800288e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002892:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002896:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80028a2:	f04f 0b00 	mov.w	fp, #0
 80028a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80028aa:	d04c      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80028ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028b6:	d030      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80028b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028bc:	d829      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028be:	2bc0      	cmp	r3, #192	; 0xc0
 80028c0:	d02d      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028c2:	2bc0      	cmp	r3, #192	; 0xc0
 80028c4:	d825      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028c6:	2b80      	cmp	r3, #128	; 0x80
 80028c8:	d018      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80028ca:	2b80      	cmp	r3, #128	; 0x80
 80028cc:	d821      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80028d2:	2b40      	cmp	r3, #64	; 0x40
 80028d4:	d007      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80028d6:	e01c      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028d8:	4b63      	ldr	r3, [pc, #396]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	4a62      	ldr	r2, [pc, #392]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028e4:	e01c      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028ea:	3308      	adds	r3, #8
 80028ec:	2100      	movs	r1, #0
 80028ee:	4618      	mov	r0, r3
 80028f0:	f001 fbe6 	bl	80040c0 <RCCEx_PLL2_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028fa:	e011      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002900:	3328      	adds	r3, #40	; 0x28
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f001 fc8d 	bl	8004224 <RCCEx_PLL3_Config>
 800290a:	4603      	mov	r3, r0
 800290c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002910:	e006      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002918:	e002      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800291a:	bf00      	nop
 800291c:	e000      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800291e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002920:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10a      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002928:	4b4f      	ldr	r3, [pc, #316]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800292a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800292c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8002930:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002936:	4a4c      	ldr	r2, [pc, #304]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002938:	430b      	orrs	r3, r1
 800293a:	6513      	str	r3, [r2, #80]	; 0x50
 800293c:	e003      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800293e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002942:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002946:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002952:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002956:	2300      	movs	r3, #0
 8002958:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800295c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8002960:	460b      	mov	r3, r1
 8002962:	4313      	orrs	r3, r2
 8002964:	d053      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800296a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800296e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002972:	d035      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002974:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002978:	d82e      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800297a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800297e:	d031      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002980:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002984:	d828      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800298a:	d01a      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800298c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002990:	d822      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002996:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800299a:	d007      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800299c:	e01c      	b.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800299e:	4b32      	ldr	r3, [pc, #200]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a2:	4a31      	ldr	r2, [pc, #196]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029aa:	e01c      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029b0:	3308      	adds	r3, #8
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f001 fb83 	bl	80040c0 <RCCEx_PLL2_Config>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80029c0:	e011      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029c6:	3328      	adds	r3, #40	; 0x28
 80029c8:	2100      	movs	r1, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f001 fc2a 	bl	8004224 <RCCEx_PLL3_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029d6:	e006      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80029de:	e002      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029e0:	bf00      	nop
 80029e2:	e000      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10b      	bne.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80029ee:	4b1e      	ldr	r3, [pc, #120]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80029f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80029fe:	4a1a      	ldr	r2, [pc, #104]	; (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a00:	430b      	orrs	r3, r1
 8002a02:	6593      	str	r3, [r2, #88]	; 0x58
 8002a04:	e003      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002a0a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a16:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8002a1a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a24:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	d056      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002a36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a3a:	d038      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002a3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a40:	d831      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a42:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002a46:	d034      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002a48:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002a4c:	d82b      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a52:	d01d      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002a54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a58:	d825      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d006      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002a5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002a64:	e01f      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a66:	bf00      	nop
 8002a68:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a6c:	4ba2      	ldr	r3, [pc, #648]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a70:	4aa1      	ldr	r2, [pc, #644]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a78:	e01c      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a7e:	3308      	adds	r3, #8
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f001 fb1c 	bl	80040c0 <RCCEx_PLL2_Config>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002a8e:	e011      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a94:	3328      	adds	r3, #40	; 0x28
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f001 fbc3 	bl	8004224 <RCCEx_PLL3_Config>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002aa4:	e006      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002aac:	e002      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002aae:	bf00      	nop
 8002ab0:	e000      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10b      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002abc:	4b8e      	ldr	r3, [pc, #568]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8002ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ac8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002acc:	4a8a      	ldr	r2, [pc, #552]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ace:	430b      	orrs	r3, r1
 8002ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8002ad2:	e003      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002ad8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8002ae8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002aec:	2300      	movs	r3, #0
 8002aee:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002af2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002af6:	460b      	mov	r3, r1
 8002af8:	4313      	orrs	r3, r2
 8002afa:	d03a      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b02:	2b30      	cmp	r3, #48	; 0x30
 8002b04:	d01f      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002b06:	2b30      	cmp	r3, #48	; 0x30
 8002b08:	d819      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b0a:	2b20      	cmp	r3, #32
 8002b0c:	d00c      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d815      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d019      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002b16:	2b10      	cmp	r3, #16
 8002b18:	d111      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b1a:	4b77      	ldr	r3, [pc, #476]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1e:	4a76      	ldr	r2, [pc, #472]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b24:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b26:	e011      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b2c:	3308      	adds	r3, #8
 8002b2e:	2102      	movs	r1, #2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 fac5 	bl	80040c0 <RCCEx_PLL2_Config>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b3c:	e006      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002b44:	e002      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b46:	bf00      	nop
 8002b48:	e000      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10a      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b54:	4b68      	ldr	r3, [pc, #416]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b58:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b62:	4a65      	ldr	r2, [pc, #404]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b68:	e003      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002b6e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002b7e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002b82:	2300      	movs	r3, #0
 8002b84:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002b88:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	d051      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b9c:	d035      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002b9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ba2:	d82e      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ba4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002ba8:	d031      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002baa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002bae:	d828      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bb4:	d01a      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002bb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bba:	d822      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc4:	d007      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002bc6:	e01c      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bc8:	4b4b      	ldr	r3, [pc, #300]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bcc:	4a4a      	ldr	r2, [pc, #296]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bd2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bd4:	e01c      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bda:	3308      	adds	r3, #8
 8002bdc:	2100      	movs	r1, #0
 8002bde:	4618      	mov	r0, r3
 8002be0:	f001 fa6e 	bl	80040c0 <RCCEx_PLL2_Config>
 8002be4:	4603      	mov	r3, r0
 8002be6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bea:	e011      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bf0:	3328      	adds	r3, #40	; 0x28
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f001 fb15 	bl	8004224 <RCCEx_PLL3_Config>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c00:	e006      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002c08:	e002      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002c18:	4b37      	ldr	r3, [pc, #220]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c1c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c26:	4a34      	ldr	r2, [pc, #208]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6513      	str	r3, [r2, #80]	; 0x50
 8002c2c:	e003      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002c32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8002c42:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002c4c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002c50:	460b      	mov	r3, r1
 8002c52:	4313      	orrs	r3, r2
 8002c54:	d056      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c60:	d033      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002c62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c66:	d82c      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c6c:	d02f      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002c6e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c72:	d826      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c74:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002c78:	d02b      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002c7a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002c7e:	d820      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c84:	d012      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002c86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c8a:	d81a      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d022      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c94:	d115      	bne.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f001 fa0e 	bl	80040c0 <RCCEx_PLL2_Config>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002caa:	e015      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002cb0:	3328      	adds	r3, #40	; 0x28
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f001 fab5 	bl	8004224 <RCCEx_PLL3_Config>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002cc0:	e00a      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002cc8:	e006      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cca:	bf00      	nop
 8002ccc:	e004      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cce:	bf00      	nop
 8002cd0:	e002      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cd2:	bf00      	nop
 8002cd4:	e000      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10d      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ce4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8002ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002cee:	4a02      	ldr	r2, [pc, #8]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	6513      	str	r3, [r2, #80]	; 0x50
 8002cf4:	e006      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002cf6:	bf00      	nop
 8002cf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002d00:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8002d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d1a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4313      	orrs	r3, r2
 8002d22:	d055      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d30:	d033      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002d32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d36:	d82c      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d3c:	d02f      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d42:	d826      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002d48:	d02b      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002d4a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002d4e:	d820      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d54:	d012      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002d56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d5a:	d81a      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d022      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002d60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d64:	d115      	bne.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f001 f9a6 	bl	80040c0 <RCCEx_PLL2_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d7a:	e015      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d80:	3328      	adds	r3, #40	; 0x28
 8002d82:	2101      	movs	r1, #1
 8002d84:	4618      	mov	r0, r3
 8002d86:	f001 fa4d 	bl	8004224 <RCCEx_PLL3_Config>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d90:	e00a      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002d98:	e006      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d9a:	bf00      	nop
 8002d9c:	e004      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d9e:	bf00      	nop
 8002da0:	e002      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002da2:	bf00      	nop
 8002da4:	e000      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10b      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002db0:	4ba3      	ldr	r3, [pc, #652]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8002db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002dc0:	4a9f      	ldr	r2, [pc, #636]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	6593      	str	r3, [r2, #88]	; 0x58
 8002dc6:	e003      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002dcc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002de0:	2300      	movs	r3, #0
 8002de2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002dea:	460b      	mov	r3, r1
 8002dec:	4313      	orrs	r3, r2
 8002dee:	d037      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002dfa:	d00e      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002dfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e00:	d816      	bhi.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d018      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002e06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e0a:	d111      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e0c:	4b8c      	ldr	r3, [pc, #560]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	4a8b      	ldr	r2, [pc, #556]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e18:	e00f      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e1e:	3308      	adds	r3, #8
 8002e20:	2101      	movs	r1, #1
 8002e22:	4618      	mov	r0, r3
 8002e24:	f001 f94c 	bl	80040c0 <RCCEx_PLL2_Config>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e2e:	e004      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002e36:	e000      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10a      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e42:	4b7f      	ldr	r3, [pc, #508]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e46:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8002e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e50:	4a7b      	ldr	r2, [pc, #492]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e52:	430b      	orrs	r3, r1
 8002e54:	6513      	str	r3, [r2, #80]	; 0x50
 8002e56:	e003      	b.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e5c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e68:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8002e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e70:	2300      	movs	r3, #0
 8002e72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002e76:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	d039      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d81c      	bhi.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002e8a:	a201      	add	r2, pc, #4	; (adr r2, 8002e90 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e90:	08002ecd 	.word	0x08002ecd
 8002e94:	08002ea1 	.word	0x08002ea1
 8002e98:	08002eaf 	.word	0x08002eaf
 8002e9c:	08002ecd 	.word	0x08002ecd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ea0:	4b67      	ldr	r3, [pc, #412]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea4:	4a66      	ldr	r2, [pc, #408]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eaa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002eac:	e00f      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002eb2:	3308      	adds	r3, #8
 8002eb4:	2102      	movs	r1, #2
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f001 f902 	bl	80040c0 <RCCEx_PLL2_Config>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ec2:	e004      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002eca:	e000      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ece:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002ed6:	4b5a      	ldr	r3, [pc, #360]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eda:	f023 0103 	bic.w	r1, r3, #3
 8002ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee4:	4a56      	ldr	r2, [pc, #344]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eea:	e003      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002ef0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002f00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f04:	2300      	movs	r3, #0
 8002f06:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f0a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f000 809f 	beq.w	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f16:	4b4b      	ldr	r3, [pc, #300]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a4a      	ldr	r2, [pc, #296]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f22:	f7fe f8f3 	bl	800110c <HAL_GetTick>
 8002f26:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fe f8ee 	bl	800110c <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b64      	cmp	r3, #100	; 0x64
 8002f3a:	d903      	bls.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002f42:	e005      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f44:	4b3f      	ldr	r3, [pc, #252]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0ed      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002f50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d179      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002f58:	4b39      	ldr	r3, [pc, #228]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002f64:	4053      	eors	r3, r2
 8002f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d015      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f6e:	4b34      	ldr	r3, [pc, #208]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f76:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f7a:	4b31      	ldr	r3, [pc, #196]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f7e:	4a30      	ldr	r2, [pc, #192]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f84:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f86:	4b2e      	ldr	r3, [pc, #184]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8a:	4a2d      	ldr	r2, [pc, #180]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f90:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002f92:	4a2b      	ldr	r2, [pc, #172]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f94:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002f98:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa6:	d118      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa8:	f7fe f8b0 	bl	800110c <HAL_GetTick>
 8002fac:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fb0:	e00d      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb2:	f7fe f8ab 	bl	800110c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002fbc:	1ad2      	subs	r2, r2, r3
 8002fbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d903      	bls.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8002fcc:	e005      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fce:	4b1c      	ldr	r3, [pc, #112]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0eb      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002fda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d129      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fe6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ff2:	d10e      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002ff4:	4b12      	ldr	r3, [pc, #72]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8002ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003004:	091a      	lsrs	r2, r3, #4
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003008:	4013      	ands	r3, r2
 800300a:	4a0d      	ldr	r2, [pc, #52]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800300c:	430b      	orrs	r3, r1
 800300e:	6113      	str	r3, [r2, #16]
 8003010:	e005      	b.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003012:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	4a0a      	ldr	r2, [pc, #40]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003018:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800301c:	6113      	str	r3, [r2, #16]
 800301e:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003020:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003022:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003026:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800302a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302e:	4a04      	ldr	r2, [pc, #16]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003030:	430b      	orrs	r3, r1
 8003032:	6713      	str	r3, [r2, #112]	; 0x70
 8003034:	e00e      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003036:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800303a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800303e:	e009      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003040:	58024400 	.word	0x58024400
 8003044:	58024800 	.word	0x58024800
 8003048:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800304c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003050:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003054:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f002 0301 	and.w	r3, r2, #1
 8003060:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800306a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800306e:	460b      	mov	r3, r1
 8003070:	4313      	orrs	r3, r2
 8003072:	f000 8089 	beq.w	8003188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003076:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800307a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800307c:	2b28      	cmp	r3, #40	; 0x28
 800307e:	d86b      	bhi.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003080:	a201      	add	r2, pc, #4	; (adr r2, 8003088 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003086:	bf00      	nop
 8003088:	08003161 	.word	0x08003161
 800308c:	08003159 	.word	0x08003159
 8003090:	08003159 	.word	0x08003159
 8003094:	08003159 	.word	0x08003159
 8003098:	08003159 	.word	0x08003159
 800309c:	08003159 	.word	0x08003159
 80030a0:	08003159 	.word	0x08003159
 80030a4:	08003159 	.word	0x08003159
 80030a8:	0800312d 	.word	0x0800312d
 80030ac:	08003159 	.word	0x08003159
 80030b0:	08003159 	.word	0x08003159
 80030b4:	08003159 	.word	0x08003159
 80030b8:	08003159 	.word	0x08003159
 80030bc:	08003159 	.word	0x08003159
 80030c0:	08003159 	.word	0x08003159
 80030c4:	08003159 	.word	0x08003159
 80030c8:	08003143 	.word	0x08003143
 80030cc:	08003159 	.word	0x08003159
 80030d0:	08003159 	.word	0x08003159
 80030d4:	08003159 	.word	0x08003159
 80030d8:	08003159 	.word	0x08003159
 80030dc:	08003159 	.word	0x08003159
 80030e0:	08003159 	.word	0x08003159
 80030e4:	08003159 	.word	0x08003159
 80030e8:	08003161 	.word	0x08003161
 80030ec:	08003159 	.word	0x08003159
 80030f0:	08003159 	.word	0x08003159
 80030f4:	08003159 	.word	0x08003159
 80030f8:	08003159 	.word	0x08003159
 80030fc:	08003159 	.word	0x08003159
 8003100:	08003159 	.word	0x08003159
 8003104:	08003159 	.word	0x08003159
 8003108:	08003161 	.word	0x08003161
 800310c:	08003159 	.word	0x08003159
 8003110:	08003159 	.word	0x08003159
 8003114:	08003159 	.word	0x08003159
 8003118:	08003159 	.word	0x08003159
 800311c:	08003159 	.word	0x08003159
 8003120:	08003159 	.word	0x08003159
 8003124:	08003159 	.word	0x08003159
 8003128:	08003161 	.word	0x08003161
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800312c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003130:	3308      	adds	r3, #8
 8003132:	2101      	movs	r1, #1
 8003134:	4618      	mov	r0, r3
 8003136:	f000 ffc3 	bl	80040c0 <RCCEx_PLL2_Config>
 800313a:	4603      	mov	r3, r0
 800313c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003140:	e00f      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003142:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003146:	3328      	adds	r3, #40	; 0x28
 8003148:	2101      	movs	r1, #1
 800314a:	4618      	mov	r0, r3
 800314c:	f001 f86a 	bl	8004224 <RCCEx_PLL3_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003156:	e004      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800315e:	e000      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003162:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10a      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800316a:	4bbf      	ldr	r3, [pc, #764]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800316c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8003172:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003178:	4abb      	ldr	r2, [pc, #748]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800317a:	430b      	orrs	r3, r1
 800317c:	6553      	str	r3, [r2, #84]	; 0x54
 800317e:	e003      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003180:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003184:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003188:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	f002 0302 	and.w	r3, r2, #2
 8003194:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003198:	2300      	movs	r3, #0
 800319a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800319e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80031a2:	460b      	mov	r3, r1
 80031a4:	4313      	orrs	r3, r2
 80031a6:	d041      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d824      	bhi.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80031b2:	a201      	add	r2, pc, #4	; (adr r2, 80031b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	08003205 	.word	0x08003205
 80031bc:	080031d1 	.word	0x080031d1
 80031c0:	080031e7 	.word	0x080031e7
 80031c4:	08003205 	.word	0x08003205
 80031c8:	08003205 	.word	0x08003205
 80031cc:	08003205 	.word	0x08003205
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031d4:	3308      	adds	r3, #8
 80031d6:	2101      	movs	r1, #1
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 ff71 	bl	80040c0 <RCCEx_PLL2_Config>
 80031de:	4603      	mov	r3, r0
 80031e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031e4:	e00f      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031ea:	3328      	adds	r3, #40	; 0x28
 80031ec:	2101      	movs	r1, #1
 80031ee:	4618      	mov	r0, r3
 80031f0:	f001 f818 	bl	8004224 <RCCEx_PLL3_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031fa:	e004      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003202:	e000      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003206:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10a      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800320e:	4b96      	ldr	r3, [pc, #600]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	f023 0107 	bic.w	r1, r3, #7
 8003216:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800321a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800321c:	4a92      	ldr	r2, [pc, #584]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800321e:	430b      	orrs	r3, r1
 8003220:	6553      	str	r3, [r2, #84]	; 0x54
 8003222:	e003      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003224:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003228:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800322c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003234:	f002 0304 	and.w	r3, r2, #4
 8003238:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800323c:	2300      	movs	r3, #0
 800323e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003242:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003246:	460b      	mov	r3, r1
 8003248:	4313      	orrs	r3, r2
 800324a:	d044      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003250:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003254:	2b05      	cmp	r3, #5
 8003256:	d825      	bhi.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003258:	a201      	add	r2, pc, #4	; (adr r2, 8003260 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325e:	bf00      	nop
 8003260:	080032ad 	.word	0x080032ad
 8003264:	08003279 	.word	0x08003279
 8003268:	0800328f 	.word	0x0800328f
 800326c:	080032ad 	.word	0x080032ad
 8003270:	080032ad 	.word	0x080032ad
 8003274:	080032ad 	.word	0x080032ad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003278:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800327c:	3308      	adds	r3, #8
 800327e:	2101      	movs	r1, #1
 8003280:	4618      	mov	r0, r3
 8003282:	f000 ff1d 	bl	80040c0 <RCCEx_PLL2_Config>
 8003286:	4603      	mov	r3, r0
 8003288:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800328c:	e00f      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800328e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003292:	3328      	adds	r3, #40	; 0x28
 8003294:	2101      	movs	r1, #1
 8003296:	4618      	mov	r0, r3
 8003298:	f000 ffc4 	bl	8004224 <RCCEx_PLL3_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80032a2:	e004      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80032ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032b6:	4b6c      	ldr	r3, [pc, #432]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ba:	f023 0107 	bic.w	r1, r3, #7
 80032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c6:	4a68      	ldr	r2, [pc, #416]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6593      	str	r3, [r2, #88]	; 0x58
 80032cc:	e003      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80032d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032de:	f002 0320 	and.w	r3, r2, #32
 80032e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032e6:	2300      	movs	r3, #0
 80032e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80032ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80032f0:	460b      	mov	r3, r1
 80032f2:	4313      	orrs	r3, r2
 80032f4:	d055      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80032f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003302:	d033      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003308:	d82c      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800330e:	d02f      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003314:	d826      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003316:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800331a:	d02b      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800331c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003320:	d820      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003322:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003326:	d012      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800332c:	d81a      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800332e:	2b00      	cmp	r3, #0
 8003330:	d022      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003332:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003336:	d115      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003338:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800333c:	3308      	adds	r3, #8
 800333e:	2100      	movs	r1, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f000 febd 	bl	80040c0 <RCCEx_PLL2_Config>
 8003346:	4603      	mov	r3, r0
 8003348:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800334c:	e015      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800334e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003352:	3328      	adds	r3, #40	; 0x28
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f000 ff64 	bl	8004224 <RCCEx_PLL3_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003362:	e00a      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800336a:	e006      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800336c:	bf00      	nop
 800336e:	e004      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003370:	bf00      	nop
 8003372:	e002      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003374:	bf00      	nop
 8003376:	e000      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800337a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10b      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003382:	4b39      	ldr	r3, [pc, #228]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003386:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800338a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800338e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003392:	4a35      	ldr	r2, [pc, #212]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003394:	430b      	orrs	r3, r1
 8003396:	6553      	str	r3, [r2, #84]	; 0x54
 8003398:	e003      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800339e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80033a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80033ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80033b2:	2300      	movs	r3, #0
 80033b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80033b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80033bc:	460b      	mov	r3, r1
 80033be:	4313      	orrs	r3, r2
 80033c0:	d058      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033ca:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80033ce:	d033      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80033d0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80033d4:	d82c      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033da:	d02f      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80033dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e0:	d826      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033e6:	d02b      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80033e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033ec:	d820      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033f2:	d012      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80033f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033f8:	d81a      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d022      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80033fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003402:	d115      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003404:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003408:	3308      	adds	r3, #8
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fe57 	bl	80040c0 <RCCEx_PLL2_Config>
 8003412:	4603      	mov	r3, r0
 8003414:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003418:	e015      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800341e:	3328      	adds	r3, #40	; 0x28
 8003420:	2102      	movs	r1, #2
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fefe 	bl	8004224 <RCCEx_PLL3_Config>
 8003428:	4603      	mov	r3, r0
 800342a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800342e:	e00a      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003436:	e006      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003438:	bf00      	nop
 800343a:	e004      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800343c:	bf00      	nop
 800343e:	e002      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003440:	bf00      	nop
 8003442:	e000      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003446:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10e      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003452:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800345a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800345e:	4a02      	ldr	r2, [pc, #8]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003460:	430b      	orrs	r3, r1
 8003462:	6593      	str	r3, [r2, #88]	; 0x58
 8003464:	e006      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003466:	bf00      	nop
 8003468:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003470:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003474:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8003480:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003484:	2300      	movs	r3, #0
 8003486:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800348a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800348e:	460b      	mov	r3, r1
 8003490:	4313      	orrs	r3, r2
 8003492:	d055      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003498:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800349c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80034a0:	d033      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80034a2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80034a6:	d82c      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ac:	d02f      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80034ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034b2:	d826      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034b4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80034b8:	d02b      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80034ba:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80034be:	d820      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034c4:	d012      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80034c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034ca:	d81a      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d022      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80034d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034d4:	d115      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034da:	3308      	adds	r3, #8
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 fdee 	bl	80040c0 <RCCEx_PLL2_Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80034ea:	e015      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034f0:	3328      	adds	r3, #40	; 0x28
 80034f2:	2102      	movs	r1, #2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 fe95 	bl	8004224 <RCCEx_PLL3_Config>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003500:	e00a      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003508:	e006      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800350a:	bf00      	nop
 800350c:	e004      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800350e:	bf00      	nop
 8003510:	e002      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003512:	bf00      	nop
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003516:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003518:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10b      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003520:	4ba1      	ldr	r3, [pc, #644]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003524:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800352c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003530:	4a9d      	ldr	r2, [pc, #628]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003532:	430b      	orrs	r3, r1
 8003534:	6593      	str	r3, [r2, #88]	; 0x58
 8003536:	e003      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003538:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800353c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f002 0308 	and.w	r3, r2, #8
 800354c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003556:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800355a:	460b      	mov	r3, r1
 800355c:	4313      	orrs	r3, r2
 800355e:	d01e      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003560:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003568:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356c:	d10c      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800356e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003572:	3328      	adds	r3, #40	; 0x28
 8003574:	2102      	movs	r1, #2
 8003576:	4618      	mov	r0, r3
 8003578:	f000 fe54 	bl	8004224 <RCCEx_PLL3_Config>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003588:	4b87      	ldr	r3, [pc, #540]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800358a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003594:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003598:	4a83      	ldr	r2, [pc, #524]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800359a:	430b      	orrs	r3, r1
 800359c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a6:	f002 0310 	and.w	r3, r2, #16
 80035aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80035ae:	2300      	movs	r3, #0
 80035b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80035b4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80035b8:	460b      	mov	r3, r1
 80035ba:	4313      	orrs	r3, r2
 80035bc:	d01e      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035ca:	d10c      	bne.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035d0:	3328      	adds	r3, #40	; 0x28
 80035d2:	2102      	movs	r1, #2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fe25 	bl	8004224 <RCCEx_PLL3_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035e6:	4b70      	ldr	r3, [pc, #448]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035f6:	4a6c      	ldr	r2, [pc, #432]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035f8:	430b      	orrs	r3, r1
 80035fa:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003604:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003608:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800360c:	2300      	movs	r3, #0
 800360e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003612:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003616:	460b      	mov	r3, r1
 8003618:	4313      	orrs	r3, r2
 800361a:	d03e      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800361c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003620:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003624:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003628:	d022      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800362a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800362e:	d81b      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003638:	d00b      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800363a:	e015      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800363c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003640:	3308      	adds	r3, #8
 8003642:	2100      	movs	r1, #0
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fd3b 	bl	80040c0 <RCCEx_PLL2_Config>
 800364a:	4603      	mov	r3, r0
 800364c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003650:	e00f      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003656:	3328      	adds	r3, #40	; 0x28
 8003658:	2102      	movs	r1, #2
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fde2 	bl	8004224 <RCCEx_PLL3_Config>
 8003660:	4603      	mov	r3, r0
 8003662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003666:	e004      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800366e:	e000      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10b      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800367a:	4b4b      	ldr	r3, [pc, #300]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800368a:	4a47      	ldr	r2, [pc, #284]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800368c:	430b      	orrs	r3, r1
 800368e:	6593      	str	r3, [r2, #88]	; 0x58
 8003690:	e003      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003692:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003696:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800369a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80036a6:	67bb      	str	r3, [r7, #120]	; 0x78
 80036a8:	2300      	movs	r3, #0
 80036aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80036ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80036b0:	460b      	mov	r3, r1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	d03b      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80036b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036c2:	d01f      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80036c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036c8:	d818      	bhi.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80036ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036ce:	d003      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80036d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036d4:	d007      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80036d6:	e011      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d8:	4b33      	ldr	r3, [pc, #204]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036dc:	4a32      	ldr	r2, [pc, #200]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80036e4:	e00f      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036ea:	3328      	adds	r3, #40	; 0x28
 80036ec:	2101      	movs	r1, #1
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fd98 	bl	8004224 <RCCEx_PLL3_Config>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80036fa:	e004      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003702:	e000      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003706:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10b      	bne.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800370e:	4b26      	ldr	r3, [pc, #152]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003712:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003716:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	4a22      	ldr	r2, [pc, #136]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003720:	430b      	orrs	r3, r1
 8003722:	6553      	str	r3, [r2, #84]	; 0x54
 8003724:	e003      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003726:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800372a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800373a:	673b      	str	r3, [r7, #112]	; 0x70
 800373c:	2300      	movs	r3, #0
 800373e:	677b      	str	r3, [r7, #116]	; 0x74
 8003740:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003744:	460b      	mov	r3, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	d034      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800374a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800374e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003758:	d007      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800375a:	e011      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800375c:	4b12      	ldr	r3, [pc, #72]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	4a11      	ldr	r2, [pc, #68]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003762:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003766:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003768:	e00e      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800376a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800376e:	3308      	adds	r3, #8
 8003770:	2102      	movs	r1, #2
 8003772:	4618      	mov	r0, r3
 8003774:	f000 fca4 	bl	80040c0 <RCCEx_PLL2_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800377e:	e003      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003788:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10d      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003794:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800379c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800379e:	4a02      	ldr	r2, [pc, #8]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037a0:	430b      	orrs	r3, r1
 80037a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80037b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80037c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80037c2:	2300      	movs	r3, #0
 80037c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80037ca:	460b      	mov	r3, r1
 80037cc:	4313      	orrs	r3, r2
 80037ce:	d00c      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80037d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037d4:	3328      	adds	r3, #40	; 0x28
 80037d6:	2102      	movs	r1, #2
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fd23 	bl	8004224 <RCCEx_PLL3_Config>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80037ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80037f6:	663b      	str	r3, [r7, #96]	; 0x60
 80037f8:	2300      	movs	r3, #0
 80037fa:	667b      	str	r3, [r7, #100]	; 0x64
 80037fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003800:	460b      	mov	r3, r1
 8003802:	4313      	orrs	r3, r2
 8003804:	d038      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800380a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800380e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003812:	d018      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003818:	d811      	bhi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800381a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800381e:	d014      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003824:	d80b      	bhi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003826:	2b00      	cmp	r3, #0
 8003828:	d011      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800382a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800382e:	d106      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003830:	4bc3      	ldr	r3, [pc, #780]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003834:	4ac2      	ldr	r2, [pc, #776]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800383a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800383c:	e008      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003844:	e004      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003846:	bf00      	nop
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800384a:	bf00      	nop
 800384c:	e000      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800384e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003850:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003858:	4bb9      	ldr	r3, [pc, #740]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800385a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003860:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003868:	4ab5      	ldr	r2, [pc, #724]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800386a:	430b      	orrs	r3, r1
 800386c:	6553      	str	r3, [r2, #84]	; 0x54
 800386e:	e003      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8003884:	65bb      	str	r3, [r7, #88]	; 0x58
 8003886:	2300      	movs	r3, #0
 8003888:	65fb      	str	r3, [r7, #92]	; 0x5c
 800388a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800388e:	460b      	mov	r3, r1
 8003890:	4313      	orrs	r3, r2
 8003892:	d009      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003894:	4baa      	ldr	r3, [pc, #680]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003898:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800389c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038a2:	4aa7      	ldr	r2, [pc, #668]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038a4:	430b      	orrs	r3, r1
 80038a6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80038b4:	653b      	str	r3, [r7, #80]	; 0x50
 80038b6:	2300      	movs	r3, #0
 80038b8:	657b      	str	r3, [r7, #84]	; 0x54
 80038ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80038be:	460b      	mov	r3, r1
 80038c0:	4313      	orrs	r3, r2
 80038c2:	d00a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80038c4:	4b9e      	ldr	r3, [pc, #632]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80038cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80038d4:	4a9a      	ldr	r2, [pc, #616]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038d6:	430b      	orrs	r3, r1
 80038d8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80038e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80038e8:	2300      	movs	r3, #0
 80038ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80038f0:	460b      	mov	r3, r1
 80038f2:	4313      	orrs	r3, r2
 80038f4:	d009      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038f6:	4b92      	ldr	r3, [pc, #584]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fa:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003902:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003904:	4a8e      	ldr	r2, [pc, #568]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003906:	430b      	orrs	r3, r1
 8003908:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8003916:	643b      	str	r3, [r7, #64]	; 0x40
 8003918:	2300      	movs	r3, #0
 800391a:	647b      	str	r3, [r7, #68]	; 0x44
 800391c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003920:	460b      	mov	r3, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003926:	4b86      	ldr	r3, [pc, #536]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	4a85      	ldr	r2, [pc, #532]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800392c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003930:	6113      	str	r3, [r2, #16]
 8003932:	4b83      	ldr	r3, [pc, #524]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003934:	6919      	ldr	r1, [r3, #16]
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800393a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800393e:	4a80      	ldr	r2, [pc, #512]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003940:	430b      	orrs	r3, r1
 8003942:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8003950:	63bb      	str	r3, [r7, #56]	; 0x38
 8003952:	2300      	movs	r3, #0
 8003954:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003956:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800395a:	460b      	mov	r3, r1
 800395c:	4313      	orrs	r3, r2
 800395e:	d009      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003960:	4b77      	ldr	r3, [pc, #476]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003964:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800396c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396e:	4a74      	ldr	r2, [pc, #464]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003970:	430b      	orrs	r3, r1
 8003972:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8003980:	633b      	str	r3, [r7, #48]	; 0x30
 8003982:	2300      	movs	r3, #0
 8003984:	637b      	str	r3, [r7, #52]	; 0x34
 8003986:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d00a      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003990:	4b6b      	ldr	r3, [pc, #428]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003994:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800399c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a0:	4a67      	ldr	r2, [pc, #412]	; (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039a2:	430b      	orrs	r3, r1
 80039a4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80039a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ae:	2100      	movs	r1, #0
 80039b0:	62b9      	str	r1, [r7, #40]	; 0x28
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80039bc:	460b      	mov	r3, r1
 80039be:	4313      	orrs	r3, r2
 80039c0:	d011      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039c6:	3308      	adds	r3, #8
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fb78 	bl	80040c0 <RCCEx_PLL2_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80039d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80039e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ee:	2100      	movs	r1, #0
 80039f0:	6239      	str	r1, [r7, #32]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24
 80039f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80039fc:	460b      	mov	r3, r1
 80039fe:	4313      	orrs	r3, r2
 8003a00:	d011      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a06:	3308      	adds	r3, #8
 8003a08:	2101      	movs	r1, #1
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 fb58 	bl	80040c0 <RCCEx_PLL2_Config>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003a16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	2100      	movs	r1, #0
 8003a30:	61b9      	str	r1, [r7, #24]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	61fb      	str	r3, [r7, #28]
 8003a38:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	d011      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a46:	3308      	adds	r3, #8
 8003a48:	2102      	movs	r1, #2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fb38 	bl	80040c0 <RCCEx_PLL2_Config>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003a56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	2100      	movs	r1, #0
 8003a70:	6139      	str	r1, [r7, #16]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	d011      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a86:	3328      	adds	r3, #40	; 0x28
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 fbca 	bl	8004224 <RCCEx_PLL3_Config>
 8003a90:	4603      	mov	r3, r0
 8003a92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8003a96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003aa2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	2100      	movs	r1, #0
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003abc:	460b      	mov	r3, r1
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	d011      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ac6:	3328      	adds	r3, #40	; 0x28
 8003ac8:	2101      	movs	r1, #1
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 fbaa 	bl	8004224 <RCCEx_PLL3_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ade:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ae2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aee:	2100      	movs	r1, #0
 8003af0:	6039      	str	r1, [r7, #0]
 8003af2:	f003 0320 	and.w	r3, r3, #32
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003afc:	460b      	mov	r3, r1
 8003afe:	4313      	orrs	r3, r2
 8003b00:	d011      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b06:	3328      	adds	r3, #40	; 0x28
 8003b08:	2102      	movs	r1, #2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 fb8a 	bl	8004224 <RCCEx_PLL3_Config>
 8003b10:	4603      	mov	r3, r0
 8003b12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003b16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003b22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8003b26:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b40:	58024400 	.word	0x58024400

08003b44 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003b48:	f7fe fd96 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	091b      	lsrs	r3, r3, #4
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4904      	ldr	r1, [pc, #16]	; (8003b6c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	58024400 	.word	0x58024400
 8003b6c:	08007758 	.word	0x08007758

08003b70 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b089      	sub	sp, #36	; 0x24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b78:	4ba1      	ldr	r3, [pc, #644]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7c:	f003 0303 	and.w	r3, r3, #3
 8003b80:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003b82:	4b9f      	ldr	r3, [pc, #636]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	0b1b      	lsrs	r3, r3, #12
 8003b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b8c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003b8e:	4b9c      	ldr	r3, [pc, #624]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	091b      	lsrs	r3, r3, #4
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003b9a:	4b99      	ldr	r3, [pc, #612]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	08db      	lsrs	r3, r3, #3
 8003ba0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	ee07 3a90 	vmov	s15, r3
 8003bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 8111 	beq.w	8003de0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	f000 8083 	beq.w	8003ccc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	f200 80a1 	bhi.w	8003d10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d003      	beq.n	8003bdc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d056      	beq.n	8003c88 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003bda:	e099      	b.n	8003d10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bdc:	4b88      	ldr	r3, [pc, #544]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0320 	and.w	r3, r3, #32
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d02d      	beq.n	8003c44 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003be8:	4b85      	ldr	r3, [pc, #532]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	08db      	lsrs	r3, r3, #3
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	4a84      	ldr	r2, [pc, #528]	; (8003e04 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	ee07 3a90 	vmov	s15, r3
 8003c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	ee07 3a90 	vmov	s15, r3
 8003c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c12:	4b7b      	ldr	r3, [pc, #492]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c22:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c26:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003c42:	e087      	b.n	8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	ee07 3a90 	vmov	s15, r3
 8003c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003e0c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c56:	4b6a      	ldr	r3, [pc, #424]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c5e:	ee07 3a90 	vmov	s15, r3
 8003c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c66:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c86:	e065      	b.n	8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	ee07 3a90 	vmov	s15, r3
 8003c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003e10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c9a:	4b59      	ldr	r3, [pc, #356]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003caa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003cca:	e043      	b.n	8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	ee07 3a90 	vmov	s15, r3
 8003cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003e14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cde:	4b48      	ldr	r3, [pc, #288]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce6:	ee07 3a90 	vmov	s15, r3
 8003cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cf2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d0e:	e021      	b.n	8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	ee07 3a90 	vmov	s15, r3
 8003d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003e10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d22:	4b37      	ldr	r3, [pc, #220]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d2a:	ee07 3a90 	vmov	s15, r3
 8003d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d36:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d52:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003d54:	4b2a      	ldr	r3, [pc, #168]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d58:	0a5b      	lsrs	r3, r3, #9
 8003d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5e:	ee07 3a90 	vmov	s15, r3
 8003d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d7a:	ee17 2a90 	vmov	r2, s15
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003d82:	4b1f      	ldr	r3, [pc, #124]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d86:	0c1b      	lsrs	r3, r3, #16
 8003d88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d8c:	ee07 3a90 	vmov	s15, r3
 8003d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003da8:	ee17 2a90 	vmov	r2, s15
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003db0:	4b13      	ldr	r3, [pc, #76]	; (8003e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db4:	0e1b      	lsrs	r3, r3, #24
 8003db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dba:	ee07 3a90 	vmov	s15, r3
 8003dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003dca:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dd6:	ee17 2a90 	vmov	r2, s15
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003dde:	e008      	b.n	8003df2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	609a      	str	r2, [r3, #8]
}
 8003df2:	bf00      	nop
 8003df4:	3724      	adds	r7, #36	; 0x24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	58024400 	.word	0x58024400
 8003e04:	03d09000 	.word	0x03d09000
 8003e08:	46000000 	.word	0x46000000
 8003e0c:	4c742400 	.word	0x4c742400
 8003e10:	4a742400 	.word	0x4a742400
 8003e14:	4bb71b00 	.word	0x4bb71b00

08003e18 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e20:	4ba1      	ldr	r3, [pc, #644]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003e2a:	4b9f      	ldr	r3, [pc, #636]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2e:	0d1b      	lsrs	r3, r3, #20
 8003e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e34:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003e36:	4b9c      	ldr	r3, [pc, #624]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003e42:	4b99      	ldr	r3, [pc, #612]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	08db      	lsrs	r3, r3, #3
 8003e48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	ee07 3a90 	vmov	s15, r3
 8003e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 8111 	beq.w	8004088 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	f000 8083 	beq.w	8003f74 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	f200 80a1 	bhi.w	8003fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d056      	beq.n	8003f30 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003e82:	e099      	b.n	8003fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e84:	4b88      	ldr	r3, [pc, #544]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0320 	and.w	r3, r3, #32
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d02d      	beq.n	8003eec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e90:	4b85      	ldr	r3, [pc, #532]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	08db      	lsrs	r3, r3, #3
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	4a84      	ldr	r2, [pc, #528]	; (80040ac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	ee07 3a90 	vmov	s15, r3
 8003ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	ee07 3a90 	vmov	s15, r3
 8003eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eba:	4b7b      	ldr	r3, [pc, #492]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec2:	ee07 3a90 	vmov	s15, r3
 8003ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ece:	eddf 5a78 	vldr	s11, [pc, #480]	; 80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ee6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003eea:	e087      	b.n	8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80040b4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003efe:	4b6a      	ldr	r3, [pc, #424]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f12:	eddf 5a67 	vldr	s11, [pc, #412]	; 80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f2e:	e065      	b.n	8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f3a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80040b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f42:	4b59      	ldr	r3, [pc, #356]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f52:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f56:	eddf 5a56 	vldr	s11, [pc, #344]	; 80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f72:	e043      	b.n	8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80040bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f86:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f96:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f9a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fb6:	e021      	b.n	8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80040b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003fc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fca:	4b37      	ldr	r3, [pc, #220]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd2:	ee07 3a90 	vmov	s15, r3
 8003fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fda:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fde:	eddf 5a34 	vldr	s11, [pc, #208]	; 80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ffa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003ffc:	4b2a      	ldr	r3, [pc, #168]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004000:	0a5b      	lsrs	r3, r3, #9
 8004002:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004006:	ee07 3a90 	vmov	s15, r3
 800400a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800400e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004012:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004016:	edd7 6a07 	vldr	s13, [r7, #28]
 800401a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800401e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004022:	ee17 2a90 	vmov	r2, s15
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800402a:	4b1f      	ldr	r3, [pc, #124]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	0c1b      	lsrs	r3, r3, #16
 8004030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004034:	ee07 3a90 	vmov	s15, r3
 8004038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800403c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004040:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004044:	edd7 6a07 	vldr	s13, [r7, #28]
 8004048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800404c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004050:	ee17 2a90 	vmov	r2, s15
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004058:	4b13      	ldr	r3, [pc, #76]	; (80040a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800405a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405c:	0e1b      	lsrs	r3, r3, #24
 800405e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004062:	ee07 3a90 	vmov	s15, r3
 8004066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800406e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004072:	edd7 6a07 	vldr	s13, [r7, #28]
 8004076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800407a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800407e:	ee17 2a90 	vmov	r2, s15
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004086:	e008      	b.n	800409a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	609a      	str	r2, [r3, #8]
}
 800409a:	bf00      	nop
 800409c:	3724      	adds	r7, #36	; 0x24
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	58024400 	.word	0x58024400
 80040ac:	03d09000 	.word	0x03d09000
 80040b0:	46000000 	.word	0x46000000
 80040b4:	4c742400 	.word	0x4c742400
 80040b8:	4a742400 	.word	0x4a742400
 80040bc:	4bb71b00 	.word	0x4bb71b00

080040c0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040ca:	2300      	movs	r3, #0
 80040cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80040ce:	4b53      	ldr	r3, [pc, #332]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80040d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d101      	bne.n	80040de <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e099      	b.n	8004212 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80040de:	4b4f      	ldr	r3, [pc, #316]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a4e      	ldr	r2, [pc, #312]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80040e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80040e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040ea:	f7fd f80f 	bl	800110c <HAL_GetTick>
 80040ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80040f0:	e008      	b.n	8004104 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80040f2:	f7fd f80b 	bl	800110c <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e086      	b.n	8004212 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004104:	4b45      	ldr	r3, [pc, #276]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f0      	bne.n	80040f2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004110:	4b42      	ldr	r3, [pc, #264]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004114:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	031b      	lsls	r3, r3, #12
 800411e:	493f      	ldr	r1, [pc, #252]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004120:	4313      	orrs	r3, r2
 8004122:	628b      	str	r3, [r1, #40]	; 0x28
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	3b01      	subs	r3, #1
 800412a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	3b01      	subs	r3, #1
 8004134:	025b      	lsls	r3, r3, #9
 8004136:	b29b      	uxth	r3, r3
 8004138:	431a      	orrs	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	3b01      	subs	r3, #1
 8004140:	041b      	lsls	r3, r3, #16
 8004142:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	3b01      	subs	r3, #1
 800414e:	061b      	lsls	r3, r3, #24
 8004150:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004154:	4931      	ldr	r1, [pc, #196]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004156:	4313      	orrs	r3, r2
 8004158:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800415a:	4b30      	ldr	r3, [pc, #192]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 800415c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	492d      	ldr	r1, [pc, #180]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004168:	4313      	orrs	r3, r2
 800416a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800416c:	4b2b      	ldr	r3, [pc, #172]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 800416e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004170:	f023 0220 	bic.w	r2, r3, #32
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	4928      	ldr	r1, [pc, #160]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 800417a:	4313      	orrs	r3, r2
 800417c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800417e:	4b27      	ldr	r3, [pc, #156]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004182:	4a26      	ldr	r2, [pc, #152]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004184:	f023 0310 	bic.w	r3, r3, #16
 8004188:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800418a:	4b24      	ldr	r3, [pc, #144]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 800418c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800418e:	4b24      	ldr	r3, [pc, #144]	; (8004220 <RCCEx_PLL2_Config+0x160>)
 8004190:	4013      	ands	r3, r2
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	69d2      	ldr	r2, [r2, #28]
 8004196:	00d2      	lsls	r2, r2, #3
 8004198:	4920      	ldr	r1, [pc, #128]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 800419a:	4313      	orrs	r3, r2
 800419c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800419e:	4b1f      	ldr	r3, [pc, #124]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a2:	4a1e      	ldr	r2, [pc, #120]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041a4:	f043 0310 	orr.w	r3, r3, #16
 80041a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d106      	bne.n	80041be <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80041b0:	4b1a      	ldr	r3, [pc, #104]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b4:	4a19      	ldr	r2, [pc, #100]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80041ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 80041bc:	e00f      	b.n	80041de <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d106      	bne.n	80041d2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80041c4:	4b15      	ldr	r3, [pc, #84]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	4a14      	ldr	r2, [pc, #80]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 80041d0:	e005      	b.n	80041de <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80041d2:	4b12      	ldr	r3, [pc, #72]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	4a11      	ldr	r2, [pc, #68]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041dc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80041de:	4b0f      	ldr	r3, [pc, #60]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a0e      	ldr	r2, [pc, #56]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 80041e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041ea:	f7fc ff8f 	bl	800110c <HAL_GetTick>
 80041ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80041f0:	e008      	b.n	8004204 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80041f2:	f7fc ff8b 	bl	800110c <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e006      	b.n	8004212 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004204:	4b05      	ldr	r3, [pc, #20]	; (800421c <RCCEx_PLL2_Config+0x15c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0f0      	beq.n	80041f2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004210:	7bfb      	ldrb	r3, [r7, #15]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	58024400 	.word	0x58024400
 8004220:	ffff0007 	.word	0xffff0007

08004224 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004232:	4b53      	ldr	r3, [pc, #332]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004236:	f003 0303 	and.w	r3, r3, #3
 800423a:	2b03      	cmp	r3, #3
 800423c:	d101      	bne.n	8004242 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e099      	b.n	8004376 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004242:	4b4f      	ldr	r3, [pc, #316]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a4e      	ldr	r2, [pc, #312]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004248:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800424e:	f7fc ff5d 	bl	800110c <HAL_GetTick>
 8004252:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004254:	e008      	b.n	8004268 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004256:	f7fc ff59 	bl	800110c <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e086      	b.n	8004376 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004268:	4b45      	ldr	r3, [pc, #276]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f0      	bne.n	8004256 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004274:	4b42      	ldr	r3, [pc, #264]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004278:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	051b      	lsls	r3, r3, #20
 8004282:	493f      	ldr	r1, [pc, #252]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004284:	4313      	orrs	r3, r2
 8004286:	628b      	str	r3, [r1, #40]	; 0x28
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	3b01      	subs	r3, #1
 800428e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	3b01      	subs	r3, #1
 8004298:	025b      	lsls	r3, r3, #9
 800429a:	b29b      	uxth	r3, r3
 800429c:	431a      	orrs	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	041b      	lsls	r3, r3, #16
 80042a6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	061b      	lsls	r3, r3, #24
 80042b4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80042b8:	4931      	ldr	r1, [pc, #196]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80042be:	4b30      	ldr	r3, [pc, #192]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	492d      	ldr	r1, [pc, #180]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80042d0:	4b2b      	ldr	r3, [pc, #172]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	4928      	ldr	r1, [pc, #160]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80042e2:	4b27      	ldr	r3, [pc, #156]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e6:	4a26      	ldr	r2, [pc, #152]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80042ee:	4b24      	ldr	r3, [pc, #144]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042f2:	4b24      	ldr	r3, [pc, #144]	; (8004384 <RCCEx_PLL3_Config+0x160>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	69d2      	ldr	r2, [r2, #28]
 80042fa:	00d2      	lsls	r2, r2, #3
 80042fc:	4920      	ldr	r1, [pc, #128]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004302:	4b1f      	ldr	r3, [pc, #124]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	4a1e      	ldr	r2, [pc, #120]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800430c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d106      	bne.n	8004322 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	4a19      	ldr	r2, [pc, #100]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800431a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800431e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004320:	e00f      	b.n	8004342 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004328:	4b15      	ldr	r3, [pc, #84]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800432a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432c:	4a14      	ldr	r2, [pc, #80]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800432e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004332:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004334:	e005      	b.n	8004342 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004336:	4b12      	ldr	r3, [pc, #72]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433a:	4a11      	ldr	r2, [pc, #68]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800433c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004340:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004342:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a0e      	ldr	r2, [pc, #56]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 8004348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800434c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800434e:	f7fc fedd 	bl	800110c <HAL_GetTick>
 8004352:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004354:	e008      	b.n	8004368 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004356:	f7fc fed9 	bl	800110c <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e006      	b.n	8004376 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004368:	4b05      	ldr	r3, [pc, #20]	; (8004380 <RCCEx_PLL3_Config+0x15c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0f0      	beq.n	8004356 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004374:	7bfb      	ldrb	r3, [r7, #15]
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	58024400 	.word	0x58024400
 8004384:	ffff0007 	.word	0xffff0007

08004388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e049      	b.n	800442e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d106      	bne.n	80043b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7fc fc74 	bl	8000c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f000 fd5a 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b01      	cmp	r3, #1
 800444a:	d001      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e054      	b.n	80044fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0201 	orr.w	r2, r2, #1
 8004466:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a26      	ldr	r2, [pc, #152]	; (8004508 <HAL_TIM_Base_Start_IT+0xd0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d022      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800447a:	d01d      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a22      	ldr	r2, [pc, #136]	; (800450c <HAL_TIM_Base_Start_IT+0xd4>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d018      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a21      	ldr	r2, [pc, #132]	; (8004510 <HAL_TIM_Base_Start_IT+0xd8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d013      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1f      	ldr	r2, [pc, #124]	; (8004514 <HAL_TIM_Base_Start_IT+0xdc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d00e      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1e      	ldr	r2, [pc, #120]	; (8004518 <HAL_TIM_Base_Start_IT+0xe0>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d009      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a1c      	ldr	r2, [pc, #112]	; (800451c <HAL_TIM_Base_Start_IT+0xe4>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a1b      	ldr	r2, [pc, #108]	; (8004520 <HAL_TIM_Base_Start_IT+0xe8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d115      	bne.n	80044e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	4b19      	ldr	r3, [pc, #100]	; (8004524 <HAL_TIM_Base_Start_IT+0xec>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b06      	cmp	r3, #6
 80044c8:	d015      	beq.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044d0:	d011      	beq.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e2:	e008      	b.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f042 0201 	orr.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	e000      	b.n	80044f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40010000 	.word	0x40010000
 800450c:	40000400 	.word	0x40000400
 8004510:	40000800 	.word	0x40000800
 8004514:	40000c00 	.word	0x40000c00
 8004518:	40010400 	.word	0x40010400
 800451c:	40001800 	.word	0x40001800
 8004520:	40014000 	.word	0x40014000
 8004524:	00010007 	.word	0x00010007

08004528 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e049      	b.n	80045ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d106      	bne.n	8004554 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f841 	bl	80045d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2202      	movs	r2, #2
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3304      	adds	r3, #4
 8004564:	4619      	mov	r1, r3
 8004566:	4610      	mov	r0, r2
 8004568:	f000 fc8a 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
	...

080045ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d109      	bne.n	8004610 <HAL_TIM_PWM_Start+0x24>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b01      	cmp	r3, #1
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	e03c      	b.n	800468a <HAL_TIM_PWM_Start+0x9e>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b04      	cmp	r3, #4
 8004614:	d109      	bne.n	800462a <HAL_TIM_PWM_Start+0x3e>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b01      	cmp	r3, #1
 8004620:	bf14      	ite	ne
 8004622:	2301      	movne	r3, #1
 8004624:	2300      	moveq	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	e02f      	b.n	800468a <HAL_TIM_PWM_Start+0x9e>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b08      	cmp	r3, #8
 800462e:	d109      	bne.n	8004644 <HAL_TIM_PWM_Start+0x58>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b01      	cmp	r3, #1
 800463a:	bf14      	ite	ne
 800463c:	2301      	movne	r3, #1
 800463e:	2300      	moveq	r3, #0
 8004640:	b2db      	uxtb	r3, r3
 8004642:	e022      	b.n	800468a <HAL_TIM_PWM_Start+0x9e>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2b0c      	cmp	r3, #12
 8004648:	d109      	bne.n	800465e <HAL_TIM_PWM_Start+0x72>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b01      	cmp	r3, #1
 8004654:	bf14      	ite	ne
 8004656:	2301      	movne	r3, #1
 8004658:	2300      	moveq	r3, #0
 800465a:	b2db      	uxtb	r3, r3
 800465c:	e015      	b.n	800468a <HAL_TIM_PWM_Start+0x9e>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b10      	cmp	r3, #16
 8004662:	d109      	bne.n	8004678 <HAL_TIM_PWM_Start+0x8c>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	bf14      	ite	ne
 8004670:	2301      	movne	r3, #1
 8004672:	2300      	moveq	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	e008      	b.n	800468a <HAL_TIM_PWM_Start+0x9e>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b01      	cmp	r3, #1
 8004682:	bf14      	ite	ne
 8004684:	2301      	movne	r3, #1
 8004686:	2300      	moveq	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e0a1      	b.n	80047d6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d104      	bne.n	80046a2 <HAL_TIM_PWM_Start+0xb6>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046a0:	e023      	b.n	80046ea <HAL_TIM_PWM_Start+0xfe>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d104      	bne.n	80046b2 <HAL_TIM_PWM_Start+0xc6>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046b0:	e01b      	b.n	80046ea <HAL_TIM_PWM_Start+0xfe>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b08      	cmp	r3, #8
 80046b6:	d104      	bne.n	80046c2 <HAL_TIM_PWM_Start+0xd6>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c0:	e013      	b.n	80046ea <HAL_TIM_PWM_Start+0xfe>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b0c      	cmp	r3, #12
 80046c6:	d104      	bne.n	80046d2 <HAL_TIM_PWM_Start+0xe6>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046d0:	e00b      	b.n	80046ea <HAL_TIM_PWM_Start+0xfe>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b10      	cmp	r3, #16
 80046d6:	d104      	bne.n	80046e2 <HAL_TIM_PWM_Start+0xf6>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2202      	movs	r2, #2
 80046dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e0:	e003      	b.n	80046ea <HAL_TIM_PWM_Start+0xfe>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2202      	movs	r2, #2
 80046e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2201      	movs	r2, #1
 80046f0:	6839      	ldr	r1, [r7, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 ffde 	bl	80056b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a38      	ldr	r2, [pc, #224]	; (80047e0 <HAL_TIM_PWM_Start+0x1f4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d013      	beq.n	800472a <HAL_TIM_PWM_Start+0x13e>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a37      	ldr	r2, [pc, #220]	; (80047e4 <HAL_TIM_PWM_Start+0x1f8>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d00e      	beq.n	800472a <HAL_TIM_PWM_Start+0x13e>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a35      	ldr	r2, [pc, #212]	; (80047e8 <HAL_TIM_PWM_Start+0x1fc>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d009      	beq.n	800472a <HAL_TIM_PWM_Start+0x13e>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a34      	ldr	r2, [pc, #208]	; (80047ec <HAL_TIM_PWM_Start+0x200>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d004      	beq.n	800472a <HAL_TIM_PWM_Start+0x13e>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a32      	ldr	r2, [pc, #200]	; (80047f0 <HAL_TIM_PWM_Start+0x204>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d101      	bne.n	800472e <HAL_TIM_PWM_Start+0x142>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <HAL_TIM_PWM_Start+0x144>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004742:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a25      	ldr	r2, [pc, #148]	; (80047e0 <HAL_TIM_PWM_Start+0x1f4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d022      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004756:	d01d      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a25      	ldr	r2, [pc, #148]	; (80047f4 <HAL_TIM_PWM_Start+0x208>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d018      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a24      	ldr	r2, [pc, #144]	; (80047f8 <HAL_TIM_PWM_Start+0x20c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d013      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a22      	ldr	r2, [pc, #136]	; (80047fc <HAL_TIM_PWM_Start+0x210>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d00e      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a1a      	ldr	r2, [pc, #104]	; (80047e4 <HAL_TIM_PWM_Start+0x1f8>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d009      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a1e      	ldr	r2, [pc, #120]	; (8004800 <HAL_TIM_PWM_Start+0x214>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d004      	beq.n	8004794 <HAL_TIM_PWM_Start+0x1a8>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a16      	ldr	r2, [pc, #88]	; (80047e8 <HAL_TIM_PWM_Start+0x1fc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d115      	bne.n	80047c0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689a      	ldr	r2, [r3, #8]
 800479a:	4b1a      	ldr	r3, [pc, #104]	; (8004804 <HAL_TIM_PWM_Start+0x218>)
 800479c:	4013      	ands	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b06      	cmp	r3, #6
 80047a4:	d015      	beq.n	80047d2 <HAL_TIM_PWM_Start+0x1e6>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d011      	beq.n	80047d2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047be:	e008      	b.n	80047d2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0201 	orr.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	e000      	b.n	80047d4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	40010000 	.word	0x40010000
 80047e4:	40010400 	.word	0x40010400
 80047e8:	40014000 	.word	0x40014000
 80047ec:	40014400 	.word	0x40014400
 80047f0:	40014800 	.word	0x40014800
 80047f4:	40000400 	.word	0x40000400
 80047f8:	40000800 	.word	0x40000800
 80047fc:	40000c00 	.word	0x40000c00
 8004800:	40001800 	.word	0x40001800
 8004804:	00010007 	.word	0x00010007

08004808 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d020      	beq.n	800486c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d01b      	beq.n	800486c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0202 	mvn.w	r2, #2
 800483c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 faf6 	bl	8004e44 <HAL_TIM_IC_CaptureCallback>
 8004858:	e005      	b.n	8004866 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fae8 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 faf9 	bl	8004e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	2b00      	cmp	r3, #0
 8004874:	d020      	beq.n	80048b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0304 	and.w	r3, r3, #4
 800487c:	2b00      	cmp	r3, #0
 800487e:	d01b      	beq.n	80048b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f06f 0204 	mvn.w	r2, #4
 8004888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2202      	movs	r2, #2
 800488e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fad0 	bl	8004e44 <HAL_TIM_IC_CaptureCallback>
 80048a4:	e005      	b.n	80048b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fac2 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 fad3 	bl	8004e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d020      	beq.n	8004904 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d01b      	beq.n	8004904 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f06f 0208 	mvn.w	r2, #8
 80048d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2204      	movs	r2, #4
 80048da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 faaa 	bl	8004e44 <HAL_TIM_IC_CaptureCallback>
 80048f0:	e005      	b.n	80048fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fa9c 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 faad 	bl	8004e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b00      	cmp	r3, #0
 800490c:	d020      	beq.n	8004950 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 0310 	and.w	r3, r3, #16
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01b      	beq.n	8004950 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0210 	mvn.w	r2, #16
 8004920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2208      	movs	r2, #8
 8004926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fa84 	bl	8004e44 <HAL_TIM_IC_CaptureCallback>
 800493c:	e005      	b.n	800494a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 fa76 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fa87 	bl	8004e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00c      	beq.n	8004974 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d007      	beq.n	8004974 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f06f 0201 	mvn.w	r2, #1
 800496c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fc f866 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800497a:	2b00      	cmp	r3, #0
 800497c:	d104      	bne.n	8004988 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00c      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498e:	2b00      	cmp	r3, #0
 8004990:	d007      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800499a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 ffc5 	bl	800592c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00c      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 ffbd 	bl	8005940 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00c      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 fa41 	bl	8004e6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00c      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f06f 0220 	mvn.w	r2, #32
 8004a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 ff85 	bl	8005918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a0e:	bf00      	nop
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
	...

08004a18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e0ff      	b.n	8004c36 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b14      	cmp	r3, #20
 8004a42:	f200 80f0 	bhi.w	8004c26 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a46:	a201      	add	r2, pc, #4	; (adr r2, 8004a4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4c:	08004aa1 	.word	0x08004aa1
 8004a50:	08004c27 	.word	0x08004c27
 8004a54:	08004c27 	.word	0x08004c27
 8004a58:	08004c27 	.word	0x08004c27
 8004a5c:	08004ae1 	.word	0x08004ae1
 8004a60:	08004c27 	.word	0x08004c27
 8004a64:	08004c27 	.word	0x08004c27
 8004a68:	08004c27 	.word	0x08004c27
 8004a6c:	08004b23 	.word	0x08004b23
 8004a70:	08004c27 	.word	0x08004c27
 8004a74:	08004c27 	.word	0x08004c27
 8004a78:	08004c27 	.word	0x08004c27
 8004a7c:	08004b63 	.word	0x08004b63
 8004a80:	08004c27 	.word	0x08004c27
 8004a84:	08004c27 	.word	0x08004c27
 8004a88:	08004c27 	.word	0x08004c27
 8004a8c:	08004ba5 	.word	0x08004ba5
 8004a90:	08004c27 	.word	0x08004c27
 8004a94:	08004c27 	.word	0x08004c27
 8004a98:	08004c27 	.word	0x08004c27
 8004a9c:	08004be5 	.word	0x08004be5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fa90 	bl	8004fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0208 	orr.w	r2, r2, #8
 8004aba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699a      	ldr	r2, [r3, #24]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 0204 	bic.w	r2, r2, #4
 8004aca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6999      	ldr	r1, [r3, #24]
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	691a      	ldr	r2, [r3, #16]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	619a      	str	r2, [r3, #24]
      break;
 8004ade:	e0a5      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 fb00 	bl	80050ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699a      	ldr	r2, [r3, #24]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004afa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6999      	ldr	r1, [r3, #24]
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	021a      	lsls	r2, r3, #8
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	619a      	str	r2, [r3, #24]
      break;
 8004b20:	e084      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68b9      	ldr	r1, [r7, #8]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fb69 	bl	8005200 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	69da      	ldr	r2, [r3, #28]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0208 	orr.w	r2, r2, #8
 8004b3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69da      	ldr	r2, [r3, #28]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0204 	bic.w	r2, r2, #4
 8004b4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	69d9      	ldr	r1, [r3, #28]
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	61da      	str	r2, [r3, #28]
      break;
 8004b60:	e064      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68b9      	ldr	r1, [r7, #8]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 fbd1 	bl	8005310 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69da      	ldr	r2, [r3, #28]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	69d9      	ldr	r1, [r3, #28]
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	021a      	lsls	r2, r3, #8
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	61da      	str	r2, [r3, #28]
      break;
 8004ba2:	e043      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68b9      	ldr	r1, [r7, #8]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fc1a 	bl	80053e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0208 	orr.w	r2, r2, #8
 8004bbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0204 	bic.w	r2, r2, #4
 8004bce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004be2:	e023      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 fc5e 	bl	80054ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	021a      	lsls	r2, r3, #8
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	430a      	orrs	r2, r1
 8004c22:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c24:	e002      	b.n	8004c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	75fb      	strb	r3, [r7, #23]
      break;
 8004c2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop

08004c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_TIM_ConfigClockSource+0x1c>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e0dc      	b.n	8004e16 <HAL_TIM_ConfigClockSource+0x1d6>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	4b6a      	ldr	r3, [pc, #424]	; (8004e20 <HAL_TIM_ConfigClockSource+0x1e0>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a64      	ldr	r2, [pc, #400]	; (8004e24 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	f000 80a9 	beq.w	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004c98:	4a62      	ldr	r2, [pc, #392]	; (8004e24 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f200 80ae 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004ca0:	4a61      	ldr	r2, [pc, #388]	; (8004e28 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	f000 80a1 	beq.w	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004ca8:	4a5f      	ldr	r2, [pc, #380]	; (8004e28 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	f200 80a6 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004cb0:	4a5e      	ldr	r2, [pc, #376]	; (8004e2c <HAL_TIM_ConfigClockSource+0x1ec>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	f000 8099 	beq.w	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004cb8:	4a5c      	ldr	r2, [pc, #368]	; (8004e2c <HAL_TIM_ConfigClockSource+0x1ec>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	f200 809e 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004cc0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004cc4:	f000 8091 	beq.w	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004cc8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004ccc:	f200 8096 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004cd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cd4:	f000 8089 	beq.w	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004cd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cdc:	f200 808e 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ce4:	d03e      	beq.n	8004d64 <HAL_TIM_ConfigClockSource+0x124>
 8004ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cea:	f200 8087 	bhi.w	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf2:	f000 8086 	beq.w	8004e02 <HAL_TIM_ConfigClockSource+0x1c2>
 8004cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfa:	d87f      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004cfc:	2b70      	cmp	r3, #112	; 0x70
 8004cfe:	d01a      	beq.n	8004d36 <HAL_TIM_ConfigClockSource+0xf6>
 8004d00:	2b70      	cmp	r3, #112	; 0x70
 8004d02:	d87b      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d04:	2b60      	cmp	r3, #96	; 0x60
 8004d06:	d050      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x16a>
 8004d08:	2b60      	cmp	r3, #96	; 0x60
 8004d0a:	d877      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d0c:	2b50      	cmp	r3, #80	; 0x50
 8004d0e:	d03c      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x14a>
 8004d10:	2b50      	cmp	r3, #80	; 0x50
 8004d12:	d873      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d14:	2b40      	cmp	r3, #64	; 0x40
 8004d16:	d058      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x18a>
 8004d18:	2b40      	cmp	r3, #64	; 0x40
 8004d1a:	d86f      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d1c:	2b30      	cmp	r3, #48	; 0x30
 8004d1e:	d064      	beq.n	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004d20:	2b30      	cmp	r3, #48	; 0x30
 8004d22:	d86b      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d24:	2b20      	cmp	r3, #32
 8004d26:	d060      	beq.n	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d867      	bhi.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d05c      	beq.n	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004d30:	2b10      	cmp	r3, #16
 8004d32:	d05a      	beq.n	8004dea <HAL_TIM_ConfigClockSource+0x1aa>
 8004d34:	e062      	b.n	8004dfc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d46:	f000 fc95 	bl	8005674 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	609a      	str	r2, [r3, #8]
      break;
 8004d62:	e04f      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d74:	f000 fc7e 	bl	8005674 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d86:	609a      	str	r2, [r3, #8]
      break;
 8004d88:	e03c      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d96:	461a      	mov	r2, r3
 8004d98:	f000 fbee 	bl	8005578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2150      	movs	r1, #80	; 0x50
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 fc48 	bl	8005638 <TIM_ITRx_SetConfig>
      break;
 8004da8:	e02c      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004db6:	461a      	mov	r2, r3
 8004db8:	f000 fc0d 	bl	80055d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2160      	movs	r1, #96	; 0x60
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fc38 	bl	8005638 <TIM_ITRx_SetConfig>
      break;
 8004dc8:	e01c      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	f000 fbce 	bl	8005578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2140      	movs	r1, #64	; 0x40
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 fc28 	bl	8005638 <TIM_ITRx_SetConfig>
      break;
 8004de8:	e00c      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4619      	mov	r1, r3
 8004df4:	4610      	mov	r0, r2
 8004df6:	f000 fc1f 	bl	8005638 <TIM_ITRx_SetConfig>
      break;
 8004dfa:	e003      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8004e00:	e000      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8004e02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	ffceff88 	.word	0xffceff88
 8004e24:	00100040 	.word	0x00100040
 8004e28:	00100030 	.word	0x00100030
 8004e2c:	00100020 	.word	0x00100020

08004e30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a46      	ldr	r2, [pc, #280]	; (8004fac <TIM_Base_SetConfig+0x12c>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d013      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e9e:	d00f      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a43      	ldr	r2, [pc, #268]	; (8004fb0 <TIM_Base_SetConfig+0x130>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00b      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a42      	ldr	r2, [pc, #264]	; (8004fb4 <TIM_Base_SetConfig+0x134>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d007      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a41      	ldr	r2, [pc, #260]	; (8004fb8 <TIM_Base_SetConfig+0x138>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d003      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a40      	ldr	r2, [pc, #256]	; (8004fbc <TIM_Base_SetConfig+0x13c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d108      	bne.n	8004ed2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a35      	ldr	r2, [pc, #212]	; (8004fac <TIM_Base_SetConfig+0x12c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d01f      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee0:	d01b      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a32      	ldr	r2, [pc, #200]	; (8004fb0 <TIM_Base_SetConfig+0x130>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d017      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a31      	ldr	r2, [pc, #196]	; (8004fb4 <TIM_Base_SetConfig+0x134>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d013      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a30      	ldr	r2, [pc, #192]	; (8004fb8 <TIM_Base_SetConfig+0x138>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d00f      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a2f      	ldr	r2, [pc, #188]	; (8004fbc <TIM_Base_SetConfig+0x13c>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d00b      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a2e      	ldr	r2, [pc, #184]	; (8004fc0 <TIM_Base_SetConfig+0x140>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d007      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a2d      	ldr	r2, [pc, #180]	; (8004fc4 <TIM_Base_SetConfig+0x144>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d003      	beq.n	8004f1a <TIM_Base_SetConfig+0x9a>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a2c      	ldr	r2, [pc, #176]	; (8004fc8 <TIM_Base_SetConfig+0x148>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d108      	bne.n	8004f2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a16      	ldr	r2, [pc, #88]	; (8004fac <TIM_Base_SetConfig+0x12c>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00f      	beq.n	8004f78 <TIM_Base_SetConfig+0xf8>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a18      	ldr	r2, [pc, #96]	; (8004fbc <TIM_Base_SetConfig+0x13c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d00b      	beq.n	8004f78 <TIM_Base_SetConfig+0xf8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a17      	ldr	r2, [pc, #92]	; (8004fc0 <TIM_Base_SetConfig+0x140>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d007      	beq.n	8004f78 <TIM_Base_SetConfig+0xf8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a16      	ldr	r2, [pc, #88]	; (8004fc4 <TIM_Base_SetConfig+0x144>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d003      	beq.n	8004f78 <TIM_Base_SetConfig+0xf8>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a15      	ldr	r2, [pc, #84]	; (8004fc8 <TIM_Base_SetConfig+0x148>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d103      	bne.n	8004f80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d105      	bne.n	8004f9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	f023 0201 	bic.w	r2, r3, #1
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	611a      	str	r2, [r3, #16]
  }
}
 8004f9e:	bf00      	nop
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40010000 	.word	0x40010000
 8004fb0:	40000400 	.word	0x40000400
 8004fb4:	40000800 	.word	0x40000800
 8004fb8:	40000c00 	.word	0x40000c00
 8004fbc:	40010400 	.word	0x40010400
 8004fc0:	40014000 	.word	0x40014000
 8004fc4:	40014400 	.word	0x40014400
 8004fc8:	40014800 	.word	0x40014800

08004fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f023 0201 	bic.w	r2, r3, #1
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4b37      	ldr	r3, [pc, #220]	; (80050d4 <TIM_OC1_SetConfig+0x108>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 0302 	bic.w	r3, r3, #2
 8005014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	4313      	orrs	r3, r2
 800501e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a2d      	ldr	r2, [pc, #180]	; (80050d8 <TIM_OC1_SetConfig+0x10c>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d00f      	beq.n	8005048 <TIM_OC1_SetConfig+0x7c>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a2c      	ldr	r2, [pc, #176]	; (80050dc <TIM_OC1_SetConfig+0x110>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00b      	beq.n	8005048 <TIM_OC1_SetConfig+0x7c>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a2b      	ldr	r2, [pc, #172]	; (80050e0 <TIM_OC1_SetConfig+0x114>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d007      	beq.n	8005048 <TIM_OC1_SetConfig+0x7c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a2a      	ldr	r2, [pc, #168]	; (80050e4 <TIM_OC1_SetConfig+0x118>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d003      	beq.n	8005048 <TIM_OC1_SetConfig+0x7c>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a29      	ldr	r2, [pc, #164]	; (80050e8 <TIM_OC1_SetConfig+0x11c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d10c      	bne.n	8005062 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f023 0308 	bic.w	r3, r3, #8
 800504e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	4313      	orrs	r3, r2
 8005058:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f023 0304 	bic.w	r3, r3, #4
 8005060:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a1c      	ldr	r2, [pc, #112]	; (80050d8 <TIM_OC1_SetConfig+0x10c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00f      	beq.n	800508a <TIM_OC1_SetConfig+0xbe>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a1b      	ldr	r2, [pc, #108]	; (80050dc <TIM_OC1_SetConfig+0x110>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00b      	beq.n	800508a <TIM_OC1_SetConfig+0xbe>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a1a      	ldr	r2, [pc, #104]	; (80050e0 <TIM_OC1_SetConfig+0x114>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d007      	beq.n	800508a <TIM_OC1_SetConfig+0xbe>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a19      	ldr	r2, [pc, #100]	; (80050e4 <TIM_OC1_SetConfig+0x118>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d003      	beq.n	800508a <TIM_OC1_SetConfig+0xbe>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a18      	ldr	r2, [pc, #96]	; (80050e8 <TIM_OC1_SetConfig+0x11c>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d111      	bne.n	80050ae <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005090:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005098:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	621a      	str	r2, [r3, #32]
}
 80050c8:	bf00      	nop
 80050ca:	371c      	adds	r7, #28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	fffeff8f 	.word	0xfffeff8f
 80050d8:	40010000 	.word	0x40010000
 80050dc:	40010400 	.word	0x40010400
 80050e0:	40014000 	.word	0x40014000
 80050e4:	40014400 	.word	0x40014400
 80050e8:	40014800 	.word	0x40014800

080050ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	f023 0210 	bic.w	r2, r3, #16
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	4b34      	ldr	r3, [pc, #208]	; (80051e8 <TIM_OC2_SetConfig+0xfc>)
 8005118:	4013      	ands	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	021b      	lsls	r3, r3, #8
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f023 0320 	bic.w	r3, r3, #32
 8005136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a29      	ldr	r2, [pc, #164]	; (80051ec <TIM_OC2_SetConfig+0x100>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d003      	beq.n	8005154 <TIM_OC2_SetConfig+0x68>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a28      	ldr	r2, [pc, #160]	; (80051f0 <TIM_OC2_SetConfig+0x104>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d10d      	bne.n	8005170 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800516e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a1e      	ldr	r2, [pc, #120]	; (80051ec <TIM_OC2_SetConfig+0x100>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d00f      	beq.n	8005198 <TIM_OC2_SetConfig+0xac>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a1d      	ldr	r2, [pc, #116]	; (80051f0 <TIM_OC2_SetConfig+0x104>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d00b      	beq.n	8005198 <TIM_OC2_SetConfig+0xac>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a1c      	ldr	r2, [pc, #112]	; (80051f4 <TIM_OC2_SetConfig+0x108>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d007      	beq.n	8005198 <TIM_OC2_SetConfig+0xac>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a1b      	ldr	r2, [pc, #108]	; (80051f8 <TIM_OC2_SetConfig+0x10c>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d003      	beq.n	8005198 <TIM_OC2_SetConfig+0xac>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a1a      	ldr	r2, [pc, #104]	; (80051fc <TIM_OC2_SetConfig+0x110>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d113      	bne.n	80051c0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800519e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	feff8fff 	.word	0xfeff8fff
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40010400 	.word	0x40010400
 80051f4:	40014000 	.word	0x40014000
 80051f8:	40014400 	.word	0x40014400
 80051fc:	40014800 	.word	0x40014800

08005200 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a1b      	ldr	r3, [r3, #32]
 8005214:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4b33      	ldr	r3, [pc, #204]	; (80052f8 <TIM_OC3_SetConfig+0xf8>)
 800522c:	4013      	ands	r3, r2
 800522e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f023 0303 	bic.w	r3, r3, #3
 8005236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	4313      	orrs	r3, r2
 8005240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	021b      	lsls	r3, r3, #8
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a28      	ldr	r2, [pc, #160]	; (80052fc <TIM_OC3_SetConfig+0xfc>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d003      	beq.n	8005266 <TIM_OC3_SetConfig+0x66>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a27      	ldr	r2, [pc, #156]	; (8005300 <TIM_OC3_SetConfig+0x100>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d10d      	bne.n	8005282 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800526c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	021b      	lsls	r3, r3, #8
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	4313      	orrs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a1d      	ldr	r2, [pc, #116]	; (80052fc <TIM_OC3_SetConfig+0xfc>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d00f      	beq.n	80052aa <TIM_OC3_SetConfig+0xaa>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a1c      	ldr	r2, [pc, #112]	; (8005300 <TIM_OC3_SetConfig+0x100>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d00b      	beq.n	80052aa <TIM_OC3_SetConfig+0xaa>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a1b      	ldr	r2, [pc, #108]	; (8005304 <TIM_OC3_SetConfig+0x104>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d007      	beq.n	80052aa <TIM_OC3_SetConfig+0xaa>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a1a      	ldr	r2, [pc, #104]	; (8005308 <TIM_OC3_SetConfig+0x108>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d003      	beq.n	80052aa <TIM_OC3_SetConfig+0xaa>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a19      	ldr	r2, [pc, #100]	; (800530c <TIM_OC3_SetConfig+0x10c>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d113      	bne.n	80052d2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	621a      	str	r2, [r3, #32]
}
 80052ec:	bf00      	nop
 80052ee:	371c      	adds	r7, #28
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	fffeff8f 	.word	0xfffeff8f
 80052fc:	40010000 	.word	0x40010000
 8005300:	40010400 	.word	0x40010400
 8005304:	40014000 	.word	0x40014000
 8005308:	40014400 	.word	0x40014400
 800530c:	40014800 	.word	0x40014800

08005310 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	4b24      	ldr	r3, [pc, #144]	; (80053cc <TIM_OC4_SetConfig+0xbc>)
 800533c:	4013      	ands	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800535a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	031b      	lsls	r3, r3, #12
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a19      	ldr	r2, [pc, #100]	; (80053d0 <TIM_OC4_SetConfig+0xc0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00f      	beq.n	8005390 <TIM_OC4_SetConfig+0x80>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a18      	ldr	r2, [pc, #96]	; (80053d4 <TIM_OC4_SetConfig+0xc4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00b      	beq.n	8005390 <TIM_OC4_SetConfig+0x80>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a17      	ldr	r2, [pc, #92]	; (80053d8 <TIM_OC4_SetConfig+0xc8>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <TIM_OC4_SetConfig+0x80>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a16      	ldr	r2, [pc, #88]	; (80053dc <TIM_OC4_SetConfig+0xcc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d003      	beq.n	8005390 <TIM_OC4_SetConfig+0x80>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a15      	ldr	r2, [pc, #84]	; (80053e0 <TIM_OC4_SetConfig+0xd0>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d109      	bne.n	80053a4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	019b      	lsls	r3, r3, #6
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	621a      	str	r2, [r3, #32]
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	feff8fff 	.word	0xfeff8fff
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40014000 	.word	0x40014000
 80053dc:	40014400 	.word	0x40014400
 80053e0:	40014800 	.word	0x40014800

080053e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	4b21      	ldr	r3, [pc, #132]	; (8005494 <TIM_OC5_SetConfig+0xb0>)
 8005410:	4013      	ands	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005424:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	041b      	lsls	r3, r3, #16
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	4313      	orrs	r3, r2
 8005430:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a18      	ldr	r2, [pc, #96]	; (8005498 <TIM_OC5_SetConfig+0xb4>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00f      	beq.n	800545a <TIM_OC5_SetConfig+0x76>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a17      	ldr	r2, [pc, #92]	; (800549c <TIM_OC5_SetConfig+0xb8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00b      	beq.n	800545a <TIM_OC5_SetConfig+0x76>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a16      	ldr	r2, [pc, #88]	; (80054a0 <TIM_OC5_SetConfig+0xbc>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d007      	beq.n	800545a <TIM_OC5_SetConfig+0x76>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a15      	ldr	r2, [pc, #84]	; (80054a4 <TIM_OC5_SetConfig+0xc0>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <TIM_OC5_SetConfig+0x76>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a14      	ldr	r2, [pc, #80]	; (80054a8 <TIM_OC5_SetConfig+0xc4>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d109      	bne.n	800546e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	021b      	lsls	r3, r3, #8
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	4313      	orrs	r3, r2
 800546c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	621a      	str	r2, [r3, #32]
}
 8005488:	bf00      	nop
 800548a:	371c      	adds	r7, #28
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	fffeff8f 	.word	0xfffeff8f
 8005498:	40010000 	.word	0x40010000
 800549c:	40010400 	.word	0x40010400
 80054a0:	40014000 	.word	0x40014000
 80054a4:	40014400 	.word	0x40014400
 80054a8:	40014800 	.word	0x40014800

080054ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b087      	sub	sp, #28
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	4b22      	ldr	r3, [pc, #136]	; (8005560 <TIM_OC6_SetConfig+0xb4>)
 80054d8:	4013      	ands	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	051b      	lsls	r3, r3, #20
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a19      	ldr	r2, [pc, #100]	; (8005564 <TIM_OC6_SetConfig+0xb8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00f      	beq.n	8005524 <TIM_OC6_SetConfig+0x78>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a18      	ldr	r2, [pc, #96]	; (8005568 <TIM_OC6_SetConfig+0xbc>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00b      	beq.n	8005524 <TIM_OC6_SetConfig+0x78>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a17      	ldr	r2, [pc, #92]	; (800556c <TIM_OC6_SetConfig+0xc0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d007      	beq.n	8005524 <TIM_OC6_SetConfig+0x78>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a16      	ldr	r2, [pc, #88]	; (8005570 <TIM_OC6_SetConfig+0xc4>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d003      	beq.n	8005524 <TIM_OC6_SetConfig+0x78>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a15      	ldr	r2, [pc, #84]	; (8005574 <TIM_OC6_SetConfig+0xc8>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d109      	bne.n	8005538 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800552a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	029b      	lsls	r3, r3, #10
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	621a      	str	r2, [r3, #32]
}
 8005552:	bf00      	nop
 8005554:	371c      	adds	r7, #28
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	feff8fff 	.word	0xfeff8fff
 8005564:	40010000 	.word	0x40010000
 8005568:	40010400 	.word	0x40010400
 800556c:	40014000 	.word	0x40014000
 8005570:	40014400 	.word	0x40014400
 8005574:	40014800 	.word	0x40014800

08005578 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a1b      	ldr	r3, [r3, #32]
 8005588:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	f023 0201 	bic.w	r2, r3, #1
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f023 030a 	bic.w	r3, r3, #10
 80055b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	621a      	str	r2, [r3, #32]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b087      	sub	sp, #28
 80055da:	af00      	add	r7, sp, #0
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	60b9      	str	r1, [r7, #8]
 80055e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	f023 0210 	bic.w	r2, r3, #16
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005600:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	031b      	lsls	r3, r3, #12
 8005606:	693a      	ldr	r2, [r7, #16]
 8005608:	4313      	orrs	r3, r2
 800560a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005612:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	011b      	lsls	r3, r3, #4
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	4313      	orrs	r3, r2
 800561c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	621a      	str	r2, [r3, #32]
}
 800562a:	bf00      	nop
 800562c:	371c      	adds	r7, #28
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
	...

08005638 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4b09      	ldr	r3, [pc, #36]	; (8005670 <TIM_ITRx_SetConfig+0x38>)
 800564c:	4013      	ands	r3, r2
 800564e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	4313      	orrs	r3, r2
 8005656:	f043 0307 	orr.w	r3, r3, #7
 800565a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	609a      	str	r2, [r3, #8]
}
 8005662:	bf00      	nop
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	ffcfff8f 	.word	0xffcfff8f

08005674 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
 8005680:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800568e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	021a      	lsls	r2, r3, #8
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	431a      	orrs	r2, r3
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	4313      	orrs	r3, r2
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	4313      	orrs	r3, r2
 80056a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	609a      	str	r2, [r3, #8]
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	f003 031f 	and.w	r3, r3, #31
 80056c6:	2201      	movs	r2, #1
 80056c8:	fa02 f303 	lsl.w	r3, r2, r3
 80056cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a1a      	ldr	r2, [r3, #32]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	43db      	mvns	r3, r3
 80056d6:	401a      	ands	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a1a      	ldr	r2, [r3, #32]
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	fa01 f303 	lsl.w	r3, r1, r3
 80056ec:	431a      	orrs	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	621a      	str	r2, [r3, #32]
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
	...

08005700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005714:	2302      	movs	r3, #2
 8005716:	e06d      	b.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a30      	ldr	r2, [pc, #192]	; (8005800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d004      	beq.n	800574c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d108      	bne.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005752:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005764:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4313      	orrs	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a20      	ldr	r2, [pc, #128]	; (8005800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d022      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578a:	d01d      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a1d      	ldr	r2, [pc, #116]	; (8005808 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d018      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a1c      	ldr	r2, [pc, #112]	; (800580c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d013      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a1a      	ldr	r2, [pc, #104]	; (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d00e      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a15      	ldr	r2, [pc, #84]	; (8005804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d009      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a16      	ldr	r2, [pc, #88]	; (8005814 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d004      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a15      	ldr	r2, [pc, #84]	; (8005818 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d10c      	bne.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	68ba      	ldr	r2, [r7, #8]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	40010000 	.word	0x40010000
 8005804:	40010400 	.word	0x40010400
 8005808:	40000400 	.word	0x40000400
 800580c:	40000800 	.word	0x40000800
 8005810:	40000c00 	.word	0x40000c00
 8005814:	40001800 	.word	0x40001800
 8005818:	40014000 	.word	0x40014000

0800581c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005830:	2b01      	cmp	r3, #1
 8005832:	d101      	bne.n	8005838 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005834:	2302      	movs	r3, #2
 8005836:	e065      	b.n	8005904 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4313      	orrs	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589e:	4313      	orrs	r3, r2
 80058a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	041b      	lsls	r3, r3, #16
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a16      	ldr	r2, [pc, #88]	; (8005910 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d004      	beq.n	80058c6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a14      	ldr	r2, [pc, #80]	; (8005914 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d115      	bne.n	80058f2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	051b      	lsls	r3, r3, #20
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	69db      	ldr	r3, [r3, #28]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	40010000 	.word	0x40010000
 8005914:	40010400 	.word	0x40010400

08005918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e042      	b.n	80059ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596c:	2b00      	cmp	r3, #0
 800596e:	d106      	bne.n	800597e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f7fb f9f3 	bl	8000d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2224      	movs	r2, #36	; 0x24
 8005982:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0201 	bic.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fd90 	bl	80064c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f825 	bl	80059f4 <UART_SetConfig>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e01b      	b.n	80059ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f042 0201 	orr.w	r2, r2, #1
 80059e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 fe0f 	bl	8006608 <UART_CheckIdleState>
 80059ea:	4603      	mov	r3, r0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3708      	adds	r7, #8
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059f8:	b092      	sub	sp, #72	; 0x48
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059fe:	2300      	movs	r3, #0
 8005a00:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	4bbe      	ldr	r3, [pc, #760]	; (8005d1c <UART_SetConfig+0x328>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	6812      	ldr	r2, [r2, #0]
 8005a2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4ab3      	ldr	r2, [pc, #716]	; (8005d20 <UART_SetConfig+0x32c>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d004      	beq.n	8005a60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	4baf      	ldr	r3, [pc, #700]	; (8005d24 <UART_SetConfig+0x330>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	6812      	ldr	r2, [r2, #0]
 8005a6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a70:	430b      	orrs	r3, r1
 8005a72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7a:	f023 010f 	bic.w	r1, r3, #15
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4aa6      	ldr	r2, [pc, #664]	; (8005d28 <UART_SetConfig+0x334>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d177      	bne.n	8005b84 <UART_SetConfig+0x190>
 8005a94:	4ba5      	ldr	r3, [pc, #660]	; (8005d2c <UART_SetConfig+0x338>)
 8005a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a9c:	2b28      	cmp	r3, #40	; 0x28
 8005a9e:	d86d      	bhi.n	8005b7c <UART_SetConfig+0x188>
 8005aa0:	a201      	add	r2, pc, #4	; (adr r2, 8005aa8 <UART_SetConfig+0xb4>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005b4d 	.word	0x08005b4d
 8005aac:	08005b7d 	.word	0x08005b7d
 8005ab0:	08005b7d 	.word	0x08005b7d
 8005ab4:	08005b7d 	.word	0x08005b7d
 8005ab8:	08005b7d 	.word	0x08005b7d
 8005abc:	08005b7d 	.word	0x08005b7d
 8005ac0:	08005b7d 	.word	0x08005b7d
 8005ac4:	08005b7d 	.word	0x08005b7d
 8005ac8:	08005b55 	.word	0x08005b55
 8005acc:	08005b7d 	.word	0x08005b7d
 8005ad0:	08005b7d 	.word	0x08005b7d
 8005ad4:	08005b7d 	.word	0x08005b7d
 8005ad8:	08005b7d 	.word	0x08005b7d
 8005adc:	08005b7d 	.word	0x08005b7d
 8005ae0:	08005b7d 	.word	0x08005b7d
 8005ae4:	08005b7d 	.word	0x08005b7d
 8005ae8:	08005b5d 	.word	0x08005b5d
 8005aec:	08005b7d 	.word	0x08005b7d
 8005af0:	08005b7d 	.word	0x08005b7d
 8005af4:	08005b7d 	.word	0x08005b7d
 8005af8:	08005b7d 	.word	0x08005b7d
 8005afc:	08005b7d 	.word	0x08005b7d
 8005b00:	08005b7d 	.word	0x08005b7d
 8005b04:	08005b7d 	.word	0x08005b7d
 8005b08:	08005b65 	.word	0x08005b65
 8005b0c:	08005b7d 	.word	0x08005b7d
 8005b10:	08005b7d 	.word	0x08005b7d
 8005b14:	08005b7d 	.word	0x08005b7d
 8005b18:	08005b7d 	.word	0x08005b7d
 8005b1c:	08005b7d 	.word	0x08005b7d
 8005b20:	08005b7d 	.word	0x08005b7d
 8005b24:	08005b7d 	.word	0x08005b7d
 8005b28:	08005b6d 	.word	0x08005b6d
 8005b2c:	08005b7d 	.word	0x08005b7d
 8005b30:	08005b7d 	.word	0x08005b7d
 8005b34:	08005b7d 	.word	0x08005b7d
 8005b38:	08005b7d 	.word	0x08005b7d
 8005b3c:	08005b7d 	.word	0x08005b7d
 8005b40:	08005b7d 	.word	0x08005b7d
 8005b44:	08005b7d 	.word	0x08005b7d
 8005b48:	08005b75 	.word	0x08005b75
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b52:	e222      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b54:	2304      	movs	r3, #4
 8005b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b5a:	e21e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b5c:	2308      	movs	r3, #8
 8005b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b62:	e21a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b64:	2310      	movs	r3, #16
 8005b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b6a:	e216      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b6c:	2320      	movs	r3, #32
 8005b6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b72:	e212      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b74:	2340      	movs	r3, #64	; 0x40
 8005b76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b7a:	e20e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b7c:	2380      	movs	r3, #128	; 0x80
 8005b7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b82:	e20a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a69      	ldr	r2, [pc, #420]	; (8005d30 <UART_SetConfig+0x33c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d130      	bne.n	8005bf0 <UART_SetConfig+0x1fc>
 8005b8e:	4b67      	ldr	r3, [pc, #412]	; (8005d2c <UART_SetConfig+0x338>)
 8005b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	2b05      	cmp	r3, #5
 8005b98:	d826      	bhi.n	8005be8 <UART_SetConfig+0x1f4>
 8005b9a:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <UART_SetConfig+0x1ac>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	08005bb9 	.word	0x08005bb9
 8005ba4:	08005bc1 	.word	0x08005bc1
 8005ba8:	08005bc9 	.word	0x08005bc9
 8005bac:	08005bd1 	.word	0x08005bd1
 8005bb0:	08005bd9 	.word	0x08005bd9
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	2300      	movs	r3, #0
 8005bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bbe:	e1ec      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bc6:	e1e8      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005bc8:	2308      	movs	r3, #8
 8005bca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bce:	e1e4      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bd6:	e1e0      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005bd8:	2320      	movs	r3, #32
 8005bda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bde:	e1dc      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005be0:	2340      	movs	r3, #64	; 0x40
 8005be2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005be6:	e1d8      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005be8:	2380      	movs	r3, #128	; 0x80
 8005bea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bee:	e1d4      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a4f      	ldr	r2, [pc, #316]	; (8005d34 <UART_SetConfig+0x340>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d130      	bne.n	8005c5c <UART_SetConfig+0x268>
 8005bfa:	4b4c      	ldr	r3, [pc, #304]	; (8005d2c <UART_SetConfig+0x338>)
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfe:	f003 0307 	and.w	r3, r3, #7
 8005c02:	2b05      	cmp	r3, #5
 8005c04:	d826      	bhi.n	8005c54 <UART_SetConfig+0x260>
 8005c06:	a201      	add	r2, pc, #4	; (adr r2, 8005c0c <UART_SetConfig+0x218>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c25 	.word	0x08005c25
 8005c10:	08005c2d 	.word	0x08005c2d
 8005c14:	08005c35 	.word	0x08005c35
 8005c18:	08005c3d 	.word	0x08005c3d
 8005c1c:	08005c45 	.word	0x08005c45
 8005c20:	08005c4d 	.word	0x08005c4d
 8005c24:	2300      	movs	r3, #0
 8005c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c2a:	e1b6      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c32:	e1b2      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c34:	2308      	movs	r3, #8
 8005c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c3a:	e1ae      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c42:	e1aa      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c44:	2320      	movs	r3, #32
 8005c46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c4a:	e1a6      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c4c:	2340      	movs	r3, #64	; 0x40
 8005c4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c52:	e1a2      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c54:	2380      	movs	r3, #128	; 0x80
 8005c56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c5a:	e19e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a35      	ldr	r2, [pc, #212]	; (8005d38 <UART_SetConfig+0x344>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d130      	bne.n	8005cc8 <UART_SetConfig+0x2d4>
 8005c66:	4b31      	ldr	r3, [pc, #196]	; (8005d2c <UART_SetConfig+0x338>)
 8005c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	2b05      	cmp	r3, #5
 8005c70:	d826      	bhi.n	8005cc0 <UART_SetConfig+0x2cc>
 8005c72:	a201      	add	r2, pc, #4	; (adr r2, 8005c78 <UART_SetConfig+0x284>)
 8005c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c78:	08005c91 	.word	0x08005c91
 8005c7c:	08005c99 	.word	0x08005c99
 8005c80:	08005ca1 	.word	0x08005ca1
 8005c84:	08005ca9 	.word	0x08005ca9
 8005c88:	08005cb1 	.word	0x08005cb1
 8005c8c:	08005cb9 	.word	0x08005cb9
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c96:	e180      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005c98:	2304      	movs	r3, #4
 8005c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c9e:	e17c      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005ca0:	2308      	movs	r3, #8
 8005ca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ca6:	e178      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005ca8:	2310      	movs	r3, #16
 8005caa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cae:	e174      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005cb0:	2320      	movs	r3, #32
 8005cb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cb6:	e170      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005cb8:	2340      	movs	r3, #64	; 0x40
 8005cba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cbe:	e16c      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005cc0:	2380      	movs	r3, #128	; 0x80
 8005cc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cc6:	e168      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1b      	ldr	r2, [pc, #108]	; (8005d3c <UART_SetConfig+0x348>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d142      	bne.n	8005d58 <UART_SetConfig+0x364>
 8005cd2:	4b16      	ldr	r3, [pc, #88]	; (8005d2c <UART_SetConfig+0x338>)
 8005cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	2b05      	cmp	r3, #5
 8005cdc:	d838      	bhi.n	8005d50 <UART_SetConfig+0x35c>
 8005cde:	a201      	add	r2, pc, #4	; (adr r2, 8005ce4 <UART_SetConfig+0x2f0>)
 8005ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce4:	08005cfd 	.word	0x08005cfd
 8005ce8:	08005d05 	.word	0x08005d05
 8005cec:	08005d0d 	.word	0x08005d0d
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d41 	.word	0x08005d41
 8005cf8:	08005d49 	.word	0x08005d49
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d02:	e14a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d04:	2304      	movs	r3, #4
 8005d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d0a:	e146      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d0c:	2308      	movs	r3, #8
 8005d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d12:	e142      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d14:	2310      	movs	r3, #16
 8005d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d1a:	e13e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d1c:	cfff69f3 	.word	0xcfff69f3
 8005d20:	58000c00 	.word	0x58000c00
 8005d24:	11fff4ff 	.word	0x11fff4ff
 8005d28:	40011000 	.word	0x40011000
 8005d2c:	58024400 	.word	0x58024400
 8005d30:	40004400 	.word	0x40004400
 8005d34:	40004800 	.word	0x40004800
 8005d38:	40004c00 	.word	0x40004c00
 8005d3c:	40005000 	.word	0x40005000
 8005d40:	2320      	movs	r3, #32
 8005d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d46:	e128      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d48:	2340      	movs	r3, #64	; 0x40
 8005d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d4e:	e124      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d50:	2380      	movs	r3, #128	; 0x80
 8005d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d56:	e120      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4acb      	ldr	r2, [pc, #812]	; (800608c <UART_SetConfig+0x698>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d176      	bne.n	8005e50 <UART_SetConfig+0x45c>
 8005d62:	4bcb      	ldr	r3, [pc, #812]	; (8006090 <UART_SetConfig+0x69c>)
 8005d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d6a:	2b28      	cmp	r3, #40	; 0x28
 8005d6c:	d86c      	bhi.n	8005e48 <UART_SetConfig+0x454>
 8005d6e:	a201      	add	r2, pc, #4	; (adr r2, 8005d74 <UART_SetConfig+0x380>)
 8005d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d74:	08005e19 	.word	0x08005e19
 8005d78:	08005e49 	.word	0x08005e49
 8005d7c:	08005e49 	.word	0x08005e49
 8005d80:	08005e49 	.word	0x08005e49
 8005d84:	08005e49 	.word	0x08005e49
 8005d88:	08005e49 	.word	0x08005e49
 8005d8c:	08005e49 	.word	0x08005e49
 8005d90:	08005e49 	.word	0x08005e49
 8005d94:	08005e21 	.word	0x08005e21
 8005d98:	08005e49 	.word	0x08005e49
 8005d9c:	08005e49 	.word	0x08005e49
 8005da0:	08005e49 	.word	0x08005e49
 8005da4:	08005e49 	.word	0x08005e49
 8005da8:	08005e49 	.word	0x08005e49
 8005dac:	08005e49 	.word	0x08005e49
 8005db0:	08005e49 	.word	0x08005e49
 8005db4:	08005e29 	.word	0x08005e29
 8005db8:	08005e49 	.word	0x08005e49
 8005dbc:	08005e49 	.word	0x08005e49
 8005dc0:	08005e49 	.word	0x08005e49
 8005dc4:	08005e49 	.word	0x08005e49
 8005dc8:	08005e49 	.word	0x08005e49
 8005dcc:	08005e49 	.word	0x08005e49
 8005dd0:	08005e49 	.word	0x08005e49
 8005dd4:	08005e31 	.word	0x08005e31
 8005dd8:	08005e49 	.word	0x08005e49
 8005ddc:	08005e49 	.word	0x08005e49
 8005de0:	08005e49 	.word	0x08005e49
 8005de4:	08005e49 	.word	0x08005e49
 8005de8:	08005e49 	.word	0x08005e49
 8005dec:	08005e49 	.word	0x08005e49
 8005df0:	08005e49 	.word	0x08005e49
 8005df4:	08005e39 	.word	0x08005e39
 8005df8:	08005e49 	.word	0x08005e49
 8005dfc:	08005e49 	.word	0x08005e49
 8005e00:	08005e49 	.word	0x08005e49
 8005e04:	08005e49 	.word	0x08005e49
 8005e08:	08005e49 	.word	0x08005e49
 8005e0c:	08005e49 	.word	0x08005e49
 8005e10:	08005e49 	.word	0x08005e49
 8005e14:	08005e41 	.word	0x08005e41
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e1e:	e0bc      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e20:	2304      	movs	r3, #4
 8005e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e26:	e0b8      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e28:	2308      	movs	r3, #8
 8005e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e2e:	e0b4      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e30:	2310      	movs	r3, #16
 8005e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e36:	e0b0      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e38:	2320      	movs	r3, #32
 8005e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e3e:	e0ac      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e40:	2340      	movs	r3, #64	; 0x40
 8005e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e46:	e0a8      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e48:	2380      	movs	r3, #128	; 0x80
 8005e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e4e:	e0a4      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a8f      	ldr	r2, [pc, #572]	; (8006094 <UART_SetConfig+0x6a0>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d130      	bne.n	8005ebc <UART_SetConfig+0x4c8>
 8005e5a:	4b8d      	ldr	r3, [pc, #564]	; (8006090 <UART_SetConfig+0x69c>)
 8005e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	d826      	bhi.n	8005eb4 <UART_SetConfig+0x4c0>
 8005e66:	a201      	add	r2, pc, #4	; (adr r2, 8005e6c <UART_SetConfig+0x478>)
 8005e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6c:	08005e85 	.word	0x08005e85
 8005e70:	08005e8d 	.word	0x08005e8d
 8005e74:	08005e95 	.word	0x08005e95
 8005e78:	08005e9d 	.word	0x08005e9d
 8005e7c:	08005ea5 	.word	0x08005ea5
 8005e80:	08005ead 	.word	0x08005ead
 8005e84:	2300      	movs	r3, #0
 8005e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e8a:	e086      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e8c:	2304      	movs	r3, #4
 8005e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e92:	e082      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e94:	2308      	movs	r3, #8
 8005e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e9a:	e07e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005e9c:	2310      	movs	r3, #16
 8005e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ea2:	e07a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eaa:	e076      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005eac:	2340      	movs	r3, #64	; 0x40
 8005eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eb2:	e072      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005eb4:	2380      	movs	r3, #128	; 0x80
 8005eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eba:	e06e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a75      	ldr	r2, [pc, #468]	; (8006098 <UART_SetConfig+0x6a4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d130      	bne.n	8005f28 <UART_SetConfig+0x534>
 8005ec6:	4b72      	ldr	r3, [pc, #456]	; (8006090 <UART_SetConfig+0x69c>)
 8005ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eca:	f003 0307 	and.w	r3, r3, #7
 8005ece:	2b05      	cmp	r3, #5
 8005ed0:	d826      	bhi.n	8005f20 <UART_SetConfig+0x52c>
 8005ed2:	a201      	add	r2, pc, #4	; (adr r2, 8005ed8 <UART_SetConfig+0x4e4>)
 8005ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed8:	08005ef1 	.word	0x08005ef1
 8005edc:	08005ef9 	.word	0x08005ef9
 8005ee0:	08005f01 	.word	0x08005f01
 8005ee4:	08005f09 	.word	0x08005f09
 8005ee8:	08005f11 	.word	0x08005f11
 8005eec:	08005f19 	.word	0x08005f19
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ef6:	e050      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005ef8:	2304      	movs	r3, #4
 8005efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005efe:	e04c      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f00:	2308      	movs	r3, #8
 8005f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f06:	e048      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f08:	2310      	movs	r3, #16
 8005f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f0e:	e044      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f10:	2320      	movs	r3, #32
 8005f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f16:	e040      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f18:	2340      	movs	r3, #64	; 0x40
 8005f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f1e:	e03c      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f20:	2380      	movs	r3, #128	; 0x80
 8005f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f26:	e038      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a5b      	ldr	r2, [pc, #364]	; (800609c <UART_SetConfig+0x6a8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d130      	bne.n	8005f94 <UART_SetConfig+0x5a0>
 8005f32:	4b57      	ldr	r3, [pc, #348]	; (8006090 <UART_SetConfig+0x69c>)
 8005f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f36:	f003 0307 	and.w	r3, r3, #7
 8005f3a:	2b05      	cmp	r3, #5
 8005f3c:	d826      	bhi.n	8005f8c <UART_SetConfig+0x598>
 8005f3e:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <UART_SetConfig+0x550>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005f5d 	.word	0x08005f5d
 8005f48:	08005f65 	.word	0x08005f65
 8005f4c:	08005f6d 	.word	0x08005f6d
 8005f50:	08005f75 	.word	0x08005f75
 8005f54:	08005f7d 	.word	0x08005f7d
 8005f58:	08005f85 	.word	0x08005f85
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f62:	e01a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f64:	2304      	movs	r3, #4
 8005f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f6a:	e016      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f6c:	2308      	movs	r3, #8
 8005f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f72:	e012      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f74:	2310      	movs	r3, #16
 8005f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f7a:	e00e      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f7c:	2320      	movs	r3, #32
 8005f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f82:	e00a      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f84:	2340      	movs	r3, #64	; 0x40
 8005f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f8a:	e006      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f8c:	2380      	movs	r3, #128	; 0x80
 8005f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f92:	e002      	b.n	8005f9a <UART_SetConfig+0x5a6>
 8005f94:	2380      	movs	r3, #128	; 0x80
 8005f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a3f      	ldr	r2, [pc, #252]	; (800609c <UART_SetConfig+0x6a8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	f040 80f8 	bne.w	8006196 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fa6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	dc46      	bgt.n	800603c <UART_SetConfig+0x648>
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	f2c0 8082 	blt.w	80060b8 <UART_SetConfig+0x6c4>
 8005fb4:	3b02      	subs	r3, #2
 8005fb6:	2b1e      	cmp	r3, #30
 8005fb8:	d87e      	bhi.n	80060b8 <UART_SetConfig+0x6c4>
 8005fba:	a201      	add	r2, pc, #4	; (adr r2, 8005fc0 <UART_SetConfig+0x5cc>)
 8005fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc0:	08006043 	.word	0x08006043
 8005fc4:	080060b9 	.word	0x080060b9
 8005fc8:	0800604b 	.word	0x0800604b
 8005fcc:	080060b9 	.word	0x080060b9
 8005fd0:	080060b9 	.word	0x080060b9
 8005fd4:	080060b9 	.word	0x080060b9
 8005fd8:	0800605b 	.word	0x0800605b
 8005fdc:	080060b9 	.word	0x080060b9
 8005fe0:	080060b9 	.word	0x080060b9
 8005fe4:	080060b9 	.word	0x080060b9
 8005fe8:	080060b9 	.word	0x080060b9
 8005fec:	080060b9 	.word	0x080060b9
 8005ff0:	080060b9 	.word	0x080060b9
 8005ff4:	080060b9 	.word	0x080060b9
 8005ff8:	0800606b 	.word	0x0800606b
 8005ffc:	080060b9 	.word	0x080060b9
 8006000:	080060b9 	.word	0x080060b9
 8006004:	080060b9 	.word	0x080060b9
 8006008:	080060b9 	.word	0x080060b9
 800600c:	080060b9 	.word	0x080060b9
 8006010:	080060b9 	.word	0x080060b9
 8006014:	080060b9 	.word	0x080060b9
 8006018:	080060b9 	.word	0x080060b9
 800601c:	080060b9 	.word	0x080060b9
 8006020:	080060b9 	.word	0x080060b9
 8006024:	080060b9 	.word	0x080060b9
 8006028:	080060b9 	.word	0x080060b9
 800602c:	080060b9 	.word	0x080060b9
 8006030:	080060b9 	.word	0x080060b9
 8006034:	080060b9 	.word	0x080060b9
 8006038:	080060ab 	.word	0x080060ab
 800603c:	2b40      	cmp	r3, #64	; 0x40
 800603e:	d037      	beq.n	80060b0 <UART_SetConfig+0x6bc>
 8006040:	e03a      	b.n	80060b8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006042:	f7fd fd7f 	bl	8003b44 <HAL_RCCEx_GetD3PCLK1Freq>
 8006046:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006048:	e03c      	b.n	80060c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800604a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800604e:	4618      	mov	r0, r3
 8006050:	f7fd fd8e 	bl	8003b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006056:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006058:	e034      	b.n	80060c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800605a:	f107 0318 	add.w	r3, r7, #24
 800605e:	4618      	mov	r0, r3
 8006060:	f7fd feda 	bl	8003e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006068:	e02c      	b.n	80060c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800606a:	4b09      	ldr	r3, [pc, #36]	; (8006090 <UART_SetConfig+0x69c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0320 	and.w	r3, r3, #32
 8006072:	2b00      	cmp	r3, #0
 8006074:	d016      	beq.n	80060a4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006076:	4b06      	ldr	r3, [pc, #24]	; (8006090 <UART_SetConfig+0x69c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	08db      	lsrs	r3, r3, #3
 800607c:	f003 0303 	and.w	r3, r3, #3
 8006080:	4a07      	ldr	r2, [pc, #28]	; (80060a0 <UART_SetConfig+0x6ac>)
 8006082:	fa22 f303 	lsr.w	r3, r2, r3
 8006086:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006088:	e01c      	b.n	80060c4 <UART_SetConfig+0x6d0>
 800608a:	bf00      	nop
 800608c:	40011400 	.word	0x40011400
 8006090:	58024400 	.word	0x58024400
 8006094:	40007800 	.word	0x40007800
 8006098:	40007c00 	.word	0x40007c00
 800609c:	58000c00 	.word	0x58000c00
 80060a0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80060a4:	4b9d      	ldr	r3, [pc, #628]	; (800631c <UART_SetConfig+0x928>)
 80060a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060a8:	e00c      	b.n	80060c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80060aa:	4b9d      	ldr	r3, [pc, #628]	; (8006320 <UART_SetConfig+0x92c>)
 80060ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060ae:	e009      	b.n	80060c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060b6:	e005      	b.n	80060c4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80060c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f000 81de 	beq.w	8006488 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	4a94      	ldr	r2, [pc, #592]	; (8006324 <UART_SetConfig+0x930>)
 80060d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060d6:	461a      	mov	r2, r3
 80060d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060da:	fbb3 f3f2 	udiv	r3, r3, r2
 80060de:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	4613      	mov	r3, r2
 80060e6:	005b      	lsls	r3, r3, #1
 80060e8:	4413      	add	r3, r2
 80060ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d305      	bcc.n	80060fc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d903      	bls.n	8006104 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006102:	e1c1      	b.n	8006488 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006106:	2200      	movs	r2, #0
 8006108:	60bb      	str	r3, [r7, #8]
 800610a:	60fa      	str	r2, [r7, #12]
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006110:	4a84      	ldr	r2, [pc, #528]	; (8006324 <UART_SetConfig+0x930>)
 8006112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006116:	b29b      	uxth	r3, r3
 8006118:	2200      	movs	r2, #0
 800611a:	603b      	str	r3, [r7, #0]
 800611c:	607a      	str	r2, [r7, #4]
 800611e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006122:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006126:	f7fa f8d7 	bl	80002d8 <__aeabi_uldivmod>
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	4610      	mov	r0, r2
 8006130:	4619      	mov	r1, r3
 8006132:	f04f 0200 	mov.w	r2, #0
 8006136:	f04f 0300 	mov.w	r3, #0
 800613a:	020b      	lsls	r3, r1, #8
 800613c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006140:	0202      	lsls	r2, r0, #8
 8006142:	6979      	ldr	r1, [r7, #20]
 8006144:	6849      	ldr	r1, [r1, #4]
 8006146:	0849      	lsrs	r1, r1, #1
 8006148:	2000      	movs	r0, #0
 800614a:	460c      	mov	r4, r1
 800614c:	4605      	mov	r5, r0
 800614e:	eb12 0804 	adds.w	r8, r2, r4
 8006152:	eb43 0905 	adc.w	r9, r3, r5
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	469a      	mov	sl, r3
 800615e:	4693      	mov	fp, r2
 8006160:	4652      	mov	r2, sl
 8006162:	465b      	mov	r3, fp
 8006164:	4640      	mov	r0, r8
 8006166:	4649      	mov	r1, r9
 8006168:	f7fa f8b6 	bl	80002d8 <__aeabi_uldivmod>
 800616c:	4602      	mov	r2, r0
 800616e:	460b      	mov	r3, r1
 8006170:	4613      	mov	r3, r2
 8006172:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006176:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800617a:	d308      	bcc.n	800618e <UART_SetConfig+0x79a>
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006182:	d204      	bcs.n	800618e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800618a:	60da      	str	r2, [r3, #12]
 800618c:	e17c      	b.n	8006488 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006194:	e178      	b.n	8006488 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800619e:	f040 80c5 	bne.w	800632c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80061a2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80061a6:	2b20      	cmp	r3, #32
 80061a8:	dc48      	bgt.n	800623c <UART_SetConfig+0x848>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	db7b      	blt.n	80062a6 <UART_SetConfig+0x8b2>
 80061ae:	2b20      	cmp	r3, #32
 80061b0:	d879      	bhi.n	80062a6 <UART_SetConfig+0x8b2>
 80061b2:	a201      	add	r2, pc, #4	; (adr r2, 80061b8 <UART_SetConfig+0x7c4>)
 80061b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b8:	08006243 	.word	0x08006243
 80061bc:	0800624b 	.word	0x0800624b
 80061c0:	080062a7 	.word	0x080062a7
 80061c4:	080062a7 	.word	0x080062a7
 80061c8:	08006253 	.word	0x08006253
 80061cc:	080062a7 	.word	0x080062a7
 80061d0:	080062a7 	.word	0x080062a7
 80061d4:	080062a7 	.word	0x080062a7
 80061d8:	08006263 	.word	0x08006263
 80061dc:	080062a7 	.word	0x080062a7
 80061e0:	080062a7 	.word	0x080062a7
 80061e4:	080062a7 	.word	0x080062a7
 80061e8:	080062a7 	.word	0x080062a7
 80061ec:	080062a7 	.word	0x080062a7
 80061f0:	080062a7 	.word	0x080062a7
 80061f4:	080062a7 	.word	0x080062a7
 80061f8:	08006273 	.word	0x08006273
 80061fc:	080062a7 	.word	0x080062a7
 8006200:	080062a7 	.word	0x080062a7
 8006204:	080062a7 	.word	0x080062a7
 8006208:	080062a7 	.word	0x080062a7
 800620c:	080062a7 	.word	0x080062a7
 8006210:	080062a7 	.word	0x080062a7
 8006214:	080062a7 	.word	0x080062a7
 8006218:	080062a7 	.word	0x080062a7
 800621c:	080062a7 	.word	0x080062a7
 8006220:	080062a7 	.word	0x080062a7
 8006224:	080062a7 	.word	0x080062a7
 8006228:	080062a7 	.word	0x080062a7
 800622c:	080062a7 	.word	0x080062a7
 8006230:	080062a7 	.word	0x080062a7
 8006234:	080062a7 	.word	0x080062a7
 8006238:	08006299 	.word	0x08006299
 800623c:	2b40      	cmp	r3, #64	; 0x40
 800623e:	d02e      	beq.n	800629e <UART_SetConfig+0x8aa>
 8006240:	e031      	b.n	80062a6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006242:	f7fc fa49 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 8006246:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006248:	e033      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800624a:	f7fc fa5b 	bl	8002704 <HAL_RCC_GetPCLK2Freq>
 800624e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006250:	e02f      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006256:	4618      	mov	r0, r3
 8006258:	f7fd fc8a 	bl	8003b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800625c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006260:	e027      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006262:	f107 0318 	add.w	r3, r7, #24
 8006266:	4618      	mov	r0, r3
 8006268:	f7fd fdd6 	bl	8003e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006270:	e01f      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006272:	4b2d      	ldr	r3, [pc, #180]	; (8006328 <UART_SetConfig+0x934>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d009      	beq.n	8006292 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800627e:	4b2a      	ldr	r3, [pc, #168]	; (8006328 <UART_SetConfig+0x934>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	08db      	lsrs	r3, r3, #3
 8006284:	f003 0303 	and.w	r3, r3, #3
 8006288:	4a24      	ldr	r2, [pc, #144]	; (800631c <UART_SetConfig+0x928>)
 800628a:	fa22 f303 	lsr.w	r3, r2, r3
 800628e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006290:	e00f      	b.n	80062b2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006292:	4b22      	ldr	r3, [pc, #136]	; (800631c <UART_SetConfig+0x928>)
 8006294:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006296:	e00c      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006298:	4b21      	ldr	r3, [pc, #132]	; (8006320 <UART_SetConfig+0x92c>)
 800629a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800629c:	e009      	b.n	80062b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800629e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062a4:	e005      	b.n	80062b2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80062b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f000 80e7 	beq.w	8006488 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	4a19      	ldr	r2, [pc, #100]	; (8006324 <UART_SetConfig+0x930>)
 80062c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062c4:	461a      	mov	r2, r3
 80062c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80062cc:	005a      	lsls	r2, r3, #1
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	441a      	add	r2, r3
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	fbb2 f3f3 	udiv	r3, r2, r3
 80062de:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e2:	2b0f      	cmp	r3, #15
 80062e4:	d916      	bls.n	8006314 <UART_SetConfig+0x920>
 80062e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ec:	d212      	bcs.n	8006314 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	f023 030f 	bic.w	r3, r3, #15
 80062f6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fa:	085b      	lsrs	r3, r3, #1
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	f003 0307 	and.w	r3, r3, #7
 8006302:	b29a      	uxth	r2, r3
 8006304:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006306:	4313      	orrs	r3, r2
 8006308:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006310:	60da      	str	r2, [r3, #12]
 8006312:	e0b9      	b.n	8006488 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800631a:	e0b5      	b.n	8006488 <UART_SetConfig+0xa94>
 800631c:	03d09000 	.word	0x03d09000
 8006320:	003d0900 	.word	0x003d0900
 8006324:	08007768 	.word	0x08007768
 8006328:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800632c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006330:	2b20      	cmp	r3, #32
 8006332:	dc49      	bgt.n	80063c8 <UART_SetConfig+0x9d4>
 8006334:	2b00      	cmp	r3, #0
 8006336:	db7c      	blt.n	8006432 <UART_SetConfig+0xa3e>
 8006338:	2b20      	cmp	r3, #32
 800633a:	d87a      	bhi.n	8006432 <UART_SetConfig+0xa3e>
 800633c:	a201      	add	r2, pc, #4	; (adr r2, 8006344 <UART_SetConfig+0x950>)
 800633e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006342:	bf00      	nop
 8006344:	080063cf 	.word	0x080063cf
 8006348:	080063d7 	.word	0x080063d7
 800634c:	08006433 	.word	0x08006433
 8006350:	08006433 	.word	0x08006433
 8006354:	080063df 	.word	0x080063df
 8006358:	08006433 	.word	0x08006433
 800635c:	08006433 	.word	0x08006433
 8006360:	08006433 	.word	0x08006433
 8006364:	080063ef 	.word	0x080063ef
 8006368:	08006433 	.word	0x08006433
 800636c:	08006433 	.word	0x08006433
 8006370:	08006433 	.word	0x08006433
 8006374:	08006433 	.word	0x08006433
 8006378:	08006433 	.word	0x08006433
 800637c:	08006433 	.word	0x08006433
 8006380:	08006433 	.word	0x08006433
 8006384:	080063ff 	.word	0x080063ff
 8006388:	08006433 	.word	0x08006433
 800638c:	08006433 	.word	0x08006433
 8006390:	08006433 	.word	0x08006433
 8006394:	08006433 	.word	0x08006433
 8006398:	08006433 	.word	0x08006433
 800639c:	08006433 	.word	0x08006433
 80063a0:	08006433 	.word	0x08006433
 80063a4:	08006433 	.word	0x08006433
 80063a8:	08006433 	.word	0x08006433
 80063ac:	08006433 	.word	0x08006433
 80063b0:	08006433 	.word	0x08006433
 80063b4:	08006433 	.word	0x08006433
 80063b8:	08006433 	.word	0x08006433
 80063bc:	08006433 	.word	0x08006433
 80063c0:	08006433 	.word	0x08006433
 80063c4:	08006425 	.word	0x08006425
 80063c8:	2b40      	cmp	r3, #64	; 0x40
 80063ca:	d02e      	beq.n	800642a <UART_SetConfig+0xa36>
 80063cc:	e031      	b.n	8006432 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063ce:	f7fc f983 	bl	80026d8 <HAL_RCC_GetPCLK1Freq>
 80063d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063d4:	e033      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063d6:	f7fc f995 	bl	8002704 <HAL_RCC_GetPCLK2Freq>
 80063da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063dc:	e02f      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fd fbc4 	bl	8003b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063ec:	e027      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ee:	f107 0318 	add.w	r3, r7, #24
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fd fd10 	bl	8003e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063fc:	e01f      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063fe:	4b2d      	ldr	r3, [pc, #180]	; (80064b4 <UART_SetConfig+0xac0>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800640a:	4b2a      	ldr	r3, [pc, #168]	; (80064b4 <UART_SetConfig+0xac0>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	08db      	lsrs	r3, r3, #3
 8006410:	f003 0303 	and.w	r3, r3, #3
 8006414:	4a28      	ldr	r2, [pc, #160]	; (80064b8 <UART_SetConfig+0xac4>)
 8006416:	fa22 f303 	lsr.w	r3, r2, r3
 800641a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800641c:	e00f      	b.n	800643e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800641e:	4b26      	ldr	r3, [pc, #152]	; (80064b8 <UART_SetConfig+0xac4>)
 8006420:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006422:	e00c      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006424:	4b25      	ldr	r3, [pc, #148]	; (80064bc <UART_SetConfig+0xac8>)
 8006426:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006428:	e009      	b.n	800643e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800642a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800642e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006430:	e005      	b.n	800643e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800643c:	bf00      	nop
    }

    if (pclk != 0U)
 800643e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006440:	2b00      	cmp	r3, #0
 8006442:	d021      	beq.n	8006488 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	4a1d      	ldr	r2, [pc, #116]	; (80064c0 <UART_SetConfig+0xacc>)
 800644a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800644e:	461a      	mov	r2, r3
 8006450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006452:	fbb3 f2f2 	udiv	r2, r3, r2
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	085b      	lsrs	r3, r3, #1
 800645c:	441a      	add	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	fbb2 f3f3 	udiv	r3, r2, r3
 8006466:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646a:	2b0f      	cmp	r3, #15
 800646c:	d909      	bls.n	8006482 <UART_SetConfig+0xa8e>
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006474:	d205      	bcs.n	8006482 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006478:	b29a      	uxth	r2, r3
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60da      	str	r2, [r3, #12]
 8006480:	e002      	b.n	8006488 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2201      	movs	r2, #1
 800648c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	2201      	movs	r2, #1
 8006494:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2200      	movs	r2, #0
 800649c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	2200      	movs	r2, #0
 80064a2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80064a4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3748      	adds	r7, #72	; 0x48
 80064ac:	46bd      	mov	sp, r7
 80064ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064b2:	bf00      	nop
 80064b4:	58024400 	.word	0x58024400
 80064b8:	03d09000 	.word	0x03d09000
 80064bc:	003d0900 	.word	0x003d0900
 80064c0:	08007768 	.word	0x08007768

080064c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00a      	beq.n	80064ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00a      	beq.n	8006510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00a      	beq.n	8006532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006536:	f003 0304 	and.w	r3, r3, #4
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00a      	beq.n	8006554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006558:	f003 0310 	and.w	r3, r3, #16
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00a      	beq.n	8006576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	430a      	orrs	r2, r1
 8006574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00a      	beq.n	8006598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d01a      	beq.n	80065da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065c2:	d10a      	bne.n	80065da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b098      	sub	sp, #96	; 0x60
 800660c:	af02      	add	r7, sp, #8
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006618:	f7fa fd78 	bl	800110c <HAL_GetTick>
 800661c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0308 	and.w	r3, r3, #8
 8006628:	2b08      	cmp	r3, #8
 800662a:	d12f      	bne.n	800668c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800662c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006630:	9300      	str	r3, [sp, #0]
 8006632:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006634:	2200      	movs	r2, #0
 8006636:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 f88e 	bl	800675c <UART_WaitOnFlagUntilTimeout>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d022      	beq.n	800668c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006656:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800665a:	653b      	str	r3, [r7, #80]	; 0x50
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	461a      	mov	r2, r3
 8006662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006664:	647b      	str	r3, [r7, #68]	; 0x44
 8006666:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800666a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e6      	bne.n	8006646 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2220      	movs	r2, #32
 800667c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e063      	b.n	8006754 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0304 	and.w	r3, r3, #4
 8006696:	2b04      	cmp	r3, #4
 8006698:	d149      	bne.n	800672e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800669a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066a2:	2200      	movs	r2, #0
 80066a4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 f857 	bl	800675c <UART_WaitOnFlagUntilTimeout>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d03c      	beq.n	800672e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	623b      	str	r3, [r7, #32]
   return(result);
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d2:	633b      	str	r3, [r7, #48]	; 0x30
 80066d4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066da:	e841 2300 	strex	r3, r2, [r1]
 80066de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1e6      	bne.n	80066b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	3308      	adds	r3, #8
 80066ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f023 0301 	bic.w	r3, r3, #1
 80066fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	3308      	adds	r3, #8
 8006704:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006706:	61fa      	str	r2, [r7, #28]
 8006708:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670a:	69b9      	ldr	r1, [r7, #24]
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	e841 2300 	strex	r3, r2, [r1]
 8006712:	617b      	str	r3, [r7, #20]
   return(result);
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1e5      	bne.n	80066e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e012      	b.n	8006754 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2220      	movs	r2, #32
 8006732:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2220      	movs	r2, #32
 800673a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3758      	adds	r7, #88	; 0x58
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	603b      	str	r3, [r7, #0]
 8006768:	4613      	mov	r3, r2
 800676a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676c:	e04f      	b.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006774:	d04b      	beq.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006776:	f7fa fcc9 	bl	800110c <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	69ba      	ldr	r2, [r7, #24]
 8006782:	429a      	cmp	r2, r3
 8006784:	d302      	bcc.n	800678c <UART_WaitOnFlagUntilTimeout+0x30>
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e04e      	b.n	800682e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0304 	and.w	r3, r3, #4
 800679a:	2b00      	cmp	r3, #0
 800679c:	d037      	beq.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b80      	cmp	r3, #128	; 0x80
 80067a2:	d034      	beq.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b40      	cmp	r3, #64	; 0x40
 80067a8:	d031      	beq.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	69db      	ldr	r3, [r3, #28]
 80067b0:	f003 0308 	and.w	r3, r3, #8
 80067b4:	2b08      	cmp	r3, #8
 80067b6:	d110      	bne.n	80067da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2208      	movs	r2, #8
 80067be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f000 f839 	bl	8006838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2208      	movs	r2, #8
 80067ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e029      	b.n	800682e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e8:	d111      	bne.n	800680e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f81f 	bl	8006838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e00f      	b.n	800682e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	69da      	ldr	r2, [r3, #28]
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	4013      	ands	r3, r2
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	429a      	cmp	r2, r3
 800681c:	bf0c      	ite	eq
 800681e:	2301      	moveq	r3, #1
 8006820:	2300      	movne	r3, #0
 8006822:	b2db      	uxtb	r3, r3
 8006824:	461a      	mov	r2, r3
 8006826:	79fb      	ldrb	r3, [r7, #7]
 8006828:	429a      	cmp	r2, r3
 800682a:	d0a0      	beq.n	800676e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
	...

08006838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006838:	b480      	push	{r7}
 800683a:	b095      	sub	sp, #84	; 0x54
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800684e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006850:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006854:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800685e:	643b      	str	r3, [r7, #64]	; 0x40
 8006860:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006864:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800686c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1e6      	bne.n	8006840 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	3308      	adds	r3, #8
 8006878:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	6a3b      	ldr	r3, [r7, #32]
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	61fb      	str	r3, [r7, #28]
   return(result);
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	4b1e      	ldr	r3, [pc, #120]	; (8006900 <UART_EndRxTransfer+0xc8>)
 8006886:	4013      	ands	r3, r2
 8006888:	64bb      	str	r3, [r7, #72]	; 0x48
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3308      	adds	r3, #8
 8006890:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006892:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006894:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e5      	bne.n	8006872 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d118      	bne.n	80068e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	f023 0310 	bic.w	r3, r3, #16
 80068c2:	647b      	str	r3, [r7, #68]	; 0x44
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	461a      	mov	r2, r3
 80068ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068cc:	61bb      	str	r3, [r7, #24]
 80068ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	6979      	ldr	r1, [r7, #20]
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	613b      	str	r3, [r7, #16]
   return(result);
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e6      	bne.n	80068ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2220      	movs	r2, #32
 80068e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80068f4:	bf00      	nop
 80068f6:	3754      	adds	r7, #84	; 0x54
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	effffffe 	.word	0xeffffffe

08006904 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006912:	2b01      	cmp	r3, #1
 8006914:	d101      	bne.n	800691a <HAL_UARTEx_DisableFifoMode+0x16>
 8006916:	2302      	movs	r3, #2
 8006918:	e027      	b.n	800696a <HAL_UARTEx_DisableFifoMode+0x66>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2224      	movs	r2, #36	; 0x24
 8006926:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 0201 	bic.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006948:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2220      	movs	r2, #32
 800695c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006986:	2b01      	cmp	r3, #1
 8006988:	d101      	bne.n	800698e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800698a:	2302      	movs	r3, #2
 800698c:	e02d      	b.n	80069ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2224      	movs	r2, #36	; 0x24
 800699a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0201 	bic.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	683a      	ldr	r2, [r7, #0]
 80069c6:	430a      	orrs	r2, r1
 80069c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f850 	bl	8006a70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2220      	movs	r2, #32
 80069dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e02d      	b.n	8006a66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2224      	movs	r2, #36	; 0x24
 8006a16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0201 	bic.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f812 	bl	8006a70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2220      	movs	r2, #32
 8006a58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d108      	bne.n	8006a92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a90:	e031      	b.n	8006af6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a92:	2310      	movs	r3, #16
 8006a94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a96:	2310      	movs	r3, #16
 8006a98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	0e5b      	lsrs	r3, r3, #25
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	0f5b      	lsrs	r3, r3, #29
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	f003 0307 	and.w	r3, r3, #7
 8006ab8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006aba:	7bbb      	ldrb	r3, [r7, #14]
 8006abc:	7b3a      	ldrb	r2, [r7, #12]
 8006abe:	4911      	ldr	r1, [pc, #68]	; (8006b04 <UARTEx_SetNbDataToProcess+0x94>)
 8006ac0:	5c8a      	ldrb	r2, [r1, r2]
 8006ac2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ac6:	7b3a      	ldrb	r2, [r7, #12]
 8006ac8:	490f      	ldr	r1, [pc, #60]	; (8006b08 <UARTEx_SetNbDataToProcess+0x98>)
 8006aca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006acc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	7b7a      	ldrb	r2, [r7, #13]
 8006adc:	4909      	ldr	r1, [pc, #36]	; (8006b04 <UARTEx_SetNbDataToProcess+0x94>)
 8006ade:	5c8a      	ldrb	r2, [r1, r2]
 8006ae0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ae4:	7b7a      	ldrb	r2, [r7, #13]
 8006ae6:	4908      	ldr	r1, [pc, #32]	; (8006b08 <UARTEx_SetNbDataToProcess+0x98>)
 8006ae8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006aea:	fb93 f3f2 	sdiv	r3, r3, r2
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006af6:	bf00      	nop
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	08007780 	.word	0x08007780
 8006b08:	08007788 	.word	0x08007788

08006b0c <memset>:
 8006b0c:	4402      	add	r2, r0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d100      	bne.n	8006b16 <memset+0xa>
 8006b14:	4770      	bx	lr
 8006b16:	f803 1b01 	strb.w	r1, [r3], #1
 8006b1a:	e7f9      	b.n	8006b10 <memset+0x4>

08006b1c <__libc_init_array>:
 8006b1c:	b570      	push	{r4, r5, r6, lr}
 8006b1e:	4d0d      	ldr	r5, [pc, #52]	; (8006b54 <__libc_init_array+0x38>)
 8006b20:	4c0d      	ldr	r4, [pc, #52]	; (8006b58 <__libc_init_array+0x3c>)
 8006b22:	1b64      	subs	r4, r4, r5
 8006b24:	10a4      	asrs	r4, r4, #2
 8006b26:	2600      	movs	r6, #0
 8006b28:	42a6      	cmp	r6, r4
 8006b2a:	d109      	bne.n	8006b40 <__libc_init_array+0x24>
 8006b2c:	4d0b      	ldr	r5, [pc, #44]	; (8006b5c <__libc_init_array+0x40>)
 8006b2e:	4c0c      	ldr	r4, [pc, #48]	; (8006b60 <__libc_init_array+0x44>)
 8006b30:	f000 fe06 	bl	8007740 <_init>
 8006b34:	1b64      	subs	r4, r4, r5
 8006b36:	10a4      	asrs	r4, r4, #2
 8006b38:	2600      	movs	r6, #0
 8006b3a:	42a6      	cmp	r6, r4
 8006b3c:	d105      	bne.n	8006b4a <__libc_init_array+0x2e>
 8006b3e:	bd70      	pop	{r4, r5, r6, pc}
 8006b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b44:	4798      	blx	r3
 8006b46:	3601      	adds	r6, #1
 8006b48:	e7ee      	b.n	8006b28 <__libc_init_array+0xc>
 8006b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b4e:	4798      	blx	r3
 8006b50:	3601      	adds	r6, #1
 8006b52:	e7f2      	b.n	8006b3a <__libc_init_array+0x1e>
 8006b54:	08007970 	.word	0x08007970
 8006b58:	08007970 	.word	0x08007970
 8006b5c:	08007970 	.word	0x08007970
 8006b60:	08007974 	.word	0x08007974
 8006b64:	00000000 	.word	0x00000000

08006b68 <sin>:
 8006b68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b6a:	eeb0 7b40 	vmov.f64	d7, d0
 8006b6e:	ee17 3a90 	vmov	r3, s15
 8006b72:	4a21      	ldr	r2, [pc, #132]	; (8006bf8 <sin+0x90>)
 8006b74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	dc07      	bgt.n	8006b8c <sin+0x24>
 8006b7c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8006bf0 <sin+0x88>
 8006b80:	2000      	movs	r0, #0
 8006b82:	b005      	add	sp, #20
 8006b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b88:	f000 bc7e 	b.w	8007488 <__kernel_sin>
 8006b8c:	4a1b      	ldr	r2, [pc, #108]	; (8006bfc <sin+0x94>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	dd04      	ble.n	8006b9c <sin+0x34>
 8006b92:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006b96:	b005      	add	sp, #20
 8006b98:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b9c:	4668      	mov	r0, sp
 8006b9e:	f000 f82f 	bl	8006c00 <__ieee754_rem_pio2>
 8006ba2:	f000 0003 	and.w	r0, r0, #3
 8006ba6:	2801      	cmp	r0, #1
 8006ba8:	d00a      	beq.n	8006bc0 <sin+0x58>
 8006baa:	2802      	cmp	r0, #2
 8006bac:	d00f      	beq.n	8006bce <sin+0x66>
 8006bae:	b9c0      	cbnz	r0, 8006be2 <sin+0x7a>
 8006bb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bb4:	ed9d 0b00 	vldr	d0, [sp]
 8006bb8:	2001      	movs	r0, #1
 8006bba:	f000 fc65 	bl	8007488 <__kernel_sin>
 8006bbe:	e7ea      	b.n	8006b96 <sin+0x2e>
 8006bc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bc4:	ed9d 0b00 	vldr	d0, [sp]
 8006bc8:	f000 fbf2 	bl	80073b0 <__kernel_cos>
 8006bcc:	e7e3      	b.n	8006b96 <sin+0x2e>
 8006bce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bd2:	ed9d 0b00 	vldr	d0, [sp]
 8006bd6:	2001      	movs	r0, #1
 8006bd8:	f000 fc56 	bl	8007488 <__kernel_sin>
 8006bdc:	eeb1 0b40 	vneg.f64	d0, d0
 8006be0:	e7d9      	b.n	8006b96 <sin+0x2e>
 8006be2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006be6:	ed9d 0b00 	vldr	d0, [sp]
 8006bea:	f000 fbe1 	bl	80073b0 <__kernel_cos>
 8006bee:	e7f5      	b.n	8006bdc <sin+0x74>
	...
 8006bf8:	3fe921fb 	.word	0x3fe921fb
 8006bfc:	7fefffff 	.word	0x7fefffff

08006c00 <__ieee754_rem_pio2>:
 8006c00:	b570      	push	{r4, r5, r6, lr}
 8006c02:	eeb0 7b40 	vmov.f64	d7, d0
 8006c06:	ee17 5a90 	vmov	r5, s15
 8006c0a:	4b99      	ldr	r3, [pc, #612]	; (8006e70 <__ieee754_rem_pio2+0x270>)
 8006c0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006c10:	429e      	cmp	r6, r3
 8006c12:	b088      	sub	sp, #32
 8006c14:	4604      	mov	r4, r0
 8006c16:	dc07      	bgt.n	8006c28 <__ieee754_rem_pio2+0x28>
 8006c18:	2200      	movs	r2, #0
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	ed84 0b00 	vstr	d0, [r4]
 8006c20:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006c24:	2000      	movs	r0, #0
 8006c26:	e01b      	b.n	8006c60 <__ieee754_rem_pio2+0x60>
 8006c28:	4b92      	ldr	r3, [pc, #584]	; (8006e74 <__ieee754_rem_pio2+0x274>)
 8006c2a:	429e      	cmp	r6, r3
 8006c2c:	dc3b      	bgt.n	8006ca6 <__ieee754_rem_pio2+0xa6>
 8006c2e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8006c32:	2d00      	cmp	r5, #0
 8006c34:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8006e30 <__ieee754_rem_pio2+0x230>
 8006c38:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8006c3c:	dd19      	ble.n	8006c72 <__ieee754_rem_pio2+0x72>
 8006c3e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006c42:	429e      	cmp	r6, r3
 8006c44:	d00e      	beq.n	8006c64 <__ieee754_rem_pio2+0x64>
 8006c46:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8006e38 <__ieee754_rem_pio2+0x238>
 8006c4a:	ee37 5b46 	vsub.f64	d5, d7, d6
 8006c4e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8006c52:	ed84 5b00 	vstr	d5, [r4]
 8006c56:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006c5a:	ed84 7b02 	vstr	d7, [r4, #8]
 8006c5e:	2001      	movs	r0, #1
 8006c60:	b008      	add	sp, #32
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8006e40 <__ieee754_rem_pio2+0x240>
 8006c68:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006c6c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8006e48 <__ieee754_rem_pio2+0x248>
 8006c70:	e7eb      	b.n	8006c4a <__ieee754_rem_pio2+0x4a>
 8006c72:	429e      	cmp	r6, r3
 8006c74:	ee30 7b06 	vadd.f64	d7, d0, d6
 8006c78:	d00e      	beq.n	8006c98 <__ieee754_rem_pio2+0x98>
 8006c7a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8006e38 <__ieee754_rem_pio2+0x238>
 8006c7e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8006c82:	ee37 7b45 	vsub.f64	d7, d7, d5
 8006c86:	ed84 5b00 	vstr	d5, [r4]
 8006c8a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006c8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c92:	ed84 7b02 	vstr	d7, [r4, #8]
 8006c96:	e7e3      	b.n	8006c60 <__ieee754_rem_pio2+0x60>
 8006c98:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006e40 <__ieee754_rem_pio2+0x240>
 8006c9c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006ca0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006e48 <__ieee754_rem_pio2+0x248>
 8006ca4:	e7eb      	b.n	8006c7e <__ieee754_rem_pio2+0x7e>
 8006ca6:	4b74      	ldr	r3, [pc, #464]	; (8006e78 <__ieee754_rem_pio2+0x278>)
 8006ca8:	429e      	cmp	r6, r3
 8006caa:	dc70      	bgt.n	8006d8e <__ieee754_rem_pio2+0x18e>
 8006cac:	f000 fc44 	bl	8007538 <fabs>
 8006cb0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8006cb4:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8006e50 <__ieee754_rem_pio2+0x250>
 8006cb8:	eea0 7b06 	vfma.f64	d7, d0, d6
 8006cbc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006cc0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8006cc4:	ee17 0a90 	vmov	r0, s15
 8006cc8:	eeb1 4b45 	vneg.f64	d4, d5
 8006ccc:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8006e30 <__ieee754_rem_pio2+0x230>
 8006cd0:	eea5 0b47 	vfms.f64	d0, d5, d7
 8006cd4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8006e38 <__ieee754_rem_pio2+0x238>
 8006cd8:	281f      	cmp	r0, #31
 8006cda:	ee25 7b07 	vmul.f64	d7, d5, d7
 8006cde:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006ce2:	dc08      	bgt.n	8006cf6 <__ieee754_rem_pio2+0xf6>
 8006ce4:	4b65      	ldr	r3, [pc, #404]	; (8006e7c <__ieee754_rem_pio2+0x27c>)
 8006ce6:	1e42      	subs	r2, r0, #1
 8006ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cec:	42b3      	cmp	r3, r6
 8006cee:	d002      	beq.n	8006cf6 <__ieee754_rem_pio2+0xf6>
 8006cf0:	ed84 6b00 	vstr	d6, [r4]
 8006cf4:	e024      	b.n	8006d40 <__ieee754_rem_pio2+0x140>
 8006cf6:	ee16 3a90 	vmov	r3, s13
 8006cfa:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006cfe:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8006d02:	2b10      	cmp	r3, #16
 8006d04:	ea4f 5226 	mov.w	r2, r6, asr #20
 8006d08:	ddf2      	ble.n	8006cf0 <__ieee754_rem_pio2+0xf0>
 8006d0a:	eeb0 6b40 	vmov.f64	d6, d0
 8006d0e:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 8006e40 <__ieee754_rem_pio2+0x240>
 8006d12:	eea4 6b03 	vfma.f64	d6, d4, d3
 8006d16:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006d1a:	eea4 7b03 	vfma.f64	d7, d4, d3
 8006d1e:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8006e48 <__ieee754_rem_pio2+0x248>
 8006d22:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8006d26:	ee36 3b47 	vsub.f64	d3, d6, d7
 8006d2a:	ee13 3a90 	vmov	r3, s7
 8006d2e:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	2b31      	cmp	r3, #49	; 0x31
 8006d36:	dc17      	bgt.n	8006d68 <__ieee754_rem_pio2+0x168>
 8006d38:	eeb0 0b46 	vmov.f64	d0, d6
 8006d3c:	ed84 3b00 	vstr	d3, [r4]
 8006d40:	ed94 6b00 	vldr	d6, [r4]
 8006d44:	2d00      	cmp	r5, #0
 8006d46:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006d4a:	ee30 0b47 	vsub.f64	d0, d0, d7
 8006d4e:	ed84 0b02 	vstr	d0, [r4, #8]
 8006d52:	da85      	bge.n	8006c60 <__ieee754_rem_pio2+0x60>
 8006d54:	eeb1 6b46 	vneg.f64	d6, d6
 8006d58:	eeb1 0b40 	vneg.f64	d0, d0
 8006d5c:	ed84 6b00 	vstr	d6, [r4]
 8006d60:	ed84 0b02 	vstr	d0, [r4, #8]
 8006d64:	4240      	negs	r0, r0
 8006d66:	e77b      	b.n	8006c60 <__ieee754_rem_pio2+0x60>
 8006d68:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8006e58 <__ieee754_rem_pio2+0x258>
 8006d6c:	eeb0 0b46 	vmov.f64	d0, d6
 8006d70:	eea4 0b07 	vfma.f64	d0, d4, d7
 8006d74:	ee36 6b40 	vsub.f64	d6, d6, d0
 8006d78:	eea4 6b07 	vfma.f64	d6, d4, d7
 8006d7c:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8006e60 <__ieee754_rem_pio2+0x260>
 8006d80:	eeb0 7b46 	vmov.f64	d7, d6
 8006d84:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8006d88:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006d8c:	e7b0      	b.n	8006cf0 <__ieee754_rem_pio2+0xf0>
 8006d8e:	4b3c      	ldr	r3, [pc, #240]	; (8006e80 <__ieee754_rem_pio2+0x280>)
 8006d90:	429e      	cmp	r6, r3
 8006d92:	dd06      	ble.n	8006da2 <__ieee754_rem_pio2+0x1a2>
 8006d94:	ee30 7b40 	vsub.f64	d7, d0, d0
 8006d98:	ed80 7b02 	vstr	d7, [r0, #8]
 8006d9c:	ed80 7b00 	vstr	d7, [r0]
 8006da0:	e740      	b.n	8006c24 <__ieee754_rem_pio2+0x24>
 8006da2:	1532      	asrs	r2, r6, #20
 8006da4:	ee10 0a10 	vmov	r0, s0
 8006da8:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8006dac:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8006db0:	ec41 0b17 	vmov	d7, r0, r1
 8006db4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006db8:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8006e68 <__ieee754_rem_pio2+0x268>
 8006dbc:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8006dc0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006dc4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006dc8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006dcc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006dd0:	a808      	add	r0, sp, #32
 8006dd2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8006dd6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006dda:	ed8d 6b04 	vstr	d6, [sp, #16]
 8006dde:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006de2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006de6:	2103      	movs	r1, #3
 8006de8:	ed30 7b02 	vldmdb	r0!, {d7}
 8006dec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df4:	460b      	mov	r3, r1
 8006df6:	f101 31ff 	add.w	r1, r1, #4294967295	; 0xffffffff
 8006dfa:	d0f5      	beq.n	8006de8 <__ieee754_rem_pio2+0x1e8>
 8006dfc:	4921      	ldr	r1, [pc, #132]	; (8006e84 <__ieee754_rem_pio2+0x284>)
 8006dfe:	9101      	str	r1, [sp, #4]
 8006e00:	2102      	movs	r1, #2
 8006e02:	9100      	str	r1, [sp, #0]
 8006e04:	a802      	add	r0, sp, #8
 8006e06:	4621      	mov	r1, r4
 8006e08:	f000 f83e 	bl	8006e88 <__kernel_rem_pio2>
 8006e0c:	2d00      	cmp	r5, #0
 8006e0e:	f6bf af27 	bge.w	8006c60 <__ieee754_rem_pio2+0x60>
 8006e12:	ed94 7b00 	vldr	d7, [r4]
 8006e16:	eeb1 7b47 	vneg.f64	d7, d7
 8006e1a:	ed84 7b00 	vstr	d7, [r4]
 8006e1e:	ed94 7b02 	vldr	d7, [r4, #8]
 8006e22:	eeb1 7b47 	vneg.f64	d7, d7
 8006e26:	ed84 7b02 	vstr	d7, [r4, #8]
 8006e2a:	e79b      	b.n	8006d64 <__ieee754_rem_pio2+0x164>
 8006e2c:	f3af 8000 	nop.w
 8006e30:	54400000 	.word	0x54400000
 8006e34:	3ff921fb 	.word	0x3ff921fb
 8006e38:	1a626331 	.word	0x1a626331
 8006e3c:	3dd0b461 	.word	0x3dd0b461
 8006e40:	1a600000 	.word	0x1a600000
 8006e44:	3dd0b461 	.word	0x3dd0b461
 8006e48:	2e037073 	.word	0x2e037073
 8006e4c:	3ba3198a 	.word	0x3ba3198a
 8006e50:	6dc9c883 	.word	0x6dc9c883
 8006e54:	3fe45f30 	.word	0x3fe45f30
 8006e58:	2e000000 	.word	0x2e000000
 8006e5c:	3ba3198a 	.word	0x3ba3198a
 8006e60:	252049c1 	.word	0x252049c1
 8006e64:	397b839a 	.word	0x397b839a
 8006e68:	00000000 	.word	0x00000000
 8006e6c:	41700000 	.word	0x41700000
 8006e70:	3fe921fb 	.word	0x3fe921fb
 8006e74:	4002d97b 	.word	0x4002d97b
 8006e78:	413921fb 	.word	0x413921fb
 8006e7c:	08007790 	.word	0x08007790
 8006e80:	7fefffff 	.word	0x7fefffff
 8006e84:	08007810 	.word	0x08007810

08006e88 <__kernel_rem_pio2>:
 8006e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	ed2d 8b06 	vpush	{d8-d10}
 8006e90:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8006e94:	460f      	mov	r7, r1
 8006e96:	9002      	str	r0, [sp, #8]
 8006e98:	49c3      	ldr	r1, [pc, #780]	; (80071a8 <__kernel_rem_pio2+0x320>)
 8006e9a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8006ea2:	9901      	ldr	r1, [sp, #4]
 8006ea4:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8006ea6:	f112 0f14 	cmn.w	r2, #20
 8006eaa:	bfa8      	it	ge
 8006eac:	1ed0      	subge	r0, r2, #3
 8006eae:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8006eb2:	bfaa      	itet	ge
 8006eb4:	2418      	movge	r4, #24
 8006eb6:	2000      	movlt	r0, #0
 8006eb8:	fb90 f0f4 	sdivge	r0, r0, r4
 8006ebc:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 8007190 <__kernel_rem_pio2+0x308>
 8006ec0:	f06f 0417 	mvn.w	r4, #23
 8006ec4:	fb00 4404 	mla	r4, r0, r4, r4
 8006ec8:	eba0 060a 	sub.w	r6, r0, sl
 8006ecc:	4414      	add	r4, r2
 8006ece:	eb09 0c0a 	add.w	ip, r9, sl
 8006ed2:	ad1a      	add	r5, sp, #104	; 0x68
 8006ed4:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8006ed8:	2200      	movs	r2, #0
 8006eda:	4562      	cmp	r2, ip
 8006edc:	dd10      	ble.n	8006f00 <__kernel_rem_pio2+0x78>
 8006ede:	9a01      	ldr	r2, [sp, #4]
 8006ee0:	a91a      	add	r1, sp, #104	; 0x68
 8006ee2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006ee6:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 8006eea:	f04f 0c00 	mov.w	ip, #0
 8006eee:	45cc      	cmp	ip, r9
 8006ef0:	dc26      	bgt.n	8006f40 <__kernel_rem_pio2+0xb8>
 8006ef2:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 8007190 <__kernel_rem_pio2+0x308>
 8006ef6:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006efa:	4616      	mov	r6, r2
 8006efc:	2500      	movs	r5, #0
 8006efe:	e015      	b.n	8006f2c <__kernel_rem_pio2+0xa4>
 8006f00:	42d6      	cmn	r6, r2
 8006f02:	d409      	bmi.n	8006f18 <__kernel_rem_pio2+0x90>
 8006f04:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8006f08:	ee07 1a90 	vmov	s15, r1
 8006f0c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f10:	eca5 7b02 	vstmia	r5!, {d7}
 8006f14:	3201      	adds	r2, #1
 8006f16:	e7e0      	b.n	8006eda <__kernel_rem_pio2+0x52>
 8006f18:	eeb0 7b46 	vmov.f64	d7, d6
 8006f1c:	e7f8      	b.n	8006f10 <__kernel_rem_pio2+0x88>
 8006f1e:	ecbe 5b02 	vldmia	lr!, {d5}
 8006f22:	ed96 6b00 	vldr	d6, [r6]
 8006f26:	3501      	adds	r5, #1
 8006f28:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006f2c:	4555      	cmp	r5, sl
 8006f2e:	f1a6 0608 	sub.w	r6, r6, #8
 8006f32:	ddf4      	ble.n	8006f1e <__kernel_rem_pio2+0x96>
 8006f34:	eca8 7b02 	vstmia	r8!, {d7}
 8006f38:	f10c 0c01 	add.w	ip, ip, #1
 8006f3c:	3208      	adds	r2, #8
 8006f3e:	e7d6      	b.n	8006eee <__kernel_rem_pio2+0x66>
 8006f40:	aa06      	add	r2, sp, #24
 8006f42:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8007198 <__kernel_rem_pio2+0x310>
 8006f46:	ed9f ab96 	vldr	d10, [pc, #600]	; 80071a0 <__kernel_rem_pio2+0x318>
 8006f4a:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8006f4e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8006f52:	9204      	str	r2, [sp, #16]
 8006f54:	9303      	str	r3, [sp, #12]
 8006f56:	464d      	mov	r5, r9
 8006f58:	00eb      	lsls	r3, r5, #3
 8006f5a:	9305      	str	r3, [sp, #20]
 8006f5c:	ab92      	add	r3, sp, #584	; 0x248
 8006f5e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8006f62:	f10d 0b18 	add.w	fp, sp, #24
 8006f66:	ab6a      	add	r3, sp, #424	; 0x1a8
 8006f68:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8006f6c:	465e      	mov	r6, fp
 8006f6e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8006f72:	4628      	mov	r0, r5
 8006f74:	2800      	cmp	r0, #0
 8006f76:	f1a2 0208 	sub.w	r2, r2, #8
 8006f7a:	dc48      	bgt.n	800700e <__kernel_rem_pio2+0x186>
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	f000 fae7 	bl	8007550 <scalbn>
 8006f82:	eeb0 8b40 	vmov.f64	d8, d0
 8006f86:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8006f8a:	ee28 0b00 	vmul.f64	d0, d8, d0
 8006f8e:	f000 fb5f 	bl	8007650 <floor>
 8006f92:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8006f96:	eea0 8b47 	vfms.f64	d8, d0, d7
 8006f9a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8006f9e:	2c00      	cmp	r4, #0
 8006fa0:	ee17 8a90 	vmov	r8, s15
 8006fa4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006fa8:	ee38 8b47 	vsub.f64	d8, d8, d7
 8006fac:	dd41      	ble.n	8007032 <__kernel_rem_pio2+0x1aa>
 8006fae:	1e68      	subs	r0, r5, #1
 8006fb0:	ab06      	add	r3, sp, #24
 8006fb2:	f1c4 0c18 	rsb	ip, r4, #24
 8006fb6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8006fba:	fa46 f20c 	asr.w	r2, r6, ip
 8006fbe:	4490      	add	r8, r2
 8006fc0:	fa02 f20c 	lsl.w	r2, r2, ip
 8006fc4:	1ab6      	subs	r6, r6, r2
 8006fc6:	f1c4 0217 	rsb	r2, r4, #23
 8006fca:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8006fce:	4116      	asrs	r6, r2
 8006fd0:	2e00      	cmp	r6, #0
 8006fd2:	dd3d      	ble.n	8007050 <__kernel_rem_pio2+0x1c8>
 8006fd4:	f04f 0c00 	mov.w	ip, #0
 8006fd8:	f108 0801 	add.w	r8, r8, #1
 8006fdc:	4660      	mov	r0, ip
 8006fde:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8006fe2:	4565      	cmp	r5, ip
 8006fe4:	dc6a      	bgt.n	80070bc <__kernel_rem_pio2+0x234>
 8006fe6:	2c00      	cmp	r4, #0
 8006fe8:	dd04      	ble.n	8006ff4 <__kernel_rem_pio2+0x16c>
 8006fea:	2c01      	cmp	r4, #1
 8006fec:	d07b      	beq.n	80070e6 <__kernel_rem_pio2+0x25e>
 8006fee:	2c02      	cmp	r4, #2
 8006ff0:	f000 8083 	beq.w	80070fa <__kernel_rem_pio2+0x272>
 8006ff4:	2e02      	cmp	r6, #2
 8006ff6:	d12b      	bne.n	8007050 <__kernel_rem_pio2+0x1c8>
 8006ff8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8006ffc:	ee30 8b48 	vsub.f64	d8, d0, d8
 8007000:	b330      	cbz	r0, 8007050 <__kernel_rem_pio2+0x1c8>
 8007002:	4620      	mov	r0, r4
 8007004:	f000 faa4 	bl	8007550 <scalbn>
 8007008:	ee38 8b40 	vsub.f64	d8, d8, d0
 800700c:	e020      	b.n	8007050 <__kernel_rem_pio2+0x1c8>
 800700e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8007012:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007016:	3801      	subs	r0, #1
 8007018:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800701c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8007020:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007024:	eca6 0a01 	vstmia	r6!, {s0}
 8007028:	ed92 0b00 	vldr	d0, [r2]
 800702c:	ee37 0b00 	vadd.f64	d0, d7, d0
 8007030:	e7a0      	b.n	8006f74 <__kernel_rem_pio2+0xec>
 8007032:	d105      	bne.n	8007040 <__kernel_rem_pio2+0x1b8>
 8007034:	1e6a      	subs	r2, r5, #1
 8007036:	ab06      	add	r3, sp, #24
 8007038:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800703c:	15f6      	asrs	r6, r6, #23
 800703e:	e7c7      	b.n	8006fd0 <__kernel_rem_pio2+0x148>
 8007040:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8007044:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800704c:	da34      	bge.n	80070b8 <__kernel_rem_pio2+0x230>
 800704e:	2600      	movs	r6, #0
 8007050:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007058:	f040 80aa 	bne.w	80071b0 <__kernel_rem_pio2+0x328>
 800705c:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8007060:	4658      	mov	r0, fp
 8007062:	2200      	movs	r2, #0
 8007064:	4548      	cmp	r0, r9
 8007066:	da50      	bge.n	800710a <__kernel_rem_pio2+0x282>
 8007068:	2a00      	cmp	r2, #0
 800706a:	d06b      	beq.n	8007144 <__kernel_rem_pio2+0x2bc>
 800706c:	ab06      	add	r3, sp, #24
 800706e:	3c18      	subs	r4, #24
 8007070:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 8087 	beq.w	8007188 <__kernel_rem_pio2+0x300>
 800707a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800707e:	4620      	mov	r0, r4
 8007080:	f000 fa66 	bl	8007550 <scalbn>
 8007084:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8007198 <__kernel_rem_pio2+0x310>
 8007088:	f10b 0201 	add.w	r2, fp, #1
 800708c:	a96a      	add	r1, sp, #424	; 0x1a8
 800708e:	00d3      	lsls	r3, r2, #3
 8007090:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007094:	465a      	mov	r2, fp
 8007096:	2a00      	cmp	r2, #0
 8007098:	f280 80b8 	bge.w	800720c <__kernel_rem_pio2+0x384>
 800709c:	465a      	mov	r2, fp
 800709e:	2a00      	cmp	r2, #0
 80070a0:	f2c0 80d6 	blt.w	8007250 <__kernel_rem_pio2+0x3c8>
 80070a4:	a96a      	add	r1, sp, #424	; 0x1a8
 80070a6:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 80070aa:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8007190 <__kernel_rem_pio2+0x308>
 80070ae:	4d3f      	ldr	r5, [pc, #252]	; (80071ac <__kernel_rem_pio2+0x324>)
 80070b0:	2000      	movs	r0, #0
 80070b2:	ebab 0102 	sub.w	r1, fp, r2
 80070b6:	e0c0      	b.n	800723a <__kernel_rem_pio2+0x3b2>
 80070b8:	2602      	movs	r6, #2
 80070ba:	e78b      	b.n	8006fd4 <__kernel_rem_pio2+0x14c>
 80070bc:	f8db 2000 	ldr.w	r2, [fp]
 80070c0:	b958      	cbnz	r0, 80070da <__kernel_rem_pio2+0x252>
 80070c2:	b122      	cbz	r2, 80070ce <__kernel_rem_pio2+0x246>
 80070c4:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80070c8:	f8cb 2000 	str.w	r2, [fp]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f10c 0c01 	add.w	ip, ip, #1
 80070d2:	f10b 0b04 	add.w	fp, fp, #4
 80070d6:	4610      	mov	r0, r2
 80070d8:	e783      	b.n	8006fe2 <__kernel_rem_pio2+0x15a>
 80070da:	ebae 0202 	sub.w	r2, lr, r2
 80070de:	f8cb 2000 	str.w	r2, [fp]
 80070e2:	4602      	mov	r2, r0
 80070e4:	e7f3      	b.n	80070ce <__kernel_rem_pio2+0x246>
 80070e6:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 80070ea:	ab06      	add	r3, sp, #24
 80070ec:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80070f0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80070f4:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 80070f8:	e77c      	b.n	8006ff4 <__kernel_rem_pio2+0x16c>
 80070fa:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 80070fe:	ab06      	add	r3, sp, #24
 8007100:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8007104:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8007108:	e7f4      	b.n	80070f4 <__kernel_rem_pio2+0x26c>
 800710a:	ab06      	add	r3, sp, #24
 800710c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007110:	3801      	subs	r0, #1
 8007112:	431a      	orrs	r2, r3
 8007114:	e7a6      	b.n	8007064 <__kernel_rem_pio2+0x1dc>
 8007116:	3201      	adds	r2, #1
 8007118:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800711c:	2e00      	cmp	r6, #0
 800711e:	d0fa      	beq.n	8007116 <__kernel_rem_pio2+0x28e>
 8007120:	9b05      	ldr	r3, [sp, #20]
 8007122:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8007126:	eb0d 0003 	add.w	r0, sp, r3
 800712a:	9b01      	ldr	r3, [sp, #4]
 800712c:	18ee      	adds	r6, r5, r3
 800712e:	ab1a      	add	r3, sp, #104	; 0x68
 8007130:	f105 0c01 	add.w	ip, r5, #1
 8007134:	3898      	subs	r0, #152	; 0x98
 8007136:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800713a:	442a      	add	r2, r5
 800713c:	4562      	cmp	r2, ip
 800713e:	da04      	bge.n	800714a <__kernel_rem_pio2+0x2c2>
 8007140:	4615      	mov	r5, r2
 8007142:	e709      	b.n	8006f58 <__kernel_rem_pio2+0xd0>
 8007144:	9804      	ldr	r0, [sp, #16]
 8007146:	2201      	movs	r2, #1
 8007148:	e7e6      	b.n	8007118 <__kernel_rem_pio2+0x290>
 800714a:	9b03      	ldr	r3, [sp, #12]
 800714c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8007150:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007154:	9305      	str	r3, [sp, #20]
 8007156:	ee07 3a90 	vmov	s15, r3
 800715a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800715e:	2500      	movs	r5, #0
 8007160:	eca6 7b02 	vstmia	r6!, {d7}
 8007164:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8007190 <__kernel_rem_pio2+0x308>
 8007168:	46b0      	mov	r8, r6
 800716a:	4555      	cmp	r5, sl
 800716c:	dd04      	ble.n	8007178 <__kernel_rem_pio2+0x2f0>
 800716e:	eca0 7b02 	vstmia	r0!, {d7}
 8007172:	f10c 0c01 	add.w	ip, ip, #1
 8007176:	e7e1      	b.n	800713c <__kernel_rem_pio2+0x2b4>
 8007178:	ecbe 5b02 	vldmia	lr!, {d5}
 800717c:	ed38 6b02 	vldmdb	r8!, {d6}
 8007180:	3501      	adds	r5, #1
 8007182:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007186:	e7f0      	b.n	800716a <__kernel_rem_pio2+0x2e2>
 8007188:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800718c:	e76e      	b.n	800706c <__kernel_rem_pio2+0x1e4>
 800718e:	bf00      	nop
	...
 800719c:	3e700000 	.word	0x3e700000
 80071a0:	00000000 	.word	0x00000000
 80071a4:	41700000 	.word	0x41700000
 80071a8:	08007958 	.word	0x08007958
 80071ac:	08007918 	.word	0x08007918
 80071b0:	4260      	negs	r0, r4
 80071b2:	eeb0 0b48 	vmov.f64	d0, d8
 80071b6:	f000 f9cb 	bl	8007550 <scalbn>
 80071ba:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8007398 <__kernel_rem_pio2+0x510>
 80071be:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80071c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071c6:	db18      	blt.n	80071fa <__kernel_rem_pio2+0x372>
 80071c8:	ed9f 7b75 	vldr	d7, [pc, #468]	; 80073a0 <__kernel_rem_pio2+0x518>
 80071cc:	ee20 7b07 	vmul.f64	d7, d0, d7
 80071d0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80071d4:	aa06      	add	r2, sp, #24
 80071d6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80071da:	eea5 0b46 	vfms.f64	d0, d5, d6
 80071de:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80071e2:	f105 0b01 	add.w	fp, r5, #1
 80071e6:	ee10 3a10 	vmov	r3, s0
 80071ea:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80071ee:	ee17 3a10 	vmov	r3, s14
 80071f2:	3418      	adds	r4, #24
 80071f4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 80071f8:	e73f      	b.n	800707a <__kernel_rem_pio2+0x1f2>
 80071fa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80071fe:	aa06      	add	r2, sp, #24
 8007200:	ee10 3a10 	vmov	r3, s0
 8007204:	46ab      	mov	fp, r5
 8007206:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800720a:	e736      	b.n	800707a <__kernel_rem_pio2+0x1f2>
 800720c:	a806      	add	r0, sp, #24
 800720e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8007212:	9001      	str	r0, [sp, #4]
 8007214:	ee07 0a90 	vmov	s15, r0
 8007218:	3a01      	subs	r2, #1
 800721a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800721e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8007222:	ee20 0b06 	vmul.f64	d0, d0, d6
 8007226:	ed21 7b02 	vstmdb	r1!, {d7}
 800722a:	e734      	b.n	8007096 <__kernel_rem_pio2+0x20e>
 800722c:	ecb5 5b02 	vldmia	r5!, {d5}
 8007230:	ecb4 6b02 	vldmia	r4!, {d6}
 8007234:	3001      	adds	r0, #1
 8007236:	eea5 7b06 	vfma.f64	d7, d5, d6
 800723a:	4548      	cmp	r0, r9
 800723c:	dc01      	bgt.n	8007242 <__kernel_rem_pio2+0x3ba>
 800723e:	4288      	cmp	r0, r1
 8007240:	ddf4      	ble.n	800722c <__kernel_rem_pio2+0x3a4>
 8007242:	a842      	add	r0, sp, #264	; 0x108
 8007244:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8007248:	ed81 7b00 	vstr	d7, [r1]
 800724c:	3a01      	subs	r2, #1
 800724e:	e726      	b.n	800709e <__kernel_rem_pio2+0x216>
 8007250:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8007252:	2a02      	cmp	r2, #2
 8007254:	dc0a      	bgt.n	800726c <__kernel_rem_pio2+0x3e4>
 8007256:	2a00      	cmp	r2, #0
 8007258:	dc2e      	bgt.n	80072b8 <__kernel_rem_pio2+0x430>
 800725a:	d047      	beq.n	80072ec <__kernel_rem_pio2+0x464>
 800725c:	f008 0007 	and.w	r0, r8, #7
 8007260:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8007264:	ecbd 8b06 	vpop	{d8-d10}
 8007268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800726c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800726e:	2a03      	cmp	r2, #3
 8007270:	d1f4      	bne.n	800725c <__kernel_rem_pio2+0x3d4>
 8007272:	a942      	add	r1, sp, #264	; 0x108
 8007274:	f1a3 0208 	sub.w	r2, r3, #8
 8007278:	440a      	add	r2, r1
 800727a:	4611      	mov	r1, r2
 800727c:	4658      	mov	r0, fp
 800727e:	2800      	cmp	r0, #0
 8007280:	f1a1 0108 	sub.w	r1, r1, #8
 8007284:	dc55      	bgt.n	8007332 <__kernel_rem_pio2+0x4aa>
 8007286:	4659      	mov	r1, fp
 8007288:	2901      	cmp	r1, #1
 800728a:	f1a2 0208 	sub.w	r2, r2, #8
 800728e:	dc60      	bgt.n	8007352 <__kernel_rem_pio2+0x4ca>
 8007290:	ed9f 7b45 	vldr	d7, [pc, #276]	; 80073a8 <__kernel_rem_pio2+0x520>
 8007294:	aa42      	add	r2, sp, #264	; 0x108
 8007296:	4413      	add	r3, r2
 8007298:	f1bb 0f01 	cmp.w	fp, #1
 800729c:	dc69      	bgt.n	8007372 <__kernel_rem_pio2+0x4ea>
 800729e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 80072a2:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 80072a6:	2e00      	cmp	r6, #0
 80072a8:	d16a      	bne.n	8007380 <__kernel_rem_pio2+0x4f8>
 80072aa:	ed87 5b00 	vstr	d5, [r7]
 80072ae:	ed87 6b02 	vstr	d6, [r7, #8]
 80072b2:	ed87 7b04 	vstr	d7, [r7, #16]
 80072b6:	e7d1      	b.n	800725c <__kernel_rem_pio2+0x3d4>
 80072b8:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 80073a8 <__kernel_rem_pio2+0x520>
 80072bc:	aa42      	add	r2, sp, #264	; 0x108
 80072be:	4413      	add	r3, r2
 80072c0:	465a      	mov	r2, fp
 80072c2:	2a00      	cmp	r2, #0
 80072c4:	da26      	bge.n	8007314 <__kernel_rem_pio2+0x48c>
 80072c6:	b35e      	cbz	r6, 8007320 <__kernel_rem_pio2+0x498>
 80072c8:	eeb1 7b46 	vneg.f64	d7, d6
 80072cc:	ed87 7b00 	vstr	d7, [r7]
 80072d0:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 80072d4:	aa44      	add	r2, sp, #272	; 0x110
 80072d6:	2301      	movs	r3, #1
 80072d8:	ee37 7b46 	vsub.f64	d7, d7, d6
 80072dc:	459b      	cmp	fp, r3
 80072de:	da22      	bge.n	8007326 <__kernel_rem_pio2+0x49e>
 80072e0:	b10e      	cbz	r6, 80072e6 <__kernel_rem_pio2+0x45e>
 80072e2:	eeb1 7b47 	vneg.f64	d7, d7
 80072e6:	ed87 7b02 	vstr	d7, [r7, #8]
 80072ea:	e7b7      	b.n	800725c <__kernel_rem_pio2+0x3d4>
 80072ec:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80073a8 <__kernel_rem_pio2+0x520>
 80072f0:	aa42      	add	r2, sp, #264	; 0x108
 80072f2:	4413      	add	r3, r2
 80072f4:	f1bb 0f00 	cmp.w	fp, #0
 80072f8:	da05      	bge.n	8007306 <__kernel_rem_pio2+0x47e>
 80072fa:	b10e      	cbz	r6, 8007300 <__kernel_rem_pio2+0x478>
 80072fc:	eeb1 7b47 	vneg.f64	d7, d7
 8007300:	ed87 7b00 	vstr	d7, [r7]
 8007304:	e7aa      	b.n	800725c <__kernel_rem_pio2+0x3d4>
 8007306:	ed33 6b02 	vldmdb	r3!, {d6}
 800730a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800730e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007312:	e7ef      	b.n	80072f4 <__kernel_rem_pio2+0x46c>
 8007314:	ed33 7b02 	vldmdb	r3!, {d7}
 8007318:	3a01      	subs	r2, #1
 800731a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800731e:	e7d0      	b.n	80072c2 <__kernel_rem_pio2+0x43a>
 8007320:	eeb0 7b46 	vmov.f64	d7, d6
 8007324:	e7d2      	b.n	80072cc <__kernel_rem_pio2+0x444>
 8007326:	ecb2 6b02 	vldmia	r2!, {d6}
 800732a:	3301      	adds	r3, #1
 800732c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007330:	e7d4      	b.n	80072dc <__kernel_rem_pio2+0x454>
 8007332:	ed91 7b00 	vldr	d7, [r1]
 8007336:	ed91 5b02 	vldr	d5, [r1, #8]
 800733a:	3801      	subs	r0, #1
 800733c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8007340:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007344:	ed81 6b00 	vstr	d6, [r1]
 8007348:	ee37 7b05 	vadd.f64	d7, d7, d5
 800734c:	ed81 7b02 	vstr	d7, [r1, #8]
 8007350:	e795      	b.n	800727e <__kernel_rem_pio2+0x3f6>
 8007352:	ed92 7b00 	vldr	d7, [r2]
 8007356:	ed92 5b02 	vldr	d5, [r2, #8]
 800735a:	3901      	subs	r1, #1
 800735c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8007360:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007364:	ed82 6b00 	vstr	d6, [r2]
 8007368:	ee37 7b05 	vadd.f64	d7, d7, d5
 800736c:	ed82 7b02 	vstr	d7, [r2, #8]
 8007370:	e78a      	b.n	8007288 <__kernel_rem_pio2+0x400>
 8007372:	ed33 6b02 	vldmdb	r3!, {d6}
 8007376:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800737a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800737e:	e78b      	b.n	8007298 <__kernel_rem_pio2+0x410>
 8007380:	eeb1 5b45 	vneg.f64	d5, d5
 8007384:	eeb1 6b46 	vneg.f64	d6, d6
 8007388:	ed87 5b00 	vstr	d5, [r7]
 800738c:	eeb1 7b47 	vneg.f64	d7, d7
 8007390:	ed87 6b02 	vstr	d6, [r7, #8]
 8007394:	e78d      	b.n	80072b2 <__kernel_rem_pio2+0x42a>
 8007396:	bf00      	nop
 8007398:	00000000 	.word	0x00000000
 800739c:	41700000 	.word	0x41700000
 80073a0:	00000000 	.word	0x00000000
 80073a4:	3e700000 	.word	0x3e700000
	...

080073b0 <__kernel_cos>:
 80073b0:	ee10 1a90 	vmov	r1, s1
 80073b4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80073b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80073bc:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80073c0:	da05      	bge.n	80073ce <__kernel_cos+0x1e>
 80073c2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80073c6:	ee17 3a90 	vmov	r3, s15
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d03d      	beq.n	800744a <__kernel_cos+0x9a>
 80073ce:	ee20 5b00 	vmul.f64	d5, d0, d0
 80073d2:	ee21 1b40 	vnmul.f64	d1, d1, d0
 80073d6:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8007450 <__kernel_cos+0xa0>
 80073da:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8007458 <__kernel_cos+0xa8>
 80073de:	eea5 4b07 	vfma.f64	d4, d5, d7
 80073e2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8007460 <__kernel_cos+0xb0>
 80073e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80073ea:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8007468 <__kernel_cos+0xb8>
 80073ee:	eea7 4b05 	vfma.f64	d4, d7, d5
 80073f2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8007470 <__kernel_cos+0xc0>
 80073f6:	4b22      	ldr	r3, [pc, #136]	; (8007480 <__kernel_cos+0xd0>)
 80073f8:	eea4 7b05 	vfma.f64	d7, d4, d5
 80073fc:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8007478 <__kernel_cos+0xc8>
 8007400:	4299      	cmp	r1, r3
 8007402:	eea7 4b05 	vfma.f64	d4, d7, d5
 8007406:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800740a:	ee24 4b05 	vmul.f64	d4, d4, d5
 800740e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8007412:	eea5 1b04 	vfma.f64	d1, d5, d4
 8007416:	dc04      	bgt.n	8007422 <__kernel_cos+0x72>
 8007418:	ee37 7b41 	vsub.f64	d7, d7, d1
 800741c:	ee36 0b47 	vsub.f64	d0, d6, d7
 8007420:	4770      	bx	lr
 8007422:	4b18      	ldr	r3, [pc, #96]	; (8007484 <__kernel_cos+0xd4>)
 8007424:	4299      	cmp	r1, r3
 8007426:	dc0d      	bgt.n	8007444 <__kernel_cos+0x94>
 8007428:	2200      	movs	r2, #0
 800742a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800742e:	ec43 2b15 	vmov	d5, r2, r3
 8007432:	ee36 0b45 	vsub.f64	d0, d6, d5
 8007436:	ee37 7b45 	vsub.f64	d7, d7, d5
 800743a:	ee37 7b41 	vsub.f64	d7, d7, d1
 800743e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8007442:	4770      	bx	lr
 8007444:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8007448:	e7f3      	b.n	8007432 <__kernel_cos+0x82>
 800744a:	eeb0 0b46 	vmov.f64	d0, d6
 800744e:	4770      	bx	lr
 8007450:	be8838d4 	.word	0xbe8838d4
 8007454:	bda8fae9 	.word	0xbda8fae9
 8007458:	bdb4b1c4 	.word	0xbdb4b1c4
 800745c:	3e21ee9e 	.word	0x3e21ee9e
 8007460:	809c52ad 	.word	0x809c52ad
 8007464:	be927e4f 	.word	0xbe927e4f
 8007468:	19cb1590 	.word	0x19cb1590
 800746c:	3efa01a0 	.word	0x3efa01a0
 8007470:	16c15177 	.word	0x16c15177
 8007474:	bf56c16c 	.word	0xbf56c16c
 8007478:	5555554c 	.word	0x5555554c
 800747c:	3fa55555 	.word	0x3fa55555
 8007480:	3fd33332 	.word	0x3fd33332
 8007484:	3fe90000 	.word	0x3fe90000

08007488 <__kernel_sin>:
 8007488:	ee10 3a90 	vmov	r3, s1
 800748c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007490:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007494:	da04      	bge.n	80074a0 <__kernel_sin+0x18>
 8007496:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800749a:	ee17 3a90 	vmov	r3, s15
 800749e:	b35b      	cbz	r3, 80074f8 <__kernel_sin+0x70>
 80074a0:	ee20 6b00 	vmul.f64	d6, d0, d0
 80074a4:	ee20 5b06 	vmul.f64	d5, d0, d6
 80074a8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8007500 <__kernel_sin+0x78>
 80074ac:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007508 <__kernel_sin+0x80>
 80074b0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80074b4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8007510 <__kernel_sin+0x88>
 80074b8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80074bc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007518 <__kernel_sin+0x90>
 80074c0:	eea7 4b06 	vfma.f64	d4, d7, d6
 80074c4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8007520 <__kernel_sin+0x98>
 80074c8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80074cc:	b930      	cbnz	r0, 80074dc <__kernel_sin+0x54>
 80074ce:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007528 <__kernel_sin+0xa0>
 80074d2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80074d6:	eea4 0b05 	vfma.f64	d0, d4, d5
 80074da:	4770      	bx	lr
 80074dc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80074e0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80074e4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80074e8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80074ec:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8007530 <__kernel_sin+0xa8>
 80074f0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80074f4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	f3af 8000 	nop.w
 8007500:	5acfd57c 	.word	0x5acfd57c
 8007504:	3de5d93a 	.word	0x3de5d93a
 8007508:	8a2b9ceb 	.word	0x8a2b9ceb
 800750c:	be5ae5e6 	.word	0xbe5ae5e6
 8007510:	57b1fe7d 	.word	0x57b1fe7d
 8007514:	3ec71de3 	.word	0x3ec71de3
 8007518:	19c161d5 	.word	0x19c161d5
 800751c:	bf2a01a0 	.word	0xbf2a01a0
 8007520:	1110f8a6 	.word	0x1110f8a6
 8007524:	3f811111 	.word	0x3f811111
 8007528:	55555549 	.word	0x55555549
 800752c:	bfc55555 	.word	0xbfc55555
 8007530:	55555549 	.word	0x55555549
 8007534:	3fc55555 	.word	0x3fc55555

08007538 <fabs>:
 8007538:	ec51 0b10 	vmov	r0, r1, d0
 800753c:	ee10 2a10 	vmov	r2, s0
 8007540:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007544:	ec43 2b10 	vmov	d0, r2, r3
 8007548:	4770      	bx	lr
 800754a:	0000      	movs	r0, r0
 800754c:	0000      	movs	r0, r0
	...

08007550 <scalbn>:
 8007550:	ee10 1a90 	vmov	r1, s1
 8007554:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007558:	b98b      	cbnz	r3, 800757e <scalbn+0x2e>
 800755a:	ee10 3a10 	vmov	r3, s0
 800755e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007562:	4319      	orrs	r1, r3
 8007564:	d00a      	beq.n	800757c <scalbn+0x2c>
 8007566:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8007618 <scalbn+0xc8>
 800756a:	4b37      	ldr	r3, [pc, #220]	; (8007648 <scalbn+0xf8>)
 800756c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007570:	4298      	cmp	r0, r3
 8007572:	da0b      	bge.n	800758c <scalbn+0x3c>
 8007574:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8007620 <scalbn+0xd0>
 8007578:	ee20 0b07 	vmul.f64	d0, d0, d7
 800757c:	4770      	bx	lr
 800757e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8007582:	4293      	cmp	r3, r2
 8007584:	d107      	bne.n	8007596 <scalbn+0x46>
 8007586:	ee30 0b00 	vadd.f64	d0, d0, d0
 800758a:	4770      	bx	lr
 800758c:	ee10 1a90 	vmov	r1, s1
 8007590:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007594:	3b36      	subs	r3, #54	; 0x36
 8007596:	f24c 3250 	movw	r2, #50000	; 0xc350
 800759a:	4290      	cmp	r0, r2
 800759c:	dd0d      	ble.n	80075ba <scalbn+0x6a>
 800759e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8007628 <scalbn+0xd8>
 80075a2:	ee10 3a90 	vmov	r3, s1
 80075a6:	eeb0 6b47 	vmov.f64	d6, d7
 80075aa:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8007630 <scalbn+0xe0>
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	fe27 7b05 	vselge.f64	d7, d7, d5
 80075b4:	ee27 0b06 	vmul.f64	d0, d7, d6
 80075b8:	4770      	bx	lr
 80075ba:	4418      	add	r0, r3
 80075bc:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80075c0:	4298      	cmp	r0, r3
 80075c2:	dcec      	bgt.n	800759e <scalbn+0x4e>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	dd0a      	ble.n	80075de <scalbn+0x8e>
 80075c8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80075cc:	ec53 2b10 	vmov	r2, r3, d0
 80075d0:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80075d4:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80075d8:	ec43 2b10 	vmov	d0, r2, r3
 80075dc:	4770      	bx	lr
 80075de:	f110 0f35 	cmn.w	r0, #53	; 0x35
 80075e2:	da09      	bge.n	80075f8 <scalbn+0xa8>
 80075e4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8007620 <scalbn+0xd0>
 80075e8:	ee10 3a90 	vmov	r3, s1
 80075ec:	eeb0 6b47 	vmov.f64	d6, d7
 80075f0:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8007638 <scalbn+0xe8>
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	e7db      	b.n	80075b0 <scalbn+0x60>
 80075f8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80075fc:	ec53 2b10 	vmov	r2, r3, d0
 8007600:	3036      	adds	r0, #54	; 0x36
 8007602:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8007606:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800760a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8007640 <scalbn+0xf0>
 800760e:	ec43 2b10 	vmov	d0, r2, r3
 8007612:	e7b1      	b.n	8007578 <scalbn+0x28>
 8007614:	f3af 8000 	nop.w
 8007618:	00000000 	.word	0x00000000
 800761c:	43500000 	.word	0x43500000
 8007620:	c2f8f359 	.word	0xc2f8f359
 8007624:	01a56e1f 	.word	0x01a56e1f
 8007628:	8800759c 	.word	0x8800759c
 800762c:	7e37e43c 	.word	0x7e37e43c
 8007630:	8800759c 	.word	0x8800759c
 8007634:	fe37e43c 	.word	0xfe37e43c
 8007638:	c2f8f359 	.word	0xc2f8f359
 800763c:	81a56e1f 	.word	0x81a56e1f
 8007640:	00000000 	.word	0x00000000
 8007644:	3c900000 	.word	0x3c900000
 8007648:	ffff3cb0 	.word	0xffff3cb0
 800764c:	00000000 	.word	0x00000000

08007650 <floor>:
 8007650:	ee10 1a90 	vmov	r1, s1
 8007654:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007658:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800765c:	2b13      	cmp	r3, #19
 800765e:	b530      	push	{r4, r5, lr}
 8007660:	ee10 0a10 	vmov	r0, s0
 8007664:	ee10 5a10 	vmov	r5, s0
 8007668:	dc31      	bgt.n	80076ce <floor+0x7e>
 800766a:	2b00      	cmp	r3, #0
 800766c:	da15      	bge.n	800769a <floor+0x4a>
 800766e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8007730 <floor+0xe0>
 8007672:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007676:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800767a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800767e:	dd07      	ble.n	8007690 <floor+0x40>
 8007680:	2900      	cmp	r1, #0
 8007682:	da4e      	bge.n	8007722 <floor+0xd2>
 8007684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007688:	4308      	orrs	r0, r1
 800768a:	d04d      	beq.n	8007728 <floor+0xd8>
 800768c:	492a      	ldr	r1, [pc, #168]	; (8007738 <floor+0xe8>)
 800768e:	2000      	movs	r0, #0
 8007690:	460b      	mov	r3, r1
 8007692:	4602      	mov	r2, r0
 8007694:	ec43 2b10 	vmov	d0, r2, r3
 8007698:	e020      	b.n	80076dc <floor+0x8c>
 800769a:	4a28      	ldr	r2, [pc, #160]	; (800773c <floor+0xec>)
 800769c:	411a      	asrs	r2, r3
 800769e:	ea01 0402 	and.w	r4, r1, r2
 80076a2:	4304      	orrs	r4, r0
 80076a4:	d01a      	beq.n	80076dc <floor+0x8c>
 80076a6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8007730 <floor+0xe0>
 80076aa:	ee30 0b07 	vadd.f64	d0, d0, d7
 80076ae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80076b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076b6:	ddeb      	ble.n	8007690 <floor+0x40>
 80076b8:	2900      	cmp	r1, #0
 80076ba:	bfbe      	ittt	lt
 80076bc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80076c0:	fa40 f303 	asrlt.w	r3, r0, r3
 80076c4:	18c9      	addlt	r1, r1, r3
 80076c6:	ea21 0102 	bic.w	r1, r1, r2
 80076ca:	2000      	movs	r0, #0
 80076cc:	e7e0      	b.n	8007690 <floor+0x40>
 80076ce:	2b33      	cmp	r3, #51	; 0x33
 80076d0:	dd05      	ble.n	80076de <floor+0x8e>
 80076d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076d6:	d101      	bne.n	80076dc <floor+0x8c>
 80076d8:	ee30 0b00 	vadd.f64	d0, d0, d0
 80076dc:	bd30      	pop	{r4, r5, pc}
 80076de:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80076e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076e6:	40e2      	lsrs	r2, r4
 80076e8:	4210      	tst	r0, r2
 80076ea:	d0f7      	beq.n	80076dc <floor+0x8c>
 80076ec:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8007730 <floor+0xe0>
 80076f0:	ee30 0b07 	vadd.f64	d0, d0, d7
 80076f4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80076f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076fc:	ddc8      	ble.n	8007690 <floor+0x40>
 80076fe:	2900      	cmp	r1, #0
 8007700:	da02      	bge.n	8007708 <floor+0xb8>
 8007702:	2b14      	cmp	r3, #20
 8007704:	d103      	bne.n	800770e <floor+0xbe>
 8007706:	3101      	adds	r1, #1
 8007708:	ea20 0002 	bic.w	r0, r0, r2
 800770c:	e7c0      	b.n	8007690 <floor+0x40>
 800770e:	2401      	movs	r4, #1
 8007710:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007714:	fa04 f303 	lsl.w	r3, r4, r3
 8007718:	4418      	add	r0, r3
 800771a:	4285      	cmp	r5, r0
 800771c:	bf88      	it	hi
 800771e:	1909      	addhi	r1, r1, r4
 8007720:	e7f2      	b.n	8007708 <floor+0xb8>
 8007722:	2000      	movs	r0, #0
 8007724:	4601      	mov	r1, r0
 8007726:	e7b3      	b.n	8007690 <floor+0x40>
 8007728:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800772c:	e7b0      	b.n	8007690 <floor+0x40>
 800772e:	bf00      	nop
 8007730:	8800759c 	.word	0x8800759c
 8007734:	7e37e43c 	.word	0x7e37e43c
 8007738:	bff00000 	.word	0xbff00000
 800773c:	000fffff 	.word	0x000fffff

08007740 <_init>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr

0800774c <_fini>:
 800774c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800774e:	bf00      	nop
 8007750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007752:	bc08      	pop	{r3}
 8007754:	469e      	mov	lr, r3
 8007756:	4770      	bx	lr
