#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 15 06:23:47 2019
# Process ID: 12240
# Current directory: C:/Users/KARAN/Desktop/IEEE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11968 C:\Users\KARAN\Desktop\IEEE\IEEE.xpr
# Log file: C:/Users/KARAN/Desktop/IEEE/vivado.log
# Journal file: C:/Users/KARAN/Desktop/IEEE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KARAN/Desktop/IEEE/IEEE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:01:30 . Memory (MB): peak = 668.953 ; gain = 68.504
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
[VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'switch' on this module [C:/Users/KARAN/Downloads/tb_fp_mul.v:13]
ERROR: [VRFC 10-3180] cannot find port 'out1' on this module [C:/Users/KARAN/Downloads/tb_fp_mul.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 711.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/xsim.dir/stimulus_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 15 06:53:26 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 740.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 765.613 ; gain = 24.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 765.613 ; gain = 24.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 767.473 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 767.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 767.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 769.379 ; gain = 0.000
add_bp {C:/Users/KARAN/Downloads/control.v} 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/KARAN/Downloads/control.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 769.379 ; gain = 0.000
remove_bps -file {C:/Users/KARAN/Downloads/control.v} -line 69
add_bp {C:/Users/KARAN/Downloads/control.v} 71
remove_bps -file {C:/Users/KARAN/Downloads/control.v} -line 71
add_bp {C:/Users/KARAN/Downloads/control.v} 71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 772.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 772.281 ; gain = 0.000
remove_bps -file {C:/Users/KARAN/Downloads/control.v} -line 71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 781.621 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 781.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 781.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 885.469 ; gain = 0.652
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Apr 15 07:12:28 2019] Launched synth_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2/runme.log
[Mon Apr 15 07:12:28 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2

launch_runs synth_2 -jobs 4
[Mon Apr 15 07:15:49 2019] Launched synth_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_8
Compiling module xil_defaultlib.full_subtractor_sub1
Compiling module xil_defaultlib.full_subtractor_sub0
Compiling module xil_defaultlib.subtractor_9
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 898.160 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2

launch_runs synth_2 -jobs 4
[Mon Apr 15 07:16:25 2019] Launched synth_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Apr 15 07:17:22 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2

launch_runs synth_2 -jobs 4
[Mon Apr 15 07:20:05 2019] Launched synth_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Apr 15 07:21:27 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2

launch_runs synth_2 -jobs 4
[Mon Apr 15 07:29:20 2019] Launched synth_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/synth_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Apr 15 07:30:43 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
open_hw
reset_run impl_2
launch_runs impl_2 -jobs 4
[Mon Apr 15 12:58:06 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
open_run impl_2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1790.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1790.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1912.098 ; gain = 300.121
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1957.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183794555A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.941 ; gain = 854.934
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Apr 15 13:02:06 2019] Launched impl_2...
Run output will be captured here: C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/KARAN/Desktop/IEEE/IEEE.runs/impl_2/control.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183794555A
