Running: E:\ISEapp\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/verilogcode/p4/mips/test_mips_isim_beh.exe -prj D:/verilogcode/p4/mips/test_mips_beh.prj work.test_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/verilogcode/p4/mips/../Splitter/Splitter.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../PC/PC.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../OR/OR.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../NPC/NPC.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../MUX/MUX.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../IM/IM.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../GRF.v/GRF.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../Ext/Ext.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../DM/DM.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../AND_control/AND_control.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../ALU/ALU.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../datapath/datapath.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/../controller/controller.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/mips.v" into library work
Analyzing Verilog file "D:/verilogcode/p4/mips/test_mips.v" into library work
Analyzing Verilog file "E:/ISEapp/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND_control
Compiling module OR
Compiling module controller
Compiling module PC
Compiling module NPC
Compiling module IM
Compiling module Splitter
Compiling module MUX_addr
Compiling module GRF
Compiling module Ext
Compiling module MUX_ALU
Compiling module ALU
Compiling module DM
Compiling module MUX_wd
Compiling module datapath
Compiling module mips
Compiling module test_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 18 Verilog Units
Built simulation executable D:/verilogcode/p4/mips/test_mips_isim_beh.exe
Fuse Memory Usage: 28808 KB
Fuse CPU Usage: 327 ms
