{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 13:06:39 2019 " "Info: Processing started: Thu Apr 04 13:06:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "99 " "Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~17 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~17\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~2 " "Info: Detected gated clock \"inst25~2\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst25~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRT " "Info: Detected gated clock \"ODOMETRY:inst53\|WRT\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRY " "Info: Detected gated clock \"ODOMETRY:inst53\|WRY\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 59 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRY" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRX " "Info: Detected gated clock \"ODOMETRY:inst53\|WRX\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRX" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76~0 " "Info: Detected gated clock \"inst76~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~1 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal22~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal22~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 80 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~1 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~1\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48~0 " "Info: Detected gated clock \"inst48~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45~0 " "Info: Detected gated clock \"inst45~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst45~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal23~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal23~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 85 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst8\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 50 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 memory UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 63.679 ns " "Info: Slack time is 63.679 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source memory \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "235.07 MHz " "Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.646 ns + Largest memory register " "Info: + Largest memory to register requirement is 67.646 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.082 ns + Largest " "Info: + Largest clock skew is -0.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.633 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X53_Y18_N19 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.715 ns - Longest memory " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source memory is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.689 ns) 2.715 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 3 MEM M4K_X52_Y18 8 " "Info: 3: + IC(0.951 ns) + CELL(0.689 ns) = 2.715 ns; Loc. = M4K_X52_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.38 % ) " "Info: Total cell delay = 0.689 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.026 ns ( 74.62 % ) " "Info: Total interconnect delay = 2.026 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.951ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.951ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.951ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.967 ns - Longest memory register " "Info: - Longest memory to register delay is 3.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 1 MEM M4K_X52_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[7\] 2 MEM M4K_X52_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_9hu.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.438 ns) 3.883 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 3 COMB LCCOMB_X53_Y18_N18 1 " "Info: 3: + IC(0.454 ns) + CELL(0.438 ns) = 3.883 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.967 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 4 REG LCFF_X53_Y18_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.967 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.513 ns ( 88.56 % ) " "Info: Total cell delay = 3.513 ns ( 88.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.454 ns ( 11.44 % ) " "Info: Total interconnect delay = 0.454 ns ( 11.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.967 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.967 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.454ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.715 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.951ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.967 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.967 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.454ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[3\] register ODOMETRY:inst53\|TOFFST\[15\] -16.688 ns " "Info: Slack time is -16.688 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[3\]\" and destination register \"ODOMETRY:inst53\|TOFFST\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "21.061 ns + Largest register register " "Info: + Largest register to register requirement is 21.061 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.275 ns + Largest " "Info: + Largest clock skew is 1.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 4.201 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 4.201 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 0.559 ns SCOMP:inst8\|IR\[4\] 3 REG LCFF_X31_Y16_N23 89 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X31_Y16_N23; Fanout = 89; REG Node = 'SCOMP:inst8\|IR\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.882 ns IO_DECODER:inst24\|Equal23~0 4 COMB LCCOMB_X31_Y16_N22 13 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.882 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 13; COMB Node = 'IO_DECODER:inst24\|Equal23~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.150 ns) 3.026 ns ODOMETRY:inst53\|WRT 5 COMB LCCOMB_X43_Y23_N12 16 " "Info: 5: + IC(1.994 ns) + CELL(0.150 ns) = 3.026 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 16; COMB Node = 'ODOMETRY:inst53\|WRT'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.144 ns" { IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.537 ns) 4.201 ns ODOMETRY:inst53\|TOFFST\[15\] 6 REG LCFF_X46_Y23_N27 1 " "Info: 6: + IC(0.638 ns) + CELL(0.537 ns) = 4.201 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53\|TOFFST\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.175 ns" { ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 27.40 % ) " "Info: Total cell delay = 1.797 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 72.60 % ) " "Info: Total interconnect delay = 4.762 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.039ns 0.000ns 1.994ns 0.638ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.926 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.926 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 0.559 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X31_Y32_N9 2 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X31_Y32_N9; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 1.385 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G9 124 " "Info: 4: + IC(0.826 ns) + CELL(0.000 ns) = 1.385 ns; Loc. = CLKCTRL_G9; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.826 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.926 ns TIMER:inst20\|COUNT\[3\] 5 REG LCFF_X35_Y16_N31 3 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 2.926 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.541 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.06 % ) " "Info: Total cell delay = 1.324 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.960 ns ( 74.94 % ) " "Info: Total interconnect delay = 3.960 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.039ns 0.826ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.039ns 0.000ns 1.994ns 0.638ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.039ns 0.826ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.039ns 0.000ns 1.994ns 0.638ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.039ns 0.826ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.749 ns - Longest register register " "Info: - Longest register to register delay is 37.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[3\] 1 REG LCFF_X35_Y16_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns I2C_INTERFACE:inst16\|inst1\[3\]~121 2 COMB LCCOMB_X35_Y16_N4 1 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[3\]~121'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.460 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~121 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.150 ns) 1.606 ns I2C_INTERFACE:inst16\|inst1\[3\]~129 3 COMB LCCOMB_X33_Y18_N2 1 " "Info: 3: + IC(0.996 ns) + CELL(0.150 ns) = 1.606 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[3\]~129'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.146 ns" { I2C_INTERFACE:inst16|inst1[3]~121 I2C_INTERFACE:inst16|inst1[3]~129 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 2.029 ns I2C_INTERFACE:inst16\|inst1\[3\]~130 4 COMB LCCOMB_X33_Y18_N18 23 " "Info: 4: + IC(0.273 ns) + CELL(0.150 ns) = 2.029 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 23; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[3\]~130'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { I2C_INTERFACE:inst16|inst1[3]~129 I2C_INTERFACE:inst16|inst1[3]~130 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.393 ns) 3.928 ns ODOMETRY:inst53\|Add10~7 5 COMB LCCOMB_X45_Y21_N6 2 " "Info: 5: + IC(1.506 ns) + CELL(0.393 ns) = 3.928 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.899 ns" { I2C_INTERFACE:inst16|inst1[3]~130 ODOMETRY:inst53|Add10~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.999 ns ODOMETRY:inst53\|Add10~9 6 COMB LCCOMB_X45_Y21_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.999 ns; Loc. = LCCOMB_X45_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.409 ns ODOMETRY:inst53\|Add10~10 7 COMB LCCOMB_X45_Y21_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.409 ns; Loc. = LCCOMB_X45_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.414 ns) 5.800 ns ODOMETRY:inst53\|Add11~11 8 COMB LCCOMB_X46_Y25_N10 2 " "Info: 8: + IC(0.977 ns) + CELL(0.414 ns) = 5.800 ns; Loc. = LCCOMB_X46_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.391 ns" { ODOMETRY:inst53|Add10~10 ODOMETRY:inst53|Add11~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.871 ns ODOMETRY:inst53\|Add11~13 9 COMB LCCOMB_X46_Y25_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.871 ns; Loc. = LCCOMB_X46_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~11 ODOMETRY:inst53|Add11~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.030 ns ODOMETRY:inst53\|Add11~15 10 COMB LCCOMB_X46_Y25_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 6.030 ns; Loc. = LCCOMB_X46_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|Add11~13 ODOMETRY:inst53|Add11~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.101 ns ODOMETRY:inst53\|Add11~17 11 COMB LCCOMB_X46_Y25_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.101 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~15 ODOMETRY:inst53|Add11~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.172 ns ODOMETRY:inst53\|Add11~19 12 COMB LCCOMB_X46_Y25_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.172 ns; Loc. = LCCOMB_X46_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~17 ODOMETRY:inst53|Add11~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.243 ns ODOMETRY:inst53\|Add11~21 13 COMB LCCOMB_X46_Y25_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.243 ns; Loc. = LCCOMB_X46_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~19 ODOMETRY:inst53|Add11~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.314 ns ODOMETRY:inst53\|Add11~23 14 COMB LCCOMB_X46_Y25_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.314 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.385 ns ODOMETRY:inst53\|Add11~25 15 COMB LCCOMB_X46_Y25_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.385 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.456 ns ODOMETRY:inst53\|Add11~27 16 COMB LCCOMB_X46_Y25_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.456 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.527 ns ODOMETRY:inst53\|Add11~29 17 COMB LCCOMB_X46_Y25_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.527 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|Add11~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.937 ns ODOMETRY:inst53\|Add11~30 18 COMB LCCOMB_X46_Y25_N30 77 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.937 ns; Loc. = LCCOMB_X46_Y25_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53\|Add11~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.414 ns) 7.860 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1 19 COMB LCCOMB_X47_Y25_N0 2 " "Info: 19: + IC(0.509 ns) + CELL(0.414 ns) = 7.860 ns; Loc. = LCCOMB_X47_Y25_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.923 ns" { ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.931 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3 20 COMB LCCOMB_X47_Y25_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.931 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.002 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5 21 COMB LCCOMB_X47_Y25_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.002 ns; Loc. = LCCOMB_X47_Y25_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.073 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7 22 COMB LCCOMB_X47_Y25_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.073 ns; Loc. = LCCOMB_X47_Y25_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.144 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9 23 COMB LCCOMB_X47_Y25_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.144 ns; Loc. = LCCOMB_X47_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.215 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11 24 COMB LCCOMB_X47_Y25_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.215 ns; Loc. = LCCOMB_X47_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.286 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13 25 COMB LCCOMB_X47_Y25_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.286 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.445 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15 26 COMB LCCOMB_X47_Y25_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 8.445 ns; Loc. = LCCOMB_X47_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.516 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17 27 COMB LCCOMB_X47_Y25_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.516 ns; Loc. = LCCOMB_X47_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.587 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19 28 COMB LCCOMB_X47_Y25_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.587 ns; Loc. = LCCOMB_X47_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.658 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21 29 COMB LCCOMB_X47_Y25_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.658 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.729 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~23 30 COMB LCCOMB_X47_Y25_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.729 ns; Loc. = LCCOMB_X47_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.800 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~25 31 COMB LCCOMB_X47_Y25_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.800 ns; Loc. = LCCOMB_X47_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.871 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~27 32 COMB LCCOMB_X47_Y25_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.871 ns; Loc. = LCCOMB_X47_Y25_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.942 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~29 33 COMB LCCOMB_X47_Y25_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.942 ns; Loc. = LCCOMB_X47_Y25_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.352 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~30 34 COMB LCCOMB_X47_Y25_N30 4 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 9.352 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 4; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.485 ns) 10.796 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~11 35 COMB LCCOMB_X46_Y26_N14 1 " "Info: 35: + IC(0.959 ns) + CELL(0.485 ns) = 10.796 ns; Loc. = LCCOMB_X46_Y26_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.444 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.206 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~12 36 COMB LCCOMB_X46_Y26_N16 20 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 11.206 ns; Loc. = LCCOMB_X46_Y26_N16; Fanout = 20; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.271 ns) 11.799 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[130\]~334 37 COMB LCCOMB_X46_Y26_N24 2 " "Info: 37: + IC(0.322 ns) + CELL(0.271 ns) = 11.799 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[130\]~334'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.593 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.393 ns) 12.635 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~1 38 COMB LCCOMB_X47_Y26_N8 2 " "Info: 38: + IC(0.443 ns) + CELL(0.393 ns) = 12.635 ns; Loc. = LCCOMB_X47_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.836 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.706 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~3 39 COMB LCCOMB_X47_Y26_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 12.706 ns; Loc. = LCCOMB_X47_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.777 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~5 40 COMB LCCOMB_X47_Y26_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 12.777 ns; Loc. = LCCOMB_X47_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.936 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~7 41 COMB LCCOMB_X47_Y26_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 12.936 ns; Loc. = LCCOMB_X47_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.007 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~9 42 COMB LCCOMB_X47_Y26_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 13.007 ns; Loc. = LCCOMB_X47_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.078 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~11 43 COMB LCCOMB_X47_Y26_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 13.078 ns; Loc. = LCCOMB_X47_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.149 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~13 44 COMB LCCOMB_X47_Y26_N20 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 13.149 ns; Loc. = LCCOMB_X47_Y26_N20; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.559 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~14 45 COMB LCCOMB_X47_Y26_N22 23 " "Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 13.559 ns; Loc. = LCCOMB_X47_Y26_N22; Fanout = 23; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~14'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 14.449 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[146\]~344 46 COMB LCCOMB_X48_Y27_N2 2 " "Info: 46: + IC(0.740 ns) + CELL(0.150 ns) = 14.449 ns; Loc. = LCCOMB_X48_Y27_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[146\]~344'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.414 ns) 15.310 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~1 47 COMB LCCOMB_X47_Y27_N0 2 " "Info: 47: + IC(0.447 ns) + CELL(0.414 ns) = 15.310 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.861 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.381 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~3 48 COMB LCCOMB_X47_Y27_N2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.381 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.452 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~5 49 COMB LCCOMB_X47_Y27_N4 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 15.452 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.523 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~7 50 COMB LCCOMB_X47_Y27_N6 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.523 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.594 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~9 51 COMB LCCOMB_X47_Y27_N8 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.594 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.665 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~11 52 COMB LCCOMB_X47_Y27_N10 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 15.665 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.736 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~13 53 COMB LCCOMB_X47_Y27_N12 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.736 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.895 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~15 54 COMB LCCOMB_X47_Y27_N14 1 " "Info: 54: + IC(0.000 ns) + CELL(0.159 ns) = 15.895 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.305 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~16 55 COMB LCCOMB_X47_Y27_N16 26 " "Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 16.305 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 26; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 17.183 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[164\]~470 56 COMB LCCOMB_X43_Y27_N8 3 " "Info: 56: + IC(0.728 ns) + CELL(0.150 ns) = 17.183 ns; Loc. = LCCOMB_X43_Y27_N8; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[164\]~470'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.878 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.393 ns) 18.250 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~5 57 COMB LCCOMB_X45_Y27_N10 2 " "Info: 57: + IC(0.674 ns) + CELL(0.393 ns) = 18.250 ns; Loc. = LCCOMB_X45_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.067 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.321 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~7 58 COMB LCCOMB_X45_Y27_N12 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.321 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.480 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~9 59 COMB LCCOMB_X45_Y27_N14 2 " "Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 18.480 ns; Loc. = LCCOMB_X45_Y27_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.551 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~11 60 COMB LCCOMB_X45_Y27_N16 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 18.551 ns; Loc. = LCCOMB_X45_Y27_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.622 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~13 61 COMB LCCOMB_X45_Y27_N18 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 18.622 ns; Loc. = LCCOMB_X45_Y27_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.693 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~15 62 COMB LCCOMB_X45_Y27_N20 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 18.693 ns; Loc. = LCCOMB_X45_Y27_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.764 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~17 63 COMB LCCOMB_X45_Y27_N22 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 18.764 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.174 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~18 64 COMB LCCOMB_X45_Y27_N24 29 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 19.174 ns; Loc. = LCCOMB_X45_Y27_N24; Fanout = 29; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~18'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.150 ns) 20.028 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[180\]~484 65 COMB LCCOMB_X48_Y27_N28 3 " "Info: 65: + IC(0.704 ns) + CELL(0.150 ns) = 20.028 ns; Loc. = LCCOMB_X48_Y27_N28; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[180\]~484'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.854 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.393 ns) 21.093 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~5 66 COMB LCCOMB_X44_Y27_N6 2 " "Info: 66: + IC(0.672 ns) + CELL(0.393 ns) = 21.093 ns; Loc. = LCCOMB_X44_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.065 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.164 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~7 67 COMB LCCOMB_X44_Y27_N8 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 21.164 ns; Loc. = LCCOMB_X44_Y27_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.235 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~9 68 COMB LCCOMB_X44_Y27_N10 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 21.235 ns; Loc. = LCCOMB_X44_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.306 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~11 69 COMB LCCOMB_X44_Y27_N12 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 21.306 ns; Loc. = LCCOMB_X44_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.465 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~13 70 COMB LCCOMB_X44_Y27_N14 2 " "Info: 70: + IC(0.000 ns) + CELL(0.159 ns) = 21.465 ns; Loc. = LCCOMB_X44_Y27_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.536 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~15 71 COMB LCCOMB_X44_Y27_N16 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 21.536 ns; Loc. = LCCOMB_X44_Y27_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.607 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~17 72 COMB LCCOMB_X44_Y27_N18 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 21.607 ns; Loc. = LCCOMB_X44_Y27_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.678 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~19 73 COMB LCCOMB_X44_Y27_N20 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 21.678 ns; Loc. = LCCOMB_X44_Y27_N20; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.088 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~20 74 COMB LCCOMB_X44_Y27_N22 32 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 22.088 ns; Loc. = LCCOMB_X44_Y27_N22; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.275 ns) 23.166 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[196\]~490 75 COMB LCCOMB_X45_Y25_N18 3 " "Info: 75: + IC(0.803 ns) + CELL(0.275 ns) = 23.166 ns; Loc. = LCCOMB_X45_Y25_N18; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[196\]~490'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.078 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.393 ns) 24.250 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~5 76 COMB LCCOMB_X44_Y26_N6 2 " "Info: 76: + IC(0.691 ns) + CELL(0.393 ns) = 24.250 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.084 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.321 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~7 77 COMB LCCOMB_X44_Y26_N8 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 24.321 ns; Loc. = LCCOMB_X44_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.392 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~9 78 COMB LCCOMB_X44_Y26_N10 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 24.392 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.463 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~11 79 COMB LCCOMB_X44_Y26_N12 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 24.463 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.622 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~13 80 COMB LCCOMB_X44_Y26_N14 2 " "Info: 80: + IC(0.000 ns) + CELL(0.159 ns) = 24.622 ns; Loc. = LCCOMB_X44_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.693 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~15 81 COMB LCCOMB_X44_Y26_N16 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 24.693 ns; Loc. = LCCOMB_X44_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.764 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~17 82 COMB LCCOMB_X44_Y26_N18 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 24.764 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.835 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~19 83 COMB LCCOMB_X44_Y26_N20 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 24.835 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.906 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~21 84 COMB LCCOMB_X44_Y26_N22 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 24.906 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.316 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~22 85 COMB LCCOMB_X44_Y26_N24 35 " "Info: 85: + IC(0.000 ns) + CELL(0.410 ns) = 25.316 ns; Loc. = LCCOMB_X44_Y26_N24; Fanout = 35; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.150 ns) 26.264 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[210\]~478 86 COMB LCCOMB_X43_Y25_N24 2 " "Info: 86: + IC(0.798 ns) + CELL(0.150 ns) = 26.264 ns; Loc. = LCCOMB_X43_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[210\]~478'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.948 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.393 ns) 27.101 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~1 87 COMB LCCOMB_X44_Y25_N2 2 " "Info: 87: + IC(0.444 ns) + CELL(0.393 ns) = 27.101 ns; Loc. = LCCOMB_X44_Y25_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.172 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~3 88 COMB LCCOMB_X44_Y25_N4 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 27.172 ns; Loc. = LCCOMB_X44_Y25_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.243 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~5 89 COMB LCCOMB_X44_Y25_N6 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 27.243 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.314 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~7 90 COMB LCCOMB_X44_Y25_N8 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 27.314 ns; Loc. = LCCOMB_X44_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.385 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~9 91 COMB LCCOMB_X44_Y25_N10 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 27.385 ns; Loc. = LCCOMB_X44_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.456 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~11 92 COMB LCCOMB_X44_Y25_N12 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 27.456 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 27.615 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~13 93 COMB LCCOMB_X44_Y25_N14 2 " "Info: 93: + IC(0.000 ns) + CELL(0.159 ns) = 27.615 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.686 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~15 94 COMB LCCOMB_X44_Y25_N16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 27.686 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.757 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~17 95 COMB LCCOMB_X44_Y25_N18 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 27.757 ns; Loc. = LCCOMB_X44_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.828 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~19 96 COMB LCCOMB_X44_Y25_N20 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 27.828 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.899 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~21 97 COMB LCCOMB_X44_Y25_N22 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 27.899 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.970 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~23 98 COMB LCCOMB_X44_Y25_N24 1 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 27.970 ns; Loc. = LCCOMB_X44_Y25_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.380 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~24 99 COMB LCCOMB_X44_Y25_N26 38 " "Info: 99: + IC(0.000 ns) + CELL(0.410 ns) = 28.380 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 38; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.150 ns) 29.343 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~480 100 COMB LCCOMB_X43_Y24_N24 2 " "Info: 100: + IC(0.813 ns) + CELL(0.150 ns) = 29.343 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~480'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 30.173 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~1 101 COMB LCCOMB_X44_Y24_N0 2 " "Info: 101: + IC(0.437 ns) + CELL(0.393 ns) = 30.173 ns; Loc. = LCCOMB_X44_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.830 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.244 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~3 102 COMB LCCOMB_X44_Y24_N2 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 30.244 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.315 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~5 103 COMB LCCOMB_X44_Y24_N4 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 30.315 ns; Loc. = LCCOMB_X44_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.386 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~7 104 COMB LCCOMB_X44_Y24_N6 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 30.386 ns; Loc. = LCCOMB_X44_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.457 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~9 105 COMB LCCOMB_X44_Y24_N8 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 30.457 ns; Loc. = LCCOMB_X44_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.528 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~11 106 COMB LCCOMB_X44_Y24_N10 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 30.528 ns; Loc. = LCCOMB_X44_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.599 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~13 107 COMB LCCOMB_X44_Y24_N12 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 30.599 ns; Loc. = LCCOMB_X44_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.758 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~15 108 COMB LCCOMB_X44_Y24_N14 2 " "Info: 108: + IC(0.000 ns) + CELL(0.159 ns) = 30.758 ns; Loc. = LCCOMB_X44_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.829 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~17 109 COMB LCCOMB_X44_Y24_N16 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 30.829 ns; Loc. = LCCOMB_X44_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.900 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~19 110 COMB LCCOMB_X44_Y24_N18 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 30.900 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.971 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~21 111 COMB LCCOMB_X44_Y24_N20 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.971 ns; Loc. = LCCOMB_X44_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.042 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~23 112 COMB LCCOMB_X44_Y24_N22 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 31.042 ns; Loc. = LCCOMB_X44_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.113 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~25 113 COMB LCCOMB_X44_Y24_N24 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 31.113 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.523 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~26 114 COMB LCCOMB_X44_Y24_N26 32 " "Info: 114: + IC(0.000 ns) + CELL(0.410 ns) = 31.523 ns; Loc. = LCCOMB_X44_Y24_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.271 ns) 32.562 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[240\]~400 115 COMB LCCOMB_X45_Y23_N14 2 " "Info: 115: + IC(0.768 ns) + CELL(0.271 ns) = 32.562 ns; Loc. = LCCOMB_X45_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[240\]~400'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.039 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.393 ns) 33.366 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~1 116 COMB LCCOMB_X44_Y23_N0 2 " "Info: 116: + IC(0.411 ns) + CELL(0.393 ns) = 33.366 ns; Loc. = LCCOMB_X44_Y23_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.804 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.437 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~3 117 COMB LCCOMB_X44_Y23_N2 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 33.437 ns; Loc. = LCCOMB_X44_Y23_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.508 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5 118 COMB LCCOMB_X44_Y23_N4 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 33.508 ns; Loc. = LCCOMB_X44_Y23_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.579 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7 119 COMB LCCOMB_X44_Y23_N6 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 33.579 ns; Loc. = LCCOMB_X44_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.650 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9 120 COMB LCCOMB_X44_Y23_N8 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 33.650 ns; Loc. = LCCOMB_X44_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.721 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11 121 COMB LCCOMB_X44_Y23_N10 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 33.721 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.131 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~12 122 COMB LCCOMB_X44_Y23_N12 1 " "Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 34.131 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.271 ns) 35.146 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[6\]~3 123 COMB LCCOMB_X43_Y25_N8 2 " "Info: 123: + IC(0.744 ns) + CELL(0.271 ns) = 35.146 ns; Loc. = LCCOMB_X43_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[6\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/abs_divider_8dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.414 ns) 36.528 ns ODOMETRY:inst53\|TOFFST\[6\]~22 124 COMB LCCOMB_X46_Y23_N6 2 " "Info: 124: + IC(0.968 ns) + CELL(0.414 ns) = 36.528 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[6\]~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.382 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 ODOMETRY:inst53|TOFFST[6]~22 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.599 ns ODOMETRY:inst53\|TOFFST\[7\]~24 125 COMB LCCOMB_X46_Y23_N8 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 36.599 ns; Loc. = LCCOMB_X46_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[7\]~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.670 ns ODOMETRY:inst53\|TOFFST\[8\]~26 126 COMB LCCOMB_X46_Y23_N10 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 36.670 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[8\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.741 ns ODOMETRY:inst53\|TOFFST\[9\]~28 127 COMB LCCOMB_X46_Y23_N12 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 36.741 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[9\]~28'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 36.900 ns ODOMETRY:inst53\|TOFFST\[10\]~30 128 COMB LCCOMB_X46_Y23_N14 2 " "Info: 128: + IC(0.000 ns) + CELL(0.159 ns) = 36.900 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[10\]~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.971 ns ODOMETRY:inst53\|TOFFST\[11\]~32 129 COMB LCCOMB_X46_Y23_N16 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 36.971 ns; Loc. = LCCOMB_X46_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[11\]~32'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.042 ns ODOMETRY:inst53\|TOFFST\[12\]~34 130 COMB LCCOMB_X46_Y23_N18 2 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 37.042 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[12\]~34'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.113 ns ODOMETRY:inst53\|TOFFST\[13\]~36 131 COMB LCCOMB_X46_Y23_N20 2 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 37.113 ns; Loc. = LCCOMB_X46_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[13\]~36'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.184 ns ODOMETRY:inst53\|TOFFST\[14\]~38 132 COMB LCCOMB_X46_Y23_N22 1 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 37.184 ns; Loc. = LCCOMB_X46_Y23_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[14\]~38'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.255 ns ODOMETRY:inst53\|TOFFST\[3\]~40 133 COMB LCCOMB_X46_Y23_N24 1 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 37.255 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[3\]~40'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.665 ns ODOMETRY:inst53\|TOFFST\[15\]~41 134 COMB LCCOMB_X46_Y23_N26 1 " "Info: 134: + IC(0.000 ns) + CELL(0.410 ns) = 37.665 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[15\]~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 37.749 ns ODOMETRY:inst53\|TOFFST\[15\] 135 REG LCFF_X46_Y23_N27 1 " "Info: 135: + IC(0.000 ns) + CELL(0.084 ns) = 37.749 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53\|TOFFST\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.612 ns ( 54.60 % ) " "Info: Total cell delay = 20.612 ns ( 54.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.137 ns ( 45.40 % ) " "Info: Total interconnect delay = 17.137 ns ( 45.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "37.749 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~121 I2C_INTERFACE:inst16|inst1[3]~129 I2C_INTERFACE:inst16|inst1[3]~130 ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~10 ODOMETRY:inst53|Add11~11 ODOMETRY:inst53|Add11~13 ODOMETRY:inst53|Add11~15 ODOMETRY:inst53|Add11~17 ODOMETRY:inst53|Add11~19 ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "37.749 ns" { TIMER:inst20|COUNT[3] {} I2C_INTERFACE:inst16|inst1[3]~121 {} I2C_INTERFACE:inst16|inst1[3]~129 {} I2C_INTERFACE:inst16|inst1[3]~130 {} ODOMETRY:inst53|Add10~7 {} ODOMETRY:inst53|Add10~9 {} ODOMETRY:inst53|Add10~10 {} ODOMETRY:inst53|Add11~11 {} ODOMETRY:inst53|Add11~13 {} ODOMETRY:inst53|Add11~15 {} ODOMETRY:inst53|Add11~17 {} ODOMETRY:inst53|Add11~19 {} ODOMETRY:inst53|Add11~21 {} ODOMETRY:inst53|Add11~23 {} ODOMETRY:inst53|Add11~25 {} ODOMETRY:inst53|Add11~27 {} ODOMETRY:inst53|Add11~29 {} ODOMETRY:inst53|Add11~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 {} ODOMETRY:inst53|TOFFST[6]~22 {} ODOMETRY:inst53|TOFFST[7]~24 {} ODOMETRY:inst53|TOFFST[8]~26 {} ODOMETRY:inst53|TOFFST[9]~28 {} ODOMETRY:inst53|TOFFST[10]~30 {} ODOMETRY:inst53|TOFFST[11]~32 {} ODOMETRY:inst53|TOFFST[12]~34 {} ODOMETRY:inst53|TOFFST[13]~36 {} ODOMETRY:inst53|TOFFST[14]~38 {} ODOMETRY:inst53|TOFFST[3]~40 {} ODOMETRY:inst53|TOFFST[15]~41 {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 0.310ns 0.996ns 0.273ns 1.506ns 0.000ns 0.000ns 0.977ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.959ns 0.000ns 0.322ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.704ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.803ns 0.691ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.813ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.411ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.744ns 0.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.039ns 0.000ns 1.994ns 0.638ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.039ns 0.826ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "37.749 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~121 I2C_INTERFACE:inst16|inst1[3]~129 I2C_INTERFACE:inst16|inst1[3]~130 ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~10 ODOMETRY:inst53|Add11~11 ODOMETRY:inst53|Add11~13 ODOMETRY:inst53|Add11~15 ODOMETRY:inst53|Add11~17 ODOMETRY:inst53|Add11~19 ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "37.749 ns" { TIMER:inst20|COUNT[3] {} I2C_INTERFACE:inst16|inst1[3]~121 {} I2C_INTERFACE:inst16|inst1[3]~129 {} I2C_INTERFACE:inst16|inst1[3]~130 {} ODOMETRY:inst53|Add10~7 {} ODOMETRY:inst53|Add10~9 {} ODOMETRY:inst53|Add10~10 {} ODOMETRY:inst53|Add11~11 {} ODOMETRY:inst53|Add11~13 {} ODOMETRY:inst53|Add11~15 {} ODOMETRY:inst53|Add11~17 {} ODOMETRY:inst53|Add11~19 {} ODOMETRY:inst53|Add11~21 {} ODOMETRY:inst53|Add11~23 {} ODOMETRY:inst53|Add11~25 {} ODOMETRY:inst53|Add11~27 {} ODOMETRY:inst53|Add11~29 {} ODOMETRY:inst53|Add11~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3 {} ODOMETRY:inst53|TOFFST[6]~22 {} ODOMETRY:inst53|TOFFST[7]~24 {} ODOMETRY:inst53|TOFFST[8]~26 {} ODOMETRY:inst53|TOFFST[9]~28 {} ODOMETRY:inst53|TOFFST[10]~30 {} ODOMETRY:inst53|TOFFST[11]~32 {} ODOMETRY:inst53|TOFFST[12]~34 {} ODOMETRY:inst53|TOFFST[13]~36 {} ODOMETRY:inst53|TOFFST[14]~38 {} ODOMETRY:inst53|TOFFST[3]~40 {} ODOMETRY:inst53|TOFFST[15]~41 {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 0.310ns 0.996ns 0.273ns 1.506ns 0.000ns 0.000ns 0.977ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.959ns 0.000ns 0.322ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.704ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.803ns 0.691ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.813ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.411ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.744ns 0.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk0' 1340 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk0' along 1340 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst51\|POSITION_INT\[0\] register VEL_CONTROL:inst51\|MOTOR_CMD\[12\] -7.443 ns " "Info: Slack time is -7.443 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst51\|POSITION_INT\[0\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.22 MHz 54.886 ns " "Info: Fmax is 18.22 MHz (period= 54.886 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.779 ns + Largest register register " "Info: + Largest register to register requirement is 19.779 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.445 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y22_N9 4 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 4.901 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.003 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.445 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X36_Y20_N27 2 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.445 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.54 % ) " "Info: Total cell delay = 1.324 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 79.46 % ) " "Info: Total interconnect delay = 5.121 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.452 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y22_N9 4 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 4.901 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.003 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.452 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 5 REG LCFF_X40_Y16_N19 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X40_Y16_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.551 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.52 % ) " "Info: Total cell delay = 1.324 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.128 ns ( 79.48 % ) " "Info: Total interconnect delay = 5.128 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.222 ns - Longest register register " "Info: - Longest register to register delay is 27.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 1 REG LCFF_X40_Y16_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.393 ns) 0.904 ns VEL_CONTROL:inst51\|Add3~1 2 COMB LCCOMB_X41_Y16_N0 2 " "Info: 2: + IC(0.511 ns) + CELL(0.393 ns) = 0.904 ns; Loc. = LCCOMB_X41_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.975 ns VEL_CONTROL:inst51\|Add3~3 3 COMB LCCOMB_X41_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.975 ns; Loc. = LCCOMB_X41_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.046 ns VEL_CONTROL:inst51\|Add3~5 4 COMB LCCOMB_X41_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.046 ns; Loc. = LCCOMB_X41_Y16_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.117 ns VEL_CONTROL:inst51\|Add3~7 5 COMB LCCOMB_X41_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.117 ns; Loc. = LCCOMB_X41_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.188 ns VEL_CONTROL:inst51\|Add3~9 6 COMB LCCOMB_X41_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.188 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.259 ns VEL_CONTROL:inst51\|Add3~11 7 COMB LCCOMB_X41_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.259 ns; Loc. = LCCOMB_X41_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.330 ns VEL_CONTROL:inst51\|Add3~13 8 COMB LCCOMB_X41_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.330 ns; Loc. = LCCOMB_X41_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.489 ns VEL_CONTROL:inst51\|Add3~15 9 COMB LCCOMB_X41_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.489 ns; Loc. = LCCOMB_X41_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.560 ns VEL_CONTROL:inst51\|Add3~17 10 COMB LCCOMB_X41_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.560 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.631 ns VEL_CONTROL:inst51\|Add3~19 11 COMB LCCOMB_X41_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.631 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.702 ns VEL_CONTROL:inst51\|Add3~21 12 COMB LCCOMB_X41_Y16_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.702 ns; Loc. = LCCOMB_X41_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.773 ns VEL_CONTROL:inst51\|Add3~23 13 COMB LCCOMB_X41_Y16_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.773 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.844 ns VEL_CONTROL:inst51\|Add3~25 14 COMB LCCOMB_X41_Y16_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.844 ns; Loc. = LCCOMB_X41_Y16_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.915 ns VEL_CONTROL:inst51\|Add3~27 15 COMB LCCOMB_X41_Y16_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.915 ns; Loc. = LCCOMB_X41_Y16_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.986 ns VEL_CONTROL:inst51\|Add3~29 16 COMB LCCOMB_X41_Y16_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.986 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.132 ns VEL_CONTROL:inst51\|Add3~31 17 COMB LCCOMB_X41_Y16_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.132 ns; Loc. = LCCOMB_X41_Y16_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.203 ns VEL_CONTROL:inst51\|Add3~33 18 COMB LCCOMB_X41_Y15_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.203 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.274 ns VEL_CONTROL:inst51\|Add3~35 19 COMB LCCOMB_X41_Y15_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.274 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.345 ns VEL_CONTROL:inst51\|Add3~37 20 COMB LCCOMB_X41_Y15_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.345 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.416 ns VEL_CONTROL:inst51\|Add3~39 21 COMB LCCOMB_X41_Y15_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.416 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.487 ns VEL_CONTROL:inst51\|Add3~41 22 COMB LCCOMB_X41_Y15_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.487 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.558 ns VEL_CONTROL:inst51\|Add3~43 23 COMB LCCOMB_X41_Y15_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.558 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.629 ns VEL_CONTROL:inst51\|Add3~45 24 COMB LCCOMB_X41_Y15_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.629 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.788 ns VEL_CONTROL:inst51\|Add3~47 25 COMB LCCOMB_X41_Y15_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.788 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.859 ns VEL_CONTROL:inst51\|Add3~49 26 COMB LCCOMB_X41_Y15_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.859 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.930 ns VEL_CONTROL:inst51\|Add3~51 27 COMB LCCOMB_X41_Y15_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.930 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.340 ns VEL_CONTROL:inst51\|Add3~52 28 COMB LCCOMB_X41_Y15_N20 6 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 3.340 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~52'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.414 ns) 4.222 ns VEL_CONTROL:inst51\|Add4~53 29 COMB LCCOMB_X42_Y15_N20 2 " "Info: 29: + IC(0.468 ns) + CELL(0.414 ns) = 4.222 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.882 ns" { VEL_CONTROL:inst51|Add3~52 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.632 ns VEL_CONTROL:inst51\|Add4~54 30 COMB LCCOMB_X42_Y15_N22 19 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 4.632 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51\|Add4~54'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.393 ns) 5.781 ns VEL_CONTROL:inst51\|VEL_ERR~3 31 COMB LCCOMB_X43_Y16_N4 1 " "Info: 31: + IC(0.756 ns) + CELL(0.393 ns) = 5.781 ns; Loc. = LCCOMB_X43_Y16_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { VEL_CONTROL:inst51|Add4~54 VEL_CONTROL:inst51|VEL_ERR~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 6.425 ns VEL_CONTROL:inst51\|VEL_ERR~9 32 COMB LCCOMB_X43_Y16_N16 29 " "Info: 32: + IC(0.251 ns) + CELL(0.393 ns) = 6.425 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.644 ns" { VEL_CONTROL:inst51|VEL_ERR~3 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.275 ns) 7.248 ns VEL_CONTROL:inst51\|VEL_ERR~29 33 COMB LCCOMB_X43_Y15_N16 2 " "Info: 33: + IC(0.548 ns) + CELL(0.275 ns) = 7.248 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.823 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.393 ns) 8.935 ns VEL_CONTROL:inst51\|Add6~5 34 COMB LCCOMB_X42_Y20_N4 2 " "Info: 34: + IC(1.294 ns) + CELL(0.393 ns) = 8.935 ns; Loc. = LCCOMB_X42_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.687 ns" { VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.006 ns VEL_CONTROL:inst51\|Add6~7 35 COMB LCCOMB_X42_Y20_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 9.006 ns; Loc. = LCCOMB_X42_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.077 ns VEL_CONTROL:inst51\|Add6~9 36 COMB LCCOMB_X42_Y20_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.077 ns; Loc. = LCCOMB_X42_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.148 ns VEL_CONTROL:inst51\|Add6~11 37 COMB LCCOMB_X42_Y20_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 9.148 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.219 ns VEL_CONTROL:inst51\|Add6~13 38 COMB LCCOMB_X42_Y20_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.219 ns; Loc. = LCCOMB_X42_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.378 ns VEL_CONTROL:inst51\|Add6~15 39 COMB LCCOMB_X42_Y20_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 9.378 ns; Loc. = LCCOMB_X42_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.449 ns VEL_CONTROL:inst51\|Add6~17 40 COMB LCCOMB_X42_Y20_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.449 ns; Loc. = LCCOMB_X42_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.520 ns VEL_CONTROL:inst51\|Add6~19 41 COMB LCCOMB_X42_Y20_N18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.520 ns; Loc. = LCCOMB_X42_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.591 ns VEL_CONTROL:inst51\|Add6~21 42 COMB LCCOMB_X42_Y20_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.591 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.662 ns VEL_CONTROL:inst51\|Add6~23 43 COMB LCCOMB_X42_Y20_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.662 ns; Loc. = LCCOMB_X42_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.733 ns VEL_CONTROL:inst51\|Add6~25 44 COMB LCCOMB_X42_Y20_N24 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.733 ns; Loc. = LCCOMB_X42_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.804 ns VEL_CONTROL:inst51\|Add6~27 45 COMB LCCOMB_X42_Y20_N26 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.804 ns; Loc. = LCCOMB_X42_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.875 ns VEL_CONTROL:inst51\|Add6~29 46 COMB LCCOMB_X42_Y20_N28 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.875 ns; Loc. = LCCOMB_X42_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 10.021 ns VEL_CONTROL:inst51\|Add6~31 47 COMB LCCOMB_X42_Y20_N30 2 " "Info: 47: + IC(0.000 ns) + CELL(0.146 ns) = 10.021 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.092 ns VEL_CONTROL:inst51\|Add6~33 48 COMB LCCOMB_X42_Y19_N0 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 10.092 ns; Loc. = LCCOMB_X42_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.163 ns VEL_CONTROL:inst51\|Add6~35 49 COMB LCCOMB_X42_Y19_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 10.163 ns; Loc. = LCCOMB_X42_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.234 ns VEL_CONTROL:inst51\|Add6~37 50 COMB LCCOMB_X42_Y19_N4 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 10.234 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.305 ns VEL_CONTROL:inst51\|Add6~39 51 COMB LCCOMB_X42_Y19_N6 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 10.305 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.376 ns VEL_CONTROL:inst51\|Add6~41 52 COMB LCCOMB_X42_Y19_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.376 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.447 ns VEL_CONTROL:inst51\|Add6~43 53 COMB LCCOMB_X42_Y19_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.447 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.518 ns VEL_CONTROL:inst51\|Add6~45 54 COMB LCCOMB_X42_Y19_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.518 ns; Loc. = LCCOMB_X42_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.677 ns VEL_CONTROL:inst51\|Add6~47 55 COMB LCCOMB_X42_Y19_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 10.677 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.748 ns VEL_CONTROL:inst51\|Add6~49 56 COMB LCCOMB_X42_Y19_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.748 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.819 ns VEL_CONTROL:inst51\|Add6~51 57 COMB LCCOMB_X42_Y19_N18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.819 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.890 ns VEL_CONTROL:inst51\|Add6~53 58 COMB LCCOMB_X42_Y19_N20 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.890 ns; Loc. = LCCOMB_X42_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.961 ns VEL_CONTROL:inst51\|Add6~55 59 COMB LCCOMB_X42_Y19_N22 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.961 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.032 ns VEL_CONTROL:inst51\|Add6~57 60 COMB LCCOMB_X42_Y19_N24 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 11.032 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.442 ns VEL_CONTROL:inst51\|Add6~58 61 COMB LCCOMB_X42_Y19_N26 3 " "Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 11.442 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.438 ns) 12.362 ns VEL_CONTROL:inst51\|LessThan6~4 62 COMB LCCOMB_X41_Y19_N2 1 " "Info: 62: + IC(0.482 ns) + CELL(0.438 ns) = 12.362 ns; Loc. = LCCOMB_X41_Y19_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 13.029 ns VEL_CONTROL:inst51\|LessThan6~5 63 COMB LCCOMB_X41_Y19_N0 18 " "Info: 63: + IC(0.251 ns) + CELL(0.416 ns) = 13.029 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 13.445 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 64 COMB LCCOMB_X41_Y19_N10 30 " "Info: 64: + IC(0.266 ns) + CELL(0.150 ns) = 13.445 ns; Loc. = LCCOMB_X41_Y19_N10; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.416 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.275 ns) 14.340 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~32 65 COMB LCCOMB_X40_Y19_N2 17 " "Info: 65: + IC(0.620 ns) + CELL(0.275 ns) = 14.340 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~32'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~32 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(2.663 ns) 17.447 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 66 COMB DSPMULT_X39_Y19_N0 1 " "Info: 66: + IC(0.444 ns) + CELL(2.663 ns) = 17.447 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.107 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.671 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 67 COMB DSPOUT_X39_Y19_N2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.224 ns) = 17.671 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.414 ns) 18.939 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 68 COMB LCCOMB_X35_Y19_N2 2 " "Info: 68: + IC(0.854 ns) + CELL(0.414 ns) = 18.939 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.268 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.349 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 69 COMB LCCOMB_X35_Y19_N4 2 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 19.349 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.393 ns) 20.186 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 70 COMB LCCOMB_X36_Y19_N16 2 " "Info: 70: + IC(0.444 ns) + CELL(0.393 ns) = 20.186 ns; Loc. = LCCOMB_X36_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.596 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 71 COMB LCCOMB_X36_Y19_N18 2 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 20.596 ns; Loc. = LCCOMB_X36_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 21.659 ns VEL_CONTROL:inst51\|Add10~49 72 COMB LCCOMB_X38_Y19_N18 2 " "Info: 72: + IC(0.670 ns) + CELL(0.393 ns) = 21.659 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.063 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.730 ns VEL_CONTROL:inst51\|Add10~51 73 COMB LCCOMB_X38_Y19_N20 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 21.730 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.140 ns VEL_CONTROL:inst51\|Add10~52 74 COMB LCCOMB_X38_Y19_N22 2 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 22.140 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~52'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.393 ns) 23.192 ns VEL_CONTROL:inst51\|Add11~53 75 COMB LCCOMB_X37_Y19_N22 2 " "Info: 75: + IC(0.659 ns) + CELL(0.393 ns) = 23.192 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.602 ns VEL_CONTROL:inst51\|Add11~54 76 COMB LCCOMB_X37_Y19_N24 2 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 23.602 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.420 ns) 24.776 ns VEL_CONTROL:inst51\|LessThan10~1 77 COMB LCCOMB_X36_Y21_N14 1 " "Info: 77: + IC(0.754 ns) + CELL(0.420 ns) = 24.776 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.174 ns" { VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|LessThan10~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.245 ns) 25.276 ns VEL_CONTROL:inst51\|LessThan10~10 78 COMB LCCOMB_X36_Y21_N12 10 " "Info: 78: + IC(0.255 ns) + CELL(0.245 ns) = 25.276 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.500 ns" { VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.413 ns) 25.971 ns VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27 79 COMB LCCOMB_X36_Y21_N26 17 " "Info: 79: + IC(0.282 ns) + CELL(0.413 ns) = 25.971 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.695 ns" { VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.420 ns) 27.138 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12 80 COMB LCCOMB_X36_Y20_N26 1 " "Info: 80: + IC(0.747 ns) + CELL(0.420 ns) = 27.138 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.167 ns" { VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.222 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 81 REG LCFF_X36_Y20_N27 2 " "Info: 81: + IC(0.000 ns) + CELL(0.084 ns) = 27.222 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.666 ns ( 61.22 % ) " "Info: Total cell delay = 16.666 ns ( 61.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.556 ns ( 38.78 % ) " "Info: Total interconnect delay = 10.556 ns ( 38.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "27.222 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~52 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~54 VEL_CONTROL:inst51|VEL_ERR~3 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "27.222 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~21 {} VEL_CONTROL:inst51|Add3~23 {} VEL_CONTROL:inst51|Add3~25 {} VEL_CONTROL:inst51|Add3~27 {} VEL_CONTROL:inst51|Add3~29 {} VEL_CONTROL:inst51|Add3~31 {} VEL_CONTROL:inst51|Add3~33 {} VEL_CONTROL:inst51|Add3~35 {} VEL_CONTROL:inst51|Add3~37 {} VEL_CONTROL:inst51|Add3~39 {} VEL_CONTROL:inst51|Add3~41 {} VEL_CONTROL:inst51|Add3~43 {} VEL_CONTROL:inst51|Add3~45 {} VEL_CONTROL:inst51|Add3~47 {} VEL_CONTROL:inst51|Add3~49 {} VEL_CONTROL:inst51|Add3~51 {} VEL_CONTROL:inst51|Add3~52 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~54 {} VEL_CONTROL:inst51|VEL_ERR~3 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~29 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~32 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~54 {} VEL_CONTROL:inst51|LessThan10~1 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.468ns 0.000ns 0.756ns 0.251ns 0.548ns 1.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.482ns 0.251ns 0.266ns 0.620ns 0.444ns 0.000ns 0.854ns 0.000ns 0.444ns 0.000ns 0.670ns 0.000ns 0.000ns 0.659ns 0.000ns 0.754ns 0.255ns 0.282ns 0.747ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.416ns 0.150ns 0.275ns 2.663ns 0.224ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.420ns 0.245ns 0.413ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.445 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.452 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "27.222 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~21 VEL_CONTROL:inst51|Add3~23 VEL_CONTROL:inst51|Add3~25 VEL_CONTROL:inst51|Add3~27 VEL_CONTROL:inst51|Add3~29 VEL_CONTROL:inst51|Add3~31 VEL_CONTROL:inst51|Add3~33 VEL_CONTROL:inst51|Add3~35 VEL_CONTROL:inst51|Add3~37 VEL_CONTROL:inst51|Add3~39 VEL_CONTROL:inst51|Add3~41 VEL_CONTROL:inst51|Add3~43 VEL_CONTROL:inst51|Add3~45 VEL_CONTROL:inst51|Add3~47 VEL_CONTROL:inst51|Add3~49 VEL_CONTROL:inst51|Add3~51 VEL_CONTROL:inst51|Add3~52 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~54 VEL_CONTROL:inst51|VEL_ERR~3 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~54 VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "27.222 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~21 {} VEL_CONTROL:inst51|Add3~23 {} VEL_CONTROL:inst51|Add3~25 {} VEL_CONTROL:inst51|Add3~27 {} VEL_CONTROL:inst51|Add3~29 {} VEL_CONTROL:inst51|Add3~31 {} VEL_CONTROL:inst51|Add3~33 {} VEL_CONTROL:inst51|Add3~35 {} VEL_CONTROL:inst51|Add3~37 {} VEL_CONTROL:inst51|Add3~39 {} VEL_CONTROL:inst51|Add3~41 {} VEL_CONTROL:inst51|Add3~43 {} VEL_CONTROL:inst51|Add3~45 {} VEL_CONTROL:inst51|Add3~47 {} VEL_CONTROL:inst51|Add3~49 {} VEL_CONTROL:inst51|Add3~51 {} VEL_CONTROL:inst51|Add3~52 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~54 {} VEL_CONTROL:inst51|VEL_ERR~3 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~29 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~32 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~54 {} VEL_CONTROL:inst51|LessThan10~1 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.468ns 0.000ns 0.756ns 0.251ns 0.548ns 1.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.482ns 0.251ns 0.266ns 0.620ns 0.444ns 0.000ns 0.854ns 0.000ns 0.444ns 0.000ns 0.670ns 0.000ns 0.000ns 0.659ns 0.000ns 0.754ns 0.255ns 0.282ns 0.747ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.416ns 0.150ns 0.275ns 2.663ns 0.224ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.420ns 0.245ns 0.413ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1664 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1664 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[12\] register VEL_CONTROL:inst51\|MOTOR_PHASE 122 ps " "Info: Slack time is 122 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.979 ns + Largest register register " "Info: + Largest register to register requirement is 5.979 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.807 ns + Largest " "Info: + Largest clock skew is -3.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.280 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.280 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 0.280 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X34_Y22_N29 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 0.280 ns; Loc. = LCFF_X34_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 4.087 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 4.087 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 0.540 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y22_N9 4 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 0.540 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 2.543 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.003 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.087 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X36_Y20_N27 2 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 4.087 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.54 % ) " "Info: Total cell delay = 1.324 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 79.46 % ) " "Info: Total interconnect delay = 5.121 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.857 ns - Longest register register " "Info: - Longest register to register delay is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 1 REG LCFF_X36_Y20_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.438 ns) 0.964 ns VEL_CONTROL:inst51\|WideOr0~2 2 COMB LCCOMB_X36_Y20_N22 1 " "Info: 2: + IC(0.526 ns) + CELL(0.438 ns) = 0.964 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.149 ns) 1.847 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X35_Y22_N4 1 " "Info: 3: + IC(0.734 ns) + CELL(0.149 ns) = 1.847 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.883 ns" { VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 2.481 ns VEL_CONTROL:inst51\|Add12~1 4 COMB LCCOMB_X35_Y22_N6 2 " "Info: 4: + IC(0.241 ns) + CELL(0.393 ns) = 2.481 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.552 ns VEL_CONTROL:inst51\|Add12~3 5 COMB LCCOMB_X35_Y22_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.552 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.623 ns VEL_CONTROL:inst51\|Add12~5 6 COMB LCCOMB_X35_Y22_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.623 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.694 ns VEL_CONTROL:inst51\|Add12~7 7 COMB LCCOMB_X35_Y22_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.694 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.853 ns VEL_CONTROL:inst51\|Add12~9 8 COMB LCCOMB_X35_Y22_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.853 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.924 ns VEL_CONTROL:inst51\|Add12~11 9 COMB LCCOMB_X35_Y22_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.924 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.995 ns VEL_CONTROL:inst51\|Add12~13 10 COMB LCCOMB_X35_Y22_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.995 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.405 ns VEL_CONTROL:inst51\|Add12~14 11 COMB LCCOMB_X35_Y22_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.405 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~14'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~14 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.485 ns) 4.587 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~13 12 COMB LCCOMB_X34_Y22_N14 1 " "Info: 12: + IC(0.697 ns) + CELL(0.485 ns) = 4.587 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.182 ns" { VEL_CONTROL:inst51|Add12~14 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.658 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~15 13 COMB LCCOMB_X34_Y22_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.658 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.729 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~17 14 COMB LCCOMB_X34_Y22_N18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.729 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.800 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19 15 COMB LCCOMB_X34_Y22_N20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.800 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.871 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21 16 COMB LCCOMB_X34_Y22_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.871 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.281 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22 17 COMB LCCOMB_X34_Y22_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.281 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.245 ns) 5.773 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X34_Y22_N28 1 " "Info: 18: + IC(0.247 ns) + CELL(0.245 ns) = 5.773 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.492 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.857 ns VEL_CONTROL:inst51\|MOTOR_PHASE 19 REG LCFF_X34_Y22_N29 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.857 ns; Loc. = LCFF_X34_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.412 ns ( 58.26 % ) " "Info: Total cell delay = 3.412 ns ( 58.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.445 ns ( 41.74 % ) " "Info: Total interconnect delay = 2.445 ns ( 41.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.857 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~14 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.857 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~14 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.526ns 0.734ns 0.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.087 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.857 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~14 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.857 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~14 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.526ns 0.734ns 0.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.245ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[5\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[5\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.928 ns + Longest register memory " "Info: + Longest register to memory delay is 1.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[5\] 1 REG LCFF_X2_Y34_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[5] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.142 ns) 1.928 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.786 ns) + CELL(0.142 ns) = 1.928 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.928 ns" { DAC_BEEP:inst35|phase[5] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 7.37 % ) " "Info: Total cell delay = 0.142 ns ( 7.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.786 ns ( 92.63 % ) " "Info: Total interconnect delay = 1.786 ns ( 92.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.928 ns" { DAC_BEEP:inst35|phase[5] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.928 ns" { DAC_BEEP:inst35|phase[5] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 1.786ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.947 ns - Smallest " "Info: - Smallest clock skew is 0.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.661 ns) 3.341 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.820 ns) + CELL(0.661 ns) = 3.341 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.481 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.53 % ) " "Info: Total cell delay = 1.521 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.820 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.341 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.341 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.820ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.394 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.394 ns DAC_BEEP:inst35\|phase\[5\] 2 REG LCFF_X2_Y34_N15 4 " "Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.394 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.534 ns" { AUD_DACLR DAC_BEEP:inst35|phase[5] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.35 % ) " "Info: Total cell delay = 1.397 ns ( 58.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 41.65 % ) " "Info: Total interconnect delay = 0.997 ns ( 41.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.394 ns" { AUD_DACLR DAC_BEEP:inst35|phase[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.394 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[5] {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.341 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.341 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.820ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.394 ns" { AUD_DACLR DAC_BEEP:inst35|phase[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.394 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[5] {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.928 ns" { DAC_BEEP:inst35|phase[5] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.928 ns" { DAC_BEEP:inst35|phase[5] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 1.786ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.341 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.341 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } { 0.000ns 0.000ns 1.820ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.394 ns" { AUD_DACLR DAC_BEEP:inst35|phase[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.394 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[5] {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns + Longest register register " "Info: + Longest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\] 1 REG LCFF_X1_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N17; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.420 ns) 0.915 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~25 2 COMB LCCOMB_X2_Y34_N2 1 " "Info: 2: + IC(0.495 ns) + CELL(0.420 ns) = 0.915 ns; Loc. = LCCOMB_X2_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.915 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.149 ns) 1.750 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\]~feeder 3 COMB LCCOMB_X2_Y35_N24 1 " "Info: 3: + IC(0.686 ns) + CELL(0.149 ns) = 1.750 ns; Loc. = LCCOMB_X2_Y35_N24; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.835 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.834 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\] 4 REG LCFF_X2_Y35_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.834 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 35.61 % ) " "Info: Total cell delay = 0.653 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 64.39 % ) " "Info: Total interconnect delay = 1.181 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.834 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.834 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } { 0.000ns 0.495ns 0.686ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.369 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.537 ns) 2.369 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\] 2 REG LCFF_X2_Y35_N25 1 " "Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.39 % ) " "Info: Total cell delay = 1.407 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 40.61 % ) " "Info: Total interconnect delay = 0.962 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.381 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.537 ns) 2.381 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\] 2 REG LCFF_X1_Y34_N17 1 " "Info: 2: + IC(0.974 ns) + CELL(0.537 ns) = 2.381 ns; Loc. = LCFF_X1_Y34_N17; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.511 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.09 % ) " "Info: Total cell delay = 1.407 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 40.91 % ) " "Info: Total interconnect delay = 0.974 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.381 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.381 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] {} } { 0.000ns 0.000ns 0.974ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.381 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.381 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] {} } { 0.000ns 0.000ns 0.974ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.834 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.834 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } { 0.000ns 0.495ns 0.686ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.381 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.381 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5] {} } { 0.000ns 0.000ns 0.974ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X53_Y18_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X53_Y18_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X53_Y18_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.633 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.633 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X53_Y18_N19 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.633 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X53_Y18_N19 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -1.676 ns " "Info: Minimum slack time is -1.676 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.671 ns + Shortest register register " "Info: + Shortest register to register delay is 1.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X45_Y19_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.150 ns) 1.587 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X35_Y19_N30 1 " "Info: 2: + IC(1.437 ns) + CELL(0.150 ns) = 1.587 ns; Loc. = LCCOMB_X35_Y19_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.671 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X35_Y19_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.671 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 14.00 % ) " "Info: Total cell delay = 0.234 ns ( 14.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 86.00 % ) " "Info: Total interconnect delay = 1.437 ns ( 86.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.671 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.671 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.437ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.347 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.347 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.331 ns + Smallest " "Info: + Smallest clock skew is 3.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 5.988 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 5.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[7\] 3 REG LCFF_X31_Y16_N21 7 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.438 ns) 3.714 ns IO_DECODER:inst24\|Equal17~0 4 COMB LCCOMB_X31_Y16_N16 16 " "Info: 4: + IC(0.359 ns) + CELL(0.438 ns) = 3.714 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 16; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.797 ns" { SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.408 ns) 4.437 ns UART_INTERFACE:inst1\|inst3 5 COMB LCCOMB_X31_Y16_N28 21 " "Info: 5: + IC(0.315 ns) + CELL(0.408 ns) = 4.437 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 21; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.723 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 5.988 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X35_Y19_N31 1 " "Info: 6: + IC(1.014 ns) + CELL(0.537 ns) = 5.988 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.551 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 36.24 % ) " "Info: Total cell delay = 2.170 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.818 ns ( 63.76 % ) " "Info: Total interconnect delay = 3.818 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.359ns 0.315ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.408ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X45_Y19_N25 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.359ns 0.315ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.408ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.359ns 0.315ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.408ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.671 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.671 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.437ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.988 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.359ns 0.315ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.408ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 103 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 103 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] register oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] -2.099 ns " "Info: Minimum slack time is -2.099 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.013 ns + Shortest register register " "Info: + Shortest register to register delay is 1.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] 1 REG LCFF_X17_Y24_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y24_N13; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.149 ns) 0.929 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]~feeder 2 COMB LCCOMB_X17_Y25_N30 1 " "Info: 2: + IC(0.780 ns) + CELL(0.149 ns) = 0.929 ns; Loc. = LCCOMB_X17_Y25_N30; Fanout = 1; COMB Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.929 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.013 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] 3 REG LCFF_X17_Y25_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.013 ns; Loc. = LCFF_X17_Y25_N31; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 23.00 % ) " "Info: Total cell delay = 0.233 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 77.00 % ) " "Info: Total interconnect delay = 0.780 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.013 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 0.780ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.112 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.112 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.096 ns + Smallest " "Info: + Smallest clock skew is 3.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 8.865 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 8.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.911 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X20_Y18_N7 3 " "Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.820 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.787 ns) 5.064 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X17_Y25_N15 23 " "Info: 4: + IC(1.366 ns) + CELL(0.787 ns) = 5.064 ns; Loc. = LCFF_X17_Y25_N15; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.153 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.264 ns) + CELL(0.537 ns) 8.865 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] 5 REG LCFF_X17_Y25_N31 2 " "Info: 5: + IC(3.264 ns) + CELL(0.537 ns) = 8.865 ns; Loc. = LCFF_X17_Y25_N31; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.801 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 23.81 % ) " "Info: Total cell delay = 2.111 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.754 ns ( 76.19 % ) " "Info: Total interconnect delay = 6.754 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.033ns 1.366ns 3.264ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.769 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.911 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X20_Y18_N7 3 " "Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.820 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 4.220 ns ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl 4 COMB CLKCTRL_G0 68 " "Info: 4: + IC(1.309 ns) + CELL(0.000 ns) = 4.220 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.309 ns" { ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.769 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] 5 REG LCFF_X17_Y24_N13 2 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.769 ns; Loc. = LCFF_X17_Y24_N13; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.95 % ) " "Info: Total cell delay = 1.324 ns ( 22.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 77.05 % ) " "Info: Total interconnect delay = 4.445 ns ( 77.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.033ns 1.309ns 1.012ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.033ns 1.366ns 3.264ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.033ns 1.309ns 1.012ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.033ns 1.366ns 3.264ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.033ns 1.309ns 1.012ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.013 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 0.780ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.033ns 1.366ns 3.264ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.769 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.033ns 1.309ns 1.012ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 118 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 118 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X32_Y22_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X32_Y22_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.463 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X32_Y22_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.667 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X32_Y22_N31 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.576 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.130 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.667 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X32_Y22_N31 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.576 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.130 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst52\|MOTOR_CMD\[15\] KEY\[0\] CLOCK_50 36.028 ns register " "Info: tsu for register \"VEL_CONTROL:inst52\|MOTOR_CMD\[15\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 36.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.168 ns + Longest pin register " "Info: + Longest pin to register delay is 40.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.150 ns) 7.171 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X24_Y16_N12 792 " "Info: 2: + IC(6.159 ns) + CELL(0.150 ns) = 7.171 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.309 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.378 ns) 9.826 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X33_Y28_N0 3 " "Info: 3: + IC(2.277 ns) + CELL(0.378 ns) = 9.826 ns; Loc. = LCCOMB_X33_Y28_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.655 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.438 ns) 10.758 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X33_Y28_N4 21 " "Info: 4: + IC(0.494 ns) + CELL(0.438 ns) = 10.758 ns; Loc. = LCCOMB_X33_Y28_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.393 ns) 11.947 ns VEL_CONTROL:inst52\|Add0~3 5 COMB LCCOMB_X33_Y27_N12 47 " "Info: 5: + IC(0.796 ns) + CELL(0.393 ns) = 11.947 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52\|Add0~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.414 ns) 13.095 ns VEL_CONTROL:inst52\|Add0~7 6 COMB LCCOMB_X34_Y27_N10 2 " "Info: 6: + IC(0.734 ns) + CELL(0.414 ns) = 13.095 ns; Loc. = LCCOMB_X34_Y27_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.148 ns" { VEL_CONTROL:inst52|Add0~3 VEL_CONTROL:inst52|Add0~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.166 ns VEL_CONTROL:inst52\|Add0~9 7 COMB LCCOMB_X34_Y27_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.166 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.325 ns VEL_CONTROL:inst52\|Add0~11 8 COMB LCCOMB_X34_Y27_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.325 ns; Loc. = LCCOMB_X34_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.396 ns VEL_CONTROL:inst52\|Add0~13 9 COMB LCCOMB_X34_Y27_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.396 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.467 ns VEL_CONTROL:inst52\|Add0~15 10 COMB LCCOMB_X34_Y27_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.467 ns; Loc. = LCCOMB_X34_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.538 ns VEL_CONTROL:inst52\|Add0~17 11 COMB LCCOMB_X34_Y27_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.538 ns; Loc. = LCCOMB_X34_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.609 ns VEL_CONTROL:inst52\|Add0~19 12 COMB LCCOMB_X34_Y27_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.609 ns; Loc. = LCCOMB_X34_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.680 ns VEL_CONTROL:inst52\|Add0~21 13 COMB LCCOMB_X34_Y27_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.680 ns; Loc. = LCCOMB_X34_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.751 ns VEL_CONTROL:inst52\|Add0~23 14 COMB LCCOMB_X34_Y27_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.751 ns; Loc. = LCCOMB_X34_Y27_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.822 ns VEL_CONTROL:inst52\|Add0~25 15 COMB LCCOMB_X34_Y27_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.822 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.968 ns VEL_CONTROL:inst52\|Add0~27 16 COMB LCCOMB_X34_Y27_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 13.968 ns; Loc. = LCCOMB_X34_Y27_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.378 ns VEL_CONTROL:inst52\|Add0~28 17 COMB LCCOMB_X34_Y26_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 14.378 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|Add0~28'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~28 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 14.769 ns VEL_CONTROL:inst52\|CMD_VEL\[19\]~12 18 COMB LCCOMB_X34_Y26_N26 23 " "Info: 18: + IC(0.241 ns) + CELL(0.150 ns) = 14.769 ns; Loc. = LCCOMB_X34_Y26_N26; Fanout = 23; COMB Node = 'VEL_CONTROL:inst52\|CMD_VEL\[19\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.391 ns" { VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|CMD_VEL[19]~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.414 ns) 16.869 ns VEL_CONTROL:inst52\|Add4~39 19 COMB LCCOMB_X37_Y24_N6 2 " "Info: 19: + IC(1.686 ns) + CELL(0.414 ns) = 16.869 ns; Loc. = LCCOMB_X37_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { VEL_CONTROL:inst52|CMD_VEL[19]~12 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.940 ns VEL_CONTROL:inst52\|Add4~41 20 COMB LCCOMB_X37_Y24_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.940 ns; Loc. = LCCOMB_X37_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.011 ns VEL_CONTROL:inst52\|Add4~43 21 COMB LCCOMB_X37_Y24_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 17.011 ns; Loc. = LCCOMB_X37_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.082 ns VEL_CONTROL:inst52\|Add4~45 22 COMB LCCOMB_X37_Y24_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 17.082 ns; Loc. = LCCOMB_X37_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.241 ns VEL_CONTROL:inst52\|Add4~47 23 COMB LCCOMB_X37_Y24_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.241 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.312 ns VEL_CONTROL:inst52\|Add4~49 24 COMB LCCOMB_X37_Y24_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.312 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.383 ns VEL_CONTROL:inst52\|Add4~51 25 COMB LCCOMB_X37_Y24_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.383 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.454 ns VEL_CONTROL:inst52\|Add4~53 26 COMB LCCOMB_X37_Y24_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.454 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.864 ns VEL_CONTROL:inst52\|Add4~54 27 COMB LCCOMB_X37_Y24_N22 19 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 17.864 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst52\|Add4~54'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.410 ns) 19.089 ns VEL_CONTROL:inst52\|VEL_ERR~3 28 COMB LCCOMB_X38_Y27_N0 1 " "Info: 28: + IC(0.815 ns) + CELL(0.410 ns) = 19.089 ns; Loc. = LCCOMB_X38_Y27_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.225 ns" { VEL_CONTROL:inst52|Add4~54 VEL_CONTROL:inst52|VEL_ERR~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 19.730 ns VEL_CONTROL:inst52\|VEL_ERR~9 29 COMB LCCOMB_X38_Y27_N6 29 " "Info: 29: + IC(0.248 ns) + CELL(0.393 ns) = 19.730 ns; Loc. = LCCOMB_X38_Y27_N6; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { VEL_CONTROL:inst52|VEL_ERR~3 VEL_CONTROL:inst52|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.150 ns) 20.724 ns VEL_CONTROL:inst52\|VEL_ERR~24 30 COMB LCCOMB_X38_Y24_N24 2 " "Info: 30: + IC(0.844 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.994 ns" { VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.485 ns) 22.170 ns VEL_CONTROL:inst52\|Add6~15 31 COMB LCCOMB_X37_Y27_N14 2 " "Info: 31: + IC(0.961 ns) + CELL(0.485 ns) = 22.170 ns; Loc. = LCCOMB_X37_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.446 ns" { VEL_CONTROL:inst52|VEL_ERR~24 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.241 ns VEL_CONTROL:inst52\|Add6~17 32 COMB LCCOMB_X37_Y27_N16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 22.241 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.312 ns VEL_CONTROL:inst52\|Add6~19 33 COMB LCCOMB_X37_Y27_N18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 22.312 ns; Loc. = LCCOMB_X37_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.383 ns VEL_CONTROL:inst52\|Add6~21 34 COMB LCCOMB_X37_Y27_N20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.383 ns; Loc. = LCCOMB_X37_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.454 ns VEL_CONTROL:inst52\|Add6~23 35 COMB LCCOMB_X37_Y27_N22 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 22.454 ns; Loc. = LCCOMB_X37_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.525 ns VEL_CONTROL:inst52\|Add6~25 36 COMB LCCOMB_X37_Y27_N24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.525 ns; Loc. = LCCOMB_X37_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.596 ns VEL_CONTROL:inst52\|Add6~27 37 COMB LCCOMB_X37_Y27_N26 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.596 ns; Loc. = LCCOMB_X37_Y27_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.667 ns VEL_CONTROL:inst52\|Add6~29 38 COMB LCCOMB_X37_Y27_N28 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.667 ns; Loc. = LCCOMB_X37_Y27_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 22.813 ns VEL_CONTROL:inst52\|Add6~31 39 COMB LCCOMB_X37_Y27_N30 2 " "Info: 39: + IC(0.000 ns) + CELL(0.146 ns) = 22.813 ns; Loc. = LCCOMB_X37_Y27_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.884 ns VEL_CONTROL:inst52\|Add6~33 40 COMB LCCOMB_X37_Y26_N0 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 22.884 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.955 ns VEL_CONTROL:inst52\|Add6~35 41 COMB LCCOMB_X37_Y26_N2 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.955 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.026 ns VEL_CONTROL:inst52\|Add6~37 42 COMB LCCOMB_X37_Y26_N4 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.026 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.097 ns VEL_CONTROL:inst52\|Add6~39 43 COMB LCCOMB_X37_Y26_N6 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.097 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.168 ns VEL_CONTROL:inst52\|Add6~41 44 COMB LCCOMB_X37_Y26_N8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.168 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.239 ns VEL_CONTROL:inst52\|Add6~43 45 COMB LCCOMB_X37_Y26_N10 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 23.239 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.310 ns VEL_CONTROL:inst52\|Add6~45 46 COMB LCCOMB_X37_Y26_N12 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 23.310 ns; Loc. = LCCOMB_X37_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.469 ns VEL_CONTROL:inst52\|Add6~47 47 COMB LCCOMB_X37_Y26_N14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.159 ns) = 23.469 ns; Loc. = LCCOMB_X37_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.540 ns VEL_CONTROL:inst52\|Add6~49 48 COMB LCCOMB_X37_Y26_N16 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 23.540 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.611 ns VEL_CONTROL:inst52\|Add6~51 49 COMB LCCOMB_X37_Y26_N18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.611 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.682 ns VEL_CONTROL:inst52\|Add6~53 50 COMB LCCOMB_X37_Y26_N20 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.682 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.753 ns VEL_CONTROL:inst52\|Add6~55 51 COMB LCCOMB_X37_Y26_N22 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.753 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.824 ns VEL_CONTROL:inst52\|Add6~57 52 COMB LCCOMB_X37_Y26_N24 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.824 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.234 ns VEL_CONTROL:inst52\|Add6~58 53 COMB LCCOMB_X37_Y26_N26 3 " "Info: 53: + IC(0.000 ns) + CELL(0.410 ns) = 24.234 ns; Loc. = LCCOMB_X37_Y26_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 25.358 ns VEL_CONTROL:inst52\|LessThan7~9 54 COMB LCCOMB_X38_Y26_N0 1 " "Info: 54: + IC(0.686 ns) + CELL(0.438 ns) = 25.358 ns; Loc. = LCCOMB_X38_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan7~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan7~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 26.038 ns VEL_CONTROL:inst52\|LessThan7~10 55 COMB LCCOMB_X38_Y26_N18 3 " "Info: 55: + IC(0.260 ns) + CELL(0.420 ns) = 26.038 ns; Loc. = LCCOMB_X38_Y26_N18; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|LessThan7~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { VEL_CONTROL:inst52|LessThan7~9 VEL_CONTROL:inst52|LessThan7~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 26.451 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 56 COMB LCCOMB_X38_Y26_N14 16 " "Info: 56: + IC(0.263 ns) + CELL(0.150 ns) = 26.451 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.413 ns" { VEL_CONTROL:inst52|LessThan7~10 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.275 ns) 27.546 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~38 57 COMB LCCOMB_X38_Y23_N18 16 " "Info: 57: + IC(0.820 ns) + CELL(0.275 ns) = 27.546 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~38'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~38 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(2.663 ns) 30.647 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 58 COMB DSPMULT_X39_Y23_N0 1 " "Info: 58: + IC(0.438 ns) + CELL(2.663 ns) = 30.647 ns; Loc. = DSPMULT_X39_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.101 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~38 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 30.871 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 59 COMB DSPOUT_X39_Y23_N2 2 " "Info: 59: + IC(0.000 ns) + CELL(0.224 ns) = 30.871 ns; Loc. = DSPOUT_X39_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.414 ns) 32.129 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 60 COMB LCCOMB_X35_Y23_N0 2 " "Info: 60: + IC(0.844 ns) + CELL(0.414 ns) = 32.129 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.258 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.539 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 61 COMB LCCOMB_X35_Y23_N2 2 " "Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 32.539 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.393 ns) 33.661 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 62 COMB LCCOMB_X34_Y24_N16 2 " "Info: 62: + IC(0.729 ns) + CELL(0.393 ns) = 33.661 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.732 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17 63 COMB LCCOMB_X34_Y24_N18 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 33.732 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.142 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18 64 COMB LCCOMB_X34_Y24_N20 2 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 34.142 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.393 ns) 35.210 ns VEL_CONTROL:inst52\|Add10~51 65 COMB LCCOMB_X33_Y24_N20 2 " "Info: 65: + IC(0.675 ns) + CELL(0.393 ns) = 35.210 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.620 ns VEL_CONTROL:inst52\|Add10~52 66 COMB LCCOMB_X33_Y24_N22 2 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 35.620 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~52'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.393 ns) 36.716 ns VEL_CONTROL:inst52\|Add11~53 67 COMB LCCOMB_X32_Y24_N22 2 " "Info: 67: + IC(0.703 ns) + CELL(0.393 ns) = 36.716 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.096 ns" { VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.126 ns VEL_CONTROL:inst52\|Add11~54 68 COMB LCCOMB_X32_Y24_N24 2 " "Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 37.126 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.393 ns) 38.005 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~25 69 COMB LCCOMB_X31_Y24_N30 1 " "Info: 69: + IC(0.486 ns) + CELL(0.393 ns) = 38.005 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.879 ns" { VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[13]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 38.398 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~26 70 COMB LCCOMB_X31_Y24_N16 9 " "Info: 70: + IC(0.243 ns) + CELL(0.150 ns) = 38.398 ns; Loc. = LCCOMB_X31_Y24_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { VEL_CONTROL:inst52|MOTOR_CMD[13]~25 VEL_CONTROL:inst52|MOTOR_CMD[13]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.245 ns) 38.908 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~27 71 COMB LCCOMB_X31_Y24_N6 17 " "Info: 71: + IC(0.265 ns) + CELL(0.245 ns) = 38.908 ns; Loc. = LCCOMB_X31_Y24_N6; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { VEL_CONTROL:inst52|MOTOR_CMD[13]~26 VEL_CONTROL:inst52|MOTOR_CMD[13]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.437 ns) 40.084 ns VEL_CONTROL:inst52\|MOTOR_CMD\[15\]~9 72 COMB LCCOMB_X31_Y23_N24 1 " "Info: 72: + IC(0.739 ns) + CELL(0.437 ns) = 40.084 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[15\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.176 ns" { VEL_CONTROL:inst52|MOTOR_CMD[13]~27 VEL_CONTROL:inst52|MOTOR_CMD[15]~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 40.168 ns VEL_CONTROL:inst52\|MOTOR_CMD\[15\] 73 REG LCFF_X31_Y23_N25 3 " "Info: 73: + IC(0.000 ns) + CELL(0.084 ns) = 40.168 ns; Loc. = LCFF_X31_Y23_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[15]~9 VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.762 ns ( 44.22 % ) " "Info: Total cell delay = 17.762 ns ( 44.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.406 ns ( 55.78 % ) " "Info: Total interconnect delay = 22.406 ns ( 55.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "40.168 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~3 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|CMD_VEL[19]~12 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~54 VEL_CONTROL:inst52|VEL_ERR~3 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~24 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan7~9 VEL_CONTROL:inst52|LessThan7~10 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~38 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[13]~25 VEL_CONTROL:inst52|MOTOR_CMD[13]~26 VEL_CONTROL:inst52|MOTOR_CMD[13]~27 VEL_CONTROL:inst52|MOTOR_CMD[15]~9 VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "40.168 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~3 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~13 {} VEL_CONTROL:inst52|Add0~15 {} VEL_CONTROL:inst52|Add0~17 {} VEL_CONTROL:inst52|Add0~19 {} VEL_CONTROL:inst52|Add0~21 {} VEL_CONTROL:inst52|Add0~23 {} VEL_CONTROL:inst52|Add0~25 {} VEL_CONTROL:inst52|Add0~27 {} VEL_CONTROL:inst52|Add0~28 {} VEL_CONTROL:inst52|CMD_VEL[19]~12 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~54 {} VEL_CONTROL:inst52|VEL_ERR~3 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~24 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan7~9 {} VEL_CONTROL:inst52|LessThan7~10 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~38 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst52|Add10~51 {} VEL_CONTROL:inst52|Add10~52 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[15]~9 {} VEL_CONTROL:inst52|MOTOR_CMD[15] {} } { 0.000ns 0.000ns 6.159ns 2.277ns 0.494ns 0.796ns 0.734ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.241ns 1.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.248ns 0.844ns 0.961ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.686ns 0.260ns 0.263ns 0.820ns 0.438ns 0.000ns 0.844ns 0.000ns 0.729ns 0.000ns 0.000ns 0.675ns 0.000ns 0.703ns 0.000ns 0.486ns 0.243ns 0.265ns 0.739ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.438ns 0.393ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.393ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 0.150ns 0.275ns 2.663ns 0.224ns 0.414ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.150ns 0.245ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.462 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y22_N9 4 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 4.901 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 410 " "Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.003 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.462 ns VEL_CONTROL:inst52\|MOTOR_CMD\[15\] 5 REG LCFF_X31_Y23_N25 3 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 6.462 ns; Loc. = LCFF_X31_Y23_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.561 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.49 % ) " "Info: Total cell delay = 1.324 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 79.51 % ) " "Info: Total interconnect delay = 5.138 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.462 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.462 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[15] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "40.168 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~3 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~28 VEL_CONTROL:inst52|CMD_VEL[19]~12 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~51 VEL_CONTROL:inst52|Add4~53 VEL_CONTROL:inst52|Add4~54 VEL_CONTROL:inst52|VEL_ERR~3 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~24 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~55 VEL_CONTROL:inst52|Add6~57 VEL_CONTROL:inst52|Add6~58 VEL_CONTROL:inst52|LessThan7~9 VEL_CONTROL:inst52|LessThan7~10 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~38 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst52|Add10~51 VEL_CONTROL:inst52|Add10~52 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[13]~25 VEL_CONTROL:inst52|MOTOR_CMD[13]~26 VEL_CONTROL:inst52|MOTOR_CMD[13]~27 VEL_CONTROL:inst52|MOTOR_CMD[15]~9 VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "40.168 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~3 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~13 {} VEL_CONTROL:inst52|Add0~15 {} VEL_CONTROL:inst52|Add0~17 {} VEL_CONTROL:inst52|Add0~19 {} VEL_CONTROL:inst52|Add0~21 {} VEL_CONTROL:inst52|Add0~23 {} VEL_CONTROL:inst52|Add0~25 {} VEL_CONTROL:inst52|Add0~27 {} VEL_CONTROL:inst52|Add0~28 {} VEL_CONTROL:inst52|CMD_VEL[19]~12 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~51 {} VEL_CONTROL:inst52|Add4~53 {} VEL_CONTROL:inst52|Add4~54 {} VEL_CONTROL:inst52|VEL_ERR~3 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~24 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~55 {} VEL_CONTROL:inst52|Add6~57 {} VEL_CONTROL:inst52|Add6~58 {} VEL_CONTROL:inst52|LessThan7~9 {} VEL_CONTROL:inst52|LessThan7~10 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~38 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst52|Add10~51 {} VEL_CONTROL:inst52|Add10~52 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[15]~9 {} VEL_CONTROL:inst52|MOTOR_CMD[15] {} } { 0.000ns 0.000ns 6.159ns 2.277ns 0.494ns 0.796ns 0.734ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.241ns 1.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.248ns 0.844ns 0.961ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.686ns 0.260ns 0.263ns 0.820ns 0.438ns 0.000ns 0.844ns 0.000ns 0.729ns 0.000ns 0.000ns 0.675ns 0.000ns 0.703ns 0.000ns 0.486ns 0.243ns 0.265ns 0.739ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.438ns 0.393ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.393ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 0.150ns 0.275ns 2.663ns 0.224ns 0.414ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.150ns 0.245ns 0.437ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.462 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.462 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[15] {} } { 0.000ns 1.091ns 1.020ns 2.003ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX5\[4\] QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\] 13.534 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX5\[4\]\" through register \"QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\]\" is 13.534 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 7.474 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 7.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X31_Y16_N27 22 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N27; Fanout = 22; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.398 ns) 3.869 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X31_Y16_N20 5 " "Info: 4: + IC(0.554 ns) + CELL(0.398 ns) = 3.869 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.952 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.150 ns) 4.458 ns inst25~2 5 COMB LCCOMB_X31_Y16_N0 5 " "Info: 5: + IC(0.439 ns) + CELL(0.150 ns) = 4.458 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'inst25~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.589 ns" { IO_DECODER:inst24|Equal2~0 inst25~2 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.438 ns) 5.590 ns inst73 6 COMB LCCOMB_X27_Y17_N30 16 " "Info: 6: + IC(0.694 ns) + CELL(0.438 ns) = 5.590 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 16; COMB Node = 'inst73'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { inst25~2 inst73 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.537 ns) 7.474 ns QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\] 7 REG LCFF_X27_Y18_N29 7 " "Info: 7: + IC(1.347 ns) + CELL(0.537 ns) = 7.474 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.884 ns" { inst73 QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.310 ns ( 30.91 % ) " "Info: Total cell delay = 2.310 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.164 ns ( 69.09 % ) " "Info: Total interconnect delay = 5.164 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.474 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst25~2 inst73 QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.474 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.039ns 0.554ns 0.439ns 0.694ns 1.347ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.438ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.168 ns + Longest register pin " "Info: + Longest register to pin delay is 8.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\] 1 REG LCFF_X27_Y18_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.275 ns) 1.831 ns QUAD_HEX:inst56\|HEX_DISP:inst22\|Mux2~0 2 COMB LCCOMB_X35_Y15_N2 1 " "Info: 2: + IC(1.556 ns) + CELL(0.275 ns) = 1.831 ns; Loc. = LCCOMB_X35_Y15_N2; Fanout = 1; COMB Node = 'QUAD_HEX:inst56\|HEX_DISP:inst22\|Mux2~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.687 ns) + CELL(2.650 ns) 8.168 ns HEX5\[4\] 3 PIN PIN_R5 0 " "Info: 3: + IC(3.687 ns) + CELL(2.650 ns) = 8.168 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'HEX5\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.337 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 HEX5[4] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 1080 1136 1312 1096 "HEX5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.925 ns ( 35.81 % ) " "Info: Total cell delay = 2.925 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.243 ns ( 64.19 % ) " "Info: Total interconnect delay = 5.243 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.168 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 HEX5[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.168 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 {} HEX5[4] {} } { 0.000ns 1.556ns 3.687ns } { 0.000ns 0.275ns 2.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.474 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst25~2 inst73 QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.474 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.039ns 0.554ns 0.439ns 0.694ns 1.347ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.438ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.168 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 HEX5[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.168 ns" { QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0 {} HEX5[4] {} } { 0.000ns 1.556ns 3.687ns } { 0.000ns 0.275ns 2.650ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 16.813 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 16.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.150 ns) 7.171 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X24_Y16_N12 792 " "Info: 2: + IC(6.159 ns) + CELL(0.150 ns) = 7.171 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.309 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.378 ns) 9.826 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X33_Y28_N0 3 " "Info: 3: + IC(2.277 ns) + CELL(0.378 ns) = 9.826 ns; Loc. = LCCOMB_X33_Y28_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.655 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.438 ns) 10.758 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X33_Y28_N4 21 " "Info: 4: + IC(0.494 ns) + CELL(0.438 ns) = 10.758 ns; Loc. = LCCOMB_X33_Y28_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.150 ns) 12.263 ns inst7~0 5 COMB LCCOMB_X33_Y23_N8 1 " "Info: 5: + IC(1.355 ns) + CELL(0.150 ns) = 12.263 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.505 ns" { VEL_CONTROL:inst52|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.650 ns) 16.813 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(1.900 ns) + CELL(2.650 ns) = 16.813 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.550 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.628 ns ( 27.53 % ) " "Info: Total cell delay = 4.628 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.185 ns ( 72.47 % ) " "Info: Total interconnect delay = 12.185 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "16.813 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "16.813 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.159ns 2.277ns 0.494ns 1.355ns 1.900ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.438ns 0.150ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[7\] SW\[7\] CLOCK_50 2.222 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[7\]\" (data pin = \"SW\[7\]\", clock pin = \"CLOCK_50\") is 2.222 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.629 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|IR\[0\] 3 REG LCFF_X31_Y16_N25 130 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N25; Fanout = 130; REG Node = 'SCOMP:inst8\|IR\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.275 ns) 4.304 ns inst77~0 4 COMB LCCOMB_X33_Y17_N16 11 " "Info: 4: + IC(1.112 ns) + CELL(0.275 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 11; COMB Node = 'inst77~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.387 ns" { SCOMP:inst8|IR[0] inst77~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.275 ns) 5.070 ns inst77 5 COMB LCCOMB_X33_Y16_N30 33 " "Info: 5: + IC(0.491 ns) + CELL(0.275 ns) = 5.070 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.766 ns" { inst77~0 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.629 ns DIG_IN:inst5\|B_DI\[7\] 6 REG LCFF_X32_Y19_N5 1 " "Info: 6: + IC(1.022 ns) + CELL(0.537 ns) = 6.629 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { inst77 DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 28.27 % ) " "Info: Total cell delay = 1.874 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 71.73 % ) " "Info: Total interconnect delay = 4.755 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.629 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] inst77~0 inst77 DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.629 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} inst77~0 {} inst77 {} DIG_IN:inst5|B_DI[7] {} } { 0.000ns 1.091ns 1.039ns 1.112ns 0.491ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'SW\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.149 ns) 2.231 ns DIG_IN:inst5\|B_DI\[7\]~feeder 2 COMB LCCOMB_X32_Y19_N4 1 " "Info: 2: + IC(1.103 ns) + CELL(0.149 ns) = 2.231 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 1; COMB Node = 'DIG_IN:inst5\|B_DI\[7\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.252 ns" { SW[7] DIG_IN:inst5|B_DI[7]~feeder } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.315 ns DIG_IN:inst5\|B_DI\[7\] 3 REG LCFF_X32_Y19_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.315 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DIG_IN:inst5|B_DI[7]~feeder DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/cdyck6/Documents/DDL-Project/DE2Bot_Spring19/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 52.35 % ) " "Info: Total cell delay = 1.212 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.103 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { SW[7] DIG_IN:inst5|B_DI[7]~feeder DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { SW[7] {} SW[7]~combout {} DIG_IN:inst5|B_DI[7]~feeder {} DIG_IN:inst5|B_DI[7] {} } { 0.000ns 0.000ns 1.103ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.629 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] inst77~0 inst77 DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.629 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} inst77~0 {} inst77 {} DIG_IN:inst5|B_DI[7] {} } { 0.000ns 1.091ns 1.039ns 1.112ns 0.491ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.275ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { SW[7] DIG_IN:inst5|B_DI[7]~feeder DIG_IN:inst5|B_DI[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { SW[7] {} SW[7]~combout {} DIG_IN:inst5|B_DI[7]~feeder {} DIG_IN:inst5|B_DI[7] {} } { 0.000ns 0.000ns 1.103ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4451 " "Info: Peak virtual memory: 4451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 13:06:42 2019 " "Info: Processing ended: Thu Apr 04 13:06:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
