module module_b(input logic a,b, output logic y1);

always_comb
begin
y1 = a & b;
end

// Complete for OR and XOR gates

endmodule