digraph "CFG for '_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi512ELi9ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi512EEER3MatILi9ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi512EEEER19xf_Mat_9_256_256_1_' function" {
	label="CFG for '_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi512ELi9ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi512EEER3MatILi9ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi512EEEER19xf_Mat_9_256_256_1_' function";

	Node0x160ab60 [shape=record,label="{%0:\l  %1 = alloca %struct.xf_accel_utils*, align 8\l  %2 = alloca %\"class.hls::stream\"*, align 8\l  %3 = alloca %struct.xf_Mat_9_256_256_1_*, align 8\l  %rows = alloca i32, align 4\l  %cols = alloca i32, align 4\l  %loop_count = alloca i32, align 4\l  %valid_bits = alloca i32, align 4\l  %N_size = alloca i32, align 4\l  %r = alloca %class.ap_uint, align 1\l  %out = alloca %class.ap_uint.0, align 1\l  %i = alloca i32, align 4\l  %4 = alloca %class.ap_uint, align 1\l  %5 = alloca %class.ap_uint.0, align 1\l  %6 = alloca i24\l  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %1, align 8\l  store %\"class.hls::stream\"* %srcStrm, %\"class.hls::stream\"** %2, align 8\l  store %struct.xf_Mat_9_256_256_1_* %dstMat, %struct.xf_Mat_9_256_256_1_** %3, align 8\l  %7 = load %struct.xf_Mat_9_256_256_1_** %3, align 8\l  %8 = getelementptr inbounds %struct.xf_Mat_9_256_256_1_* %7, i32 0, i32 1\l  %9 = load i32* %8, align 4\l  store i32 %9, i32* %rows, align 4\l  %10 = load %struct.xf_Mat_9_256_256_1_** %3, align 8\l  %11 = getelementptr inbounds %struct.xf_Mat_9_256_256_1_* %10, i32 0, i32 2\l  %12 = load i32* %11, align 4\l  store i32 %12, i32* %cols, align 4\l  %13 = load i32* %rows, align 4\l  %14 = load i32* %cols, align 4\l  %15 = mul nsw i32 %13, %14\l  %16 = sdiv i32 %15, 1\l  store i32 %16, i32* %loop_count, align 4\l  store i32 0, i32* %valid_bits, align 4\l  store i32 24, i32* %N_size, align 4\l  call void @_ZN7ap_uintILi512EEC1Ev(%class.ap_uint* %r)\l  call void @_ZN7ap_uintILi24EEC1Ev(%class.ap_uint.0* %out)\l  br label %17\l}"];
	Node0x160ab60 -> Node0x160bf70;
	Node0x160bf70 [shape=record,label="{%17:\l\l  store i32 0, i32* %i, align 4\l  br label %18\l}"];
	Node0x160bf70 -> Node0x160c0e0;
	Node0x160c0e0 [shape=record,label="{%18:\l\l  %19 = load i32* %i, align 4\l  %20 = load i32* %loop_count, align 4\l  %21 = icmp slt i32 %19, %20\l  br i1 %21, label %22, label %73\l|{<s0>T|<s1>F}}"];
	Node0x160c0e0:s0 -> Node0x160c350;
	Node0x160c0e0:s1 -> Node0x160c3b0;
	Node0x160c350 [shape=record,label="{%22:\l\l  %23 = load i32* %valid_bits, align 4\l  %24 = icmp slt i32 %23, 24\l  br i1 %24, label %25, label %49\l|{<s0>T|<s1>F}}"];
	Node0x160c350:s0 -> Node0x160c5d0;
	Node0x160c350:s1 -> Node0x160c630;
	Node0x160c5d0 [shape=record,label="{%25:\l\l  %26 = load i32* %valid_bits, align 4\l  %27 = icmp ne i32 %26, 0\l  br i1 %27, label %28, label %36\l|{<s0>T|<s1>F}}"];
	Node0x160c5d0:s0 -> Node0x160c850;
	Node0x160c5d0:s1 -> Node0x160c8b0;
	Node0x160c850 [shape=record,label="{%28:\l\l  %29 = load i32* %valid_bits, align 4\l  %30 = sub nsw i32 512, %29\l  %31 = call i64* @_ZN7ap_uintILi512EE5rangeEii(%class.ap_uint* %r, i32 511, i32 %30)\l  %32 = load i64* %31\l  %33 = load i32* %valid_bits, align 4\l  %34 = sub nsw i32 %33, 1\l  %35 = call i64* @_ZN7ap_uintILi24EE5rangeEii(%class.ap_uint.0* %out, i32 %34, i32 0)\l  store i64 %32, i64* %35\l  br label %36\l}"];
	Node0x160c850 -> Node0x160c8b0;
	Node0x160c8b0 [shape=record,label="{%36:\l\l  %37 = load %\"class.hls::stream\"** %2, align 8\l  call void @_ZN3hls6streamI7ap_uintILi512EEE4readEv(%class.ap_uint* sret %4, %\"class.hls::stream\"* %37)\l  %38 = call %class.ap_uint* @_ZN7ap_uintILi512EEaSERKS0_(%class.ap_uint* %r, %class.ap_uint* %4)\l  %39 = load i32* %valid_bits, align 4\l  %40 = sub nsw i32 24, %39\l  %41 = sub nsw i32 %40, 1\l  %42 = call i64* @_ZN7ap_uintILi512EE5rangeEii(%class.ap_uint* %r, i32 %41, i32 0)\l  %43 = load i64* %42\l  %44 = load i32* %valid_bits, align 4\l  %45 = call i64* @_ZN7ap_uintILi24EE5rangeEii(%class.ap_uint.0* %out, i32 23, i32 %44)\l  store i64 %43, i64* %45\l  %46 = load i32* %valid_bits, align 4\l  %47 = sub nsw i32 24, %46\l  %48 = sub nsw i32 512, %47\l  store i32 %48, i32* %valid_bits, align 4\l  br label %61\l}"];
	Node0x160c8b0 -> Node0x160cfb0;
	Node0x160c630 [shape=record,label="{%49:\l\l  %50 = load i32* %valid_bits, align 4\l  %51 = sub nsw i32 512, %50\l  %52 = add nsw i32 %51, 24\l  %53 = sub nsw i32 %52, 1\l  %54 = load i32* %valid_bits, align 4\l  %55 = sub nsw i32 512, %54\l  %56 = call i64* @_ZN7ap_uintILi512EE5rangeEii(%class.ap_uint* %r, i32 %53, i32 %55)\l  %57 = load i64* %56\l  %58 = call %class.ap_uint.0* @_ZN7ap_uintILi24EEaSEm(%class.ap_uint.0* %out, i64 %57)\l  %59 = load i32* %valid_bits, align 4\l  %60 = sub nsw i32 %59, 24\l  store i32 %60, i32* %valid_bits, align 4\l  br label %61\l}"];
	Node0x160c630 -> Node0x160cfb0;
	Node0x160cfb0 [shape=record,label="{%61:\l\l  %62 = load %struct.xf_Mat_9_256_256_1_** %3, align 8\l  %63 = load i32* %i, align 4\l  %64 = bitcast %class.ap_uint.0* %5 to i8*\l  %65 = bitcast %class.ap_uint.0* %out to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* %64, i8* %65, i64 3, i32 1, i1 false)\l  %66 = getelementptr %class.ap_uint.0* %5, i32 0, i32 0\l  %67 = bitcast i24* %6 to [3 x i8]*\l  %68 = load [3 x i8]* %66\l  store [3 x i8] %68, [3 x i8]* %67, align 1\l  %69 = load i24* %6\l  call void @_ZL52p_ZN2xf16Mat_9_256_256_1_5writeIEEi7ap_uintILi24EE_1P19xf_Mat_9_256_256_1_i7ap_uintILi24EE(%struct.xf_Mat_9_256_256_1_* %62, i32 %63, i24 %69)\l  br label %70\l}"];
	Node0x160cfb0 -> Node0x160f160;
	Node0x160f160 [shape=record,label="{%70:\l\l  %71 = load i32* %i, align 4\l  %72 = add nsw i32 %71, 1\l  store i32 %72, i32* %i, align 4\l  br label %18\l}"];
	Node0x160f160 -> Node0x160c0e0;
	Node0x160c3b0 [shape=record,label="{%73:\l\l  ret void\l}"];
}
