 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  0.21	  vpr	  59.42 MiB	  	  0.00	  6912	  -1	  -1	  1	  0.02	  -1	  -1	  33616	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  60844	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  21.1 MiB	  0.00	  6	  9	  3	  5	  1	  59.4 MiB	  0.00	  0.00	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  1.5423e-05	  1.0222e-05	  9.2146e-05	  6.7009e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.00125037	  0.00116853	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  0.21	  vpr	  59.67 MiB	  	  0.00	  6784	  -1	  -1	  1	  0.02	  -1	  -1	  33508	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61100	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  21.4 MiB	  0.00	  9	  9	  3	  3	  3	  59.7 MiB	  0.00	  0.00	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.5408e-05	  1.0048e-05	  9.1029e-05	  6.4567e-05	  -1	  -1	  -1	  -1	  -1	  4	  3	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00120938	  0.00112832	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  3.42	  abc	  63.25 MiB	  	  0.33	  59648	  -1	  -1	  2	  1.26	  -1	  -1	  64768	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62856	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  22.0 MiB	  0.02	  29	  82016	  58904	  3157	  19955	  61.4 MiB	  0.08	  0.00	  1.49664	  -15.1312	  -1.49664	  1.49664	  0.00	  0.000231352	  0.000210002	  0.0189402	  0.0172232	  -1	  -1	  -1	  -1	  -1	  32	  6	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.01	  0.0250806	  0.0229106	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  4.66	  abc	  63.26 MiB	  	  0.33	  59776	  -1	  -1	  2	  1.70	  -1	  -1	  64776	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  63256	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  22.2 MiB	  0.03	  41	  76641	  54775	  3226	  18640	  61.8 MiB	  0.13	  0.00	  1.49775	  -14.6172	  -1.49775	  1.49775	  0.00	  0.000411041	  0.000378609	  0.0280496	  0.025157	  -1	  -1	  -1	  -1	  -1	  63	  5	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.0360675	  0.0325724	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  0.30	  vpr	  65.41 MiB	  	  0.01	  7040	  -1	  -1	  1	  0.02	  -1	  -1	  33416	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  66984	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  27.1 MiB	  0.00	  6	  9	  3	  5	  1	  65.4 MiB	  0.00	  0.00	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  1.5838e-05	  1.0906e-05	  0.000101856	  7.378e-05	  -1	  -1	  -1	  -1	  -1	  2	  3	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00152167	  0.0014291	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  0.31	  vpr	  65.29 MiB	  	  0.01	  6912	  -1	  -1	  1	  0.02	  -1	  -1	  33728	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  66852	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  27.0 MiB	  0.00	  9	  9	  3	  3	  3	  65.3 MiB	  0.00	  0.00	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  1.5664e-05	  1.0189e-05	  0.000109663	  7.945e-05	  -1	  -1	  -1	  -1	  -1	  4	  2	  53894	  53894	  14028.3	  1558.70	  0.00	  0.0016255	  0.00153781	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  2.90	  vpr	  72.09 MiB	  	  0.12	  17024	  -1	  -1	  2	  0.10	  -1	  -1	  38104	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  73824	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.4 MiB	  0.33	  9521	  207991	  78417	  120390	  9184	  72.1 MiB	  0.82	  0.01	  3.69209	  -4479.47	  -3.69209	  3.69209	  0.00	  0.00426485	  0.0037929	  0.35298	  0.301854	  -1	  -1	  -1	  -1	  -1	  13351	  14	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.39	  0.537135	  0.468229	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  4.57	  vpr	  72.00 MiB	  	  0.15	  16896	  -1	  -1	  2	  0.16	  -1	  -1	  37856	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  73728	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.3 MiB	  0.52	  8814	  210108	  70099	  127336	  12673	  72.0 MiB	  1.34	  0.03	  3.6943	  -3412.25	  -3.6943	  3.6943	  0.00	  0.00613832	  0.00535317	  0.59074	  0.504264	  -1	  -1	  -1	  -1	  -1	  12753	  14	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.48	  0.825335	  0.718549	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
