In FETs, the term "fingers" refers to the narrow, interleaved parallel strips of source and drain regions that are used to increase the active area of the transistor. These fingers are usually connected in parallel to form a larger source and drain area, which can handle more current and reduce the overall resistance of the device.

The fingers are typically arranged in a comb-like pattern and are separated by a thin layer of gate oxide. The gate electrode is then placed on top of the gate oxide, and it controls the current flow between the source and drain regions by creating an electric field in the channel region under the gate.

By using multiple fingers, FET can increase its active area without increasing its overall size, which is important for achieving high current handling capability and low on-resistance. The number of fingers and their width and spacing are important parameters that affect the performance of the FET, and they are carefully designed to optimize the device for specific applications.

# Post-layout of Ring Oscillator using ALIGN
## When Number of Fingers, NF=2
Input netlist for ALIGN tool when **NF=2**,
```
.subckt RingOscillator Vdd out Gnd

XM1 net1 out Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=2
XM2 net2 net1 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=2
XM3 out net2 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=2
XM4 net1 out Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=2
XM5 net2 net1 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=2
XM6 out net2 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=2
.ends RingOscillator
```
After successfully created `.gds` and `.lef` files, open magic tool and `go to file --> read GDS --> open the .gds file` and view the layout in magic tool.

![z13](https://user-images.githubusercontent.com/114692581/222750862-55ad5ca4-d212-462f-882d-ee66ebad1d2d.PNG)

Now, click `i` and go to `Tkcon.tcl` command window. Type the following command to extract the netlist.
```
extract do local
extract all
ext2spice cthresh 0 rthresh 0
ext2spice
```
After exporting '.gds' file generated by Align to magic and extract '.spice' file, manually the `.control` statements are added and the postlayout (generated by ALIGN tool) compared with pre-layout testbench inverter schematic.
```
* SPICE3 file created from RINGOSC_0.ext - technology: sky130A

.subckt RINGOSC_0 VDD out GND
X0 STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# m1_688_4424# m1_398_2912# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=2.94e+11p pd=2.66e+06u as=1.6695e+12p ps=1.578e+07u w=1.05e+06u l=150000u
X1 m1_398_2912# m1_688_4424# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X2 li_405_1579# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# m1_398_2912# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=2.94e+11p pd=2.66e+06u as=0p ps=0u w=1.05e+06u l=150000u
X3 m1_398_2912# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# li_405_1579# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X4 li_405_1579# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=2.94e+11p pd=2.66e+06u as=1.6695e+12p ps=1.578e+07u w=1.05e+06u l=150000u
X5 VSUBS STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# li_405_1579# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X6 STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# m1_688_4424# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=2.94e+11p pd=2.66e+06u as=0p ps=0u w=1.05e+06u l=150000u
X7 VSUBS m1_688_4424# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X8 m1_688_4424# li_405_1579# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=2.94e+11p pd=2.66e+06u as=0p ps=0u w=1.05e+06u l=150000u
X9 VSUBS li_405_1579# m1_688_4424# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X10 m1_688_4424# li_405_1579# m1_398_2912# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=2.94e+11p pd=2.66e+06u as=0p ps=0u w=1.05e+06u l=150000u
X11 m1_398_2912# li_405_1579# m1_688_4424# m1_398_2912# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
C0 li_405_1579# GND 0.14fF
C1 GND OUT 0.02fF
C2 li_405_1579# OUT 0.01fF
C3 m1_398_2912# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# 3.01fF
C4 m1_398_2912# m1_688_4424# 2.17fF
C5 STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# m1_688_4424# 0.59fF
C6 STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# VDD 0.03fF
C7 VDD m1_688_4424# 0.32fF
C8 GND STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# 0.15fF
C9 li_405_1579# m1_398_2912# 2.02fF
C10 li_405_1579# STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# 0.57fF
C11 li_405_1579# m1_688_4424# 0.44fF
C12 OUT STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# 0.00fF
C13 GND VDD 0.24fF
C14 li_405_1579# VDD 1.31fF
C15 OUT VDD 0.24fF
C16 VDD VSUBS 0.16fF
C17 li_405_1579# VSUBS 1.73fF 
**FLOATING
C18 STAGE2_INV_60376295_0_0_1677854142_0/li_491_571# VSUBS 0.49fF 
**FLOATING
C19 m1_398_2912# VSUBS 8.15fF 
**FLOATING
C20 m1_688_4424# VSUBS 2.47fF 
**FLOATING
.ends


*========Manually added========

x1 VDD out GND RINGOSC_0
V1 VDD GND 1.8
.save i(v1)
**** begin user architecture code

.lib /home/swagatika/open_pdks/sky130/sky130A/libs.tech/ngspice/sky130.lib.spice tt

.save all
.tran 1p 5n
.control
run
plot out
.save all
.endc
.GLOBAL VDD
.GLOBAL GND
.end
```
**NgSpice Plot**

![Z14](https://user-images.githubusercontent.com/114692581/222753645-9ee8d4d0-6ed7-4991-96b9-3b84458fae30.PNG)

## When Number of Fingers, NF=4
Similarly, the input netlist for ALIGN tool when **NF=4**,
```
.subckt RingOscillator Vdd out Gnd

XM1 net1 out Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=4
XM2 net2 net1 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=4
XM3 out net2 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=4
XM4 net1 out Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=4
XM5 net2 net1 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=4
XM6 out net2 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=4
.ends RingOscillator
```
* **ALIGN generated post-layout in Magic tool**

![Z15](https://user-images.githubusercontent.com/114692581/222755450-1c24700a-b403-4758-86f4-7090e2ba3d8d.PNG)

* **Extracted Spice netlist**
```
* SPICE3 file created from RINGOSC_0.ext - technology: sky130A

.subckt RINGOSC_0 VDD out GND
X0 m1_742_2240# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_430_1568# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=2.5515e+12p pd=2.376e+07u as=5.88e+11p ps=5.32e+06u w=1.05e+06u l=150000u
X1 m1_430_1568# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X2 m1_742_2240# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_430_1568# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X3 m1_430_1568# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X4 m1_742_2240# m1_774_4424# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=5.88e+11p ps=5.32e+06u w=1.05e+06u l=150000u
X5 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_774_4424# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X6 m1_742_2240# m1_774_4424# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X7 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_774_4424# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X8 m1_430_1568# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=5.88e+11p pd=5.32e+06u as=2.5515e+12p ps=2.376e+07u w=1.05e+06u l=150000u
X9 VSUBS STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_430_1568# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X10 m1_430_1568# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X11 VSUBS STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_430_1568# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X12 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_774_4424# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=5.88e+11p pd=5.32e+06u as=0p ps=0u w=1.05e+06u l=150000u
X13 VSUBS m1_774_4424# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X14 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_774_4424# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X15 VSUBS m1_774_4424# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X16 m1_774_4424# m1_430_1568# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=5.88e+11p pd=5.32e+06u as=0p ps=0u w=1.05e+06u l=150000u
X17 VSUBS m1_430_1568# m1_774_4424# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X18 m1_774_4424# m1_430_1568# VSUBS VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X19 VSUBS m1_430_1568# m1_774_4424# VSUBS sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X20 m1_742_2240# m1_430_1568# m1_774_4424# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=5.88e+11p ps=5.32e+06u w=1.05e+06u l=150000u
X21 m1_774_4424# m1_430_1568# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X22 m1_742_2240# m1_430_1568# m1_774_4424# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X23 m1_774_4424# m1_430_1568# m1_742_2240# m1_742_2240# sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
C0 VDD GND 1.07fF
C1 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# m1_430_1568# 0.62fF
C2 m1_742_2240# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# 4.09fF
C3 m1_774_4424# m1_430_1568# 0.71fF
C4 m1_742_2240# m1_774_4424# 3.44fF
C5 OUT STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# 0.01fF
C6 GND m1_430_1568# 0.05fF
C7 m1_774_4424# STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# 0.79fF
C8 VDD m1_430_1568# 1.13fF
C9 OUT VDD 0.26fF
C10 GND STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# 0.42fF
C11 m1_742_2240# m1_430_1568# 3.42fF
C12 VDD STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# 0.13fF
C13 VDD m1_774_4424# 0.15fF
C14 OUT m1_430_1568# 0.00fF
C15 VDD VSUBS 0.51fF
C16 m1_774_4424# VSUBS 4.20fF 
**FLOATING
C17 m1_430_1568# VSUBS 2.95fF 
**FLOATING
C18 STAGE2_INV_3570141_0_0_1677856037_0/li_663_571# VSUBS 1.83fF 
**FLOATING
C19 m1_742_2240# VSUBS 10.22fF 
**FLOATING
.ends


*========Manually added========

x1 VDD out GND RINGOSC_0
V1 VDD GND 1.8
.save i(v1)
**** begin user architecture code

.lib /home/swagatika/open_pdks/sky130/sky130A/libs.tech/ngspice/sky130.lib.spice tt

.save all
.tran 1p 5n
.control
run
plot out
.save all
.endc
.GLOBAL VDD
.GLOBAL GND
.end
```
* **NgSpice Plot**

![Z16](https://user-images.githubusercontent.com/114692581/222756637-120dfc1e-3a68-4292-a363-7ab6063608b3.PNG)

## When Number of Fingers, NF=6
Similarly, the input netlist for ALIGN tool when **NF=6**,
```
.subckt RingOscillator Vdd out Gnd

XM1 net1 out Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=6
XM2 net2 net1 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=6
XM3 out net2 Vdd Vdd sky130_fd_pr__pfet_01v8 L=150n W=1050n nf=6
XM4 net1 out Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=6
XM5 net2 net1 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=6
XM6 out net2 Gnd Gnd sky130_fd_pr__nfet_01v8 L=150n W=1050n nf=6
.ends RingOscillator
```
* **ALIGN generated post-layout in Magic tool**

![Z17](https://user-images.githubusercontent.com/114692581/222757533-3d5929e8-9e1c-487d-9d7b-f885387ebe8c.PNG)

* **Extracted Spice netlist**
```
* SPICE3 file created from RINGOSC_0.ext - technology: sky130A

.subckt RINGOSC_0 VDD out GND
X0 VDD m1_602_1568# OUT VDD sky130_fd_pr__pfet_01v8 ad=3.4335e+12p pd=3.174e+07u as=8.82e+11p ps=7.98e+06u w=1.05e+06u l=150000u
X1 OUT m1_602_1568# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X2 OUT m1_602_1568# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X3 VDD m1_602_1568# OUT VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X4 VDD m1_602_1568# OUT VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X5 OUT m1_602_1568# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X6 OUT m1_602_1568# GND GND sky130_fd_pr__nfet_01v8 ad=8.82e+11p pd=7.98e+06u as=3.4335e+12p ps=3.174e+07u w=1.05e+06u l=150000u
X7 GND m1_602_1568# OUT GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X8 OUT m1_602_1568# GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X9 OUT m1_602_1568# GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X10 GND m1_602_1568# OUT GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X11 GND m1_602_1568# OUT GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X12 VDD OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=8.82e+11p ps=7.98e+06u w=1.05e+06u l=150000u
X13 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X14 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X15 VDD OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X16 VDD OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X17 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X18 VDD STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=8.82e+11p ps=7.98e+06u w=1.05e+06u l=150000u
X19 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X20 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X21 VDD STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X22 VDD STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X23 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# VDD VDD sky130_fd_pr__pfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X24 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND GND sky130_fd_pr__nfet_01v8 ad=8.82e+11p pd=7.98e+06u as=0p ps=0u w=1.05e+06u l=150000u
X25 GND STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X26 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X27 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X28 GND STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X29 GND STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# m1_602_1568# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X30 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT GND GND sky130_fd_pr__nfet_01v8 ad=8.82e+11p pd=7.98e+06u as=0p ps=0u w=1.05e+06u l=150000u
X31 GND OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X32 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X33 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT GND GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X34 GND OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
X35 GND OUT STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND sky130_fd_pr__nfet_01v8 ad=0p pd=0u as=0p ps=0u w=1.05e+06u l=150000u
C0 VDD m1_602_1568# 5.23fF
C1 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# OUT 1.03fF
C2 m1_602_1568# OUT 1.48fF
C3 m1_602_1568# STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# 0.97fF
C4 VDD OUT 5.63fF
C5 VDD STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# 5.82fF
C6 m1_602_1568# GND 4.80fF 
**FLOATING
C7 STAGE2_INV_77409679_0_0_1677856615_0/li_835_571# GND 3.00fF 
**FLOATING
C8 VDD GND 12.58fF 
**FLOATING
C9 OUT GND 4.89fF 
**FLOATING
.ends


*========Manually added========

x1 VDD out GND RINGOSC_0
V1 VDD GND 1.8
.save i(v1)
**** begin user architecture code

.lib /home/swagatika/open_pdks/sky130/sky130A/libs.tech/ngspice/sky130.lib.spice tt

.save all
.tran 1p 5n
.control
run
plot out
.save all
.endc
.GLOBAL VDD
.GLOBAL GND
.end
```
* **NgSpice Plot**

![Z18](https://user-images.githubusercontent.com/114692581/222758591-7000f7b1-c183-43cd-8f46-d5804b2b5e3b.PNG)

## Advantages of having multi-fingers FETs technique
Increasing the number of fingers in a MOSFET can improve the accuracy of its performance in several ways.

Firstly, as the number of fingers increases, the total active area of the MOSFET also increases, which can allow the device to handle higher current and power levels. This can result in lower on-resistance and improved efficiency, which are important performance metrics in many applications.

Secondly, using multiple fingers can help to reduce the series resistance of the MOSFET. The resistance of the metal interconnects that connect the source, drain, and gate regions can limit the performance of the MOSFET, especially at high frequencies. By dividing the gate electrode into multiple parallel fingers, the length of the metal interconnects can be reduced, which can lower their resistance and improve the overall performance of the MOSFET.

Finally, using multiple fingers can increase the gate capacitance of the MOSFET, which can improve its switching speed and frequency response. This is because the capacitance between the gate and source/drain regions determines the amount of charge that is required to switch the MOSFET on or off, and a higher gate capacitance can provide more charge and therefore faster switching times.

Overall, increasing the number of fingers in a MOSFET can improve its performance and accuracy by increasing its active area, reducing its series resistance, and increasing its gate capacitance. However, the specific number of fingers and their dimensions should be carefully optimized for each application to ensure the best performance.

**REFERENCE**

(https://ieeexplore.ieee.org/abstract/document/9081132)[https://ieeexplore.ieee.org/abstract/document/9081132]
