[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMK62I0-100M00SIATQFMSIAQ1 production of TEXAS INSTRUMENTS from the text:NC OUTNVDD OE\nGND OUTP1 6\n2 5\n4 3 123654\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018\nLMK62XX High-Performance LowJitterOscillator\n11Features\n1•Low Noise, High Performance\n–Jitter: 150fsRMS typical Fout >100MHz\n–PSRR: –60dBc, Robust Supply Noise\nImmunity\n•Supported Output Format\n–LVPECL, LVDS andHCSL upto400MHz\n•Total Frequency Tolerance of±50ppm\n(LMK62X2) and±25ppm (LMK62X0)\n•3.3-V Operating Voltage\n•Industrial Temperature Range (–40ºCto+85ºC)\n•5-mm ×3.2-mm 6-pin Package That isPin-\nCompatible With Industry Standard 5032 XO\nPackage\n2Applications\n•High-Performance Replacement forCrystal-,\nSAW-, orSilicon-based Oscillators\n•Switches, Routers, Network Line Cards, Base\nBand Units (BBU), Servers, Storage/SAN\n•Test andMeasurement\n•Medical Imaging\n•FPGA, Processor Attach3Description\nThe LMK62XX device isalow jitter oscillator that\ngenerates acommonly used reference clock. The\ndevice ispre-programmed infactory tosupport any\nreference clock frequency; supported output formats\nare LVPECL, LVDS and HCSL upto400 MHz.\nInternal power conditioning provide excellent power\nsupply ripple rejection (PSRR), reducing thecost and\ncomplexity ofthepower delivery network. The device\noperates from asingle 3.3-V ±5%supply.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMK62E2-100M QFM (6) 5.00 mm×3.20 mm\nLMK62E2-156M QFM (6) 5.00 mm×3.20 mm\nLMK62E0-156M QFM (6) 5.00 mm×3.20 mm\nLMK62A2-100M QFM (6) 5.00 mm×3.20 mm\nLMK62A2-150M QFM (6) 5.00 mm×3.20 mm\nLMK62A2-156M QFM (6) 5.00 mm×3.20 mm\nLMK62A2-200M QFM (6) 5.00 mm×3.20 mm\nLMK62A2-266M QFM (6) 5.00 mm×3.20 mm\nLMK62I0-100M QFM (6) 5.00 mm×3.20 mm\nLMK62I0-156M QFM (6) 5.00 mm×3.20 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nOutput Frequency Options\nPART NUMBEROUTPUT FREQ\n(MHz) AND FORMATTOTAL FREQ\nSTABILITY (ppm)\nLMK62E2-100M 100LVPECL ±50\nLMK62E2-156M 156.25 LVPECL ±50\nLMK62E0-156M 156.25 LVPECL ±25\nLMK62A2-100M 100LVDS ±50\nLMK62A2-150M 150LVDS ±50\nLMK62A2-156M 156.25 LVDS ±50\nLMK62A2-200M 200LVDS ±50\nLMK62A2-266M 266.66 LVDS ±50\nLMK62I0-100M 100HCSL ±25\nLMK62I0-156M 156.25 HCSL ±25\nPinout\n2LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings ............................................................ 3\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics -Power Supply ................. 4\n6.6 LVPECL Output Characteristics ................................ 4\n6.7 LVDS Output Characteristics .................................... 5\n6.8 HCSL Output Characteristics .................................... 5\n6.9 OEInput Characteristics ........................................... 5\n6.10 Frequency Tolerance Characteristics ..................... 56.11 Power-On/Reset Characteristics (VDD) .................. 6\n6.12 PSRR Characteristics ............................................. 6\n6.13 PLL Clock Output Jitter Characteristics .................. 6\n6.14 Additional Reliability andQualification .................... 6\n7Parameter Measurement Information .................. 7\n7.1 Device Output Configurations ................................... 7\n8Power Supply Recommendations ........................ 9\n9Layout ..................................................................... 9\n9.1 Layout Guidelines ..................................................... 9\n10Device andDocumentation Support ................. 11\n10.1 Receiving Notification ofDocumentation Updates 11\n10.2 Community Resources .......................................... 11\n10.3 Trademarks ........................................................... 11\n10.4 Electrostatic Discharge Caution ............................ 11\n10.5 Glossary ................................................................ 11\n11Mechanical, Packaging, andOrderable\nInformation ........................................................... 11\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(December 2017) toRevision D Page\n•Added VOSminimum andmaximum values totheLVDS Output Characteristics table ......................................................... 5\nChanges from Revision B(June 2017) toRevision C Page\n•Added theLMK62E2-100M, LMK62I0-100M, andLMK62I0-156M todevice list.................................................................. 1\nChanges from Revision A(April 2017) toRevision B Page\n•Added theLMK62E0-156M, LMK62A2-100M, LMK62A2-150M, LMK62A2-156M, LMK62A2-200M, andLMK62A2-\n266M todevice list.................................................................................................................................................................. 1\nChanges from Original (December 2016) toRevision A Page\n•Updated advanced information data sheet toproduction data .............................................................................................. 1\nNCOE\nGND1\n2\n3 456\nOUTNVDD\nOUTP\n3LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nSIAPackage\n6-pin QFM\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nPOWER\nGND 3 Ground Device ground\nVDD 6 Analog 3.3-V power supply\nOUTPUT BLOCK\nOUTP,\nOUTN4,5 Universal Differential output pair(LVPECL, LVDS orHCSL).\nDIGITAL CONTROL /INTERFACES\nNC 2 N/A Noconnect\nOE 1 LVCMOSOutput enable (internal pullup). When settolow, output pairisdisabled andsetathigh\nimpedance.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD Device supply voltage –0.3 3.6 V\nVIN Output voltage forlogic inputs –0.3 VDD +0.3 V\nVOUT Output voltage forclock outputs –0.3 VDD +0.3 V\nTJ Junction temperature 150 °C\nTstg Storage temperature –40 125 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n4LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD Device supply voltage 3.135 3.3 3.465 V\nTA Ambient temperature –40 25 85 °C\nTJ Junction temperature 105 °C\ntRAMP VDD power-up ramp time 0.1 100 ms\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) The package thermal resistance iscalculated ona4-layer JEDEC board.\n(3) Connected toGND with 2thermal vias (0.3-mm diameter).\n(4)ψJB(junction toboard) isused when themain heat flow isfrom thejunction totheGND pad. Please refer toThermal Considerations\nsection formore information onensuring good system reliability andquality.6.4 Thermal Information\nTHERMAL METRIC(1)LMK62XX(2)(3)(4)\nUNITSIA(QFM )\n6PINS\nAirflow (LFM) 0\nRθJA Junction-to-ambient thermal resistance 94.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 65.1 °C/W\nRθJB Junction-to-board thermal resistance 59 °C/W\nψJT Junction-to-top characterization parameter 23.3 °C/W\nψJB Junction-to-board characterization parameter 64.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n(1) SeeParameter Measurement Information forrelevant testconditions.\n(2) On-chip power dissipation should exclude 40mW, dissipated inthe150-Ωtermination resistors, from total power dissipation.\n(3) Excludes load current.6.5 Electrical Characteristics -Power Supply\nVDD =3.3V±5%, TA=–40°Cto85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIDD Device current consumptionLVPECL(2)95 110\nmA LVDS 85 100\nHCSL(3)90 105\nIDD-PDDevice current consumption\nwhen output isdisabledOE=GND 70 mA\n(1) SeeParameter Measurement Information forrelevant testconditions.\n(2) Anoutput frequency over fOUTmax spec ispossible, butoutput swing may beless than VODminspec.\n(3) Ensured bycharacterization.6.6 LVPECL Output Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency(2)400 MHz\nVOD Output voltage swing (VOH–VOL)(2)700 950 1200 mV\nVOUT, DIFF, PP Differential output peak-to-peak swing 2×|VOD| V\nVOS Output common-mode voltage VDD –1.45 V\ntR/tF Output rise/fall time (20% to80%)(3)260 350 ps\nODC Output duty cycle(3)45% 55%\n5LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated(1) Anoutput frequency over fOUTmax spec ispossible, butoutput swing may beless than VODminspec.\n(2) Ensured bycharacterization.6.7 LVDS Output Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency(1)400 MHz\nVOD Output voltage swing (VOH-VOL)(1)300 390 480 mV\nVOUT, DIFF, PP Differential output peak-to-peak swing2x\n|VOD|V\nVOS Output common-mode voltage 1.125 1.2 1.375 V\ntR/tF Output rise/fall time (20% to80%)(2)260 350 ps\nODC Output duty cycle(2)45% 55%\nROUT Differential output impedance 107 Ω\n(1) SeeParameter Measurement Information forrelevant testconditions.\n(2) Measured from -150 mVto+150 mVonthedifferential waveform with the300mVpp measurement window centered onthedifferential\nzero crossing.\n(3) Ensured bydesign.\n(4) Ensured bycharacterization.6.8 HCSL Output Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT Output frequency 400 MHz\nVOH Output high voltage 660 900 mV\nVOL Output lowvoltage –100 100 mV\nVCROSS Absolute crossing voltage(2)(3)250 475 mV\nVCROSS-DELTA Variation ofVCROSS(2)(3)0 140 mV\ndV/dt Slew rate(4)1 3 V/ns\nODC Output duty cycle(4)45% 55%\n6.9 OEInput Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH Input high voltage 1.4 V\nVIL Input lowvoltage 0.6 V\nIIH Input high current VIH=VDD –40 40 µA\nIIL Input lowcurrent VIL=GND –40 40 µA\nCIN Input capacitance 2 pF\n(1) Ensured bycharacterization.6.10 Frequency Tolerance Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfT Total frequency toleranceLMK62X2: Alloutput formats, frequency\nbands anddevice junction temperature upto\n105°C;includes initial freq tolerance,\ntemperature &supply voltage variation, solder\nreflow and5-year aging at40°C–50 50 ppm\nLMK62X0: Alloutput formats, frequency\nbands anddevice junction temperature upto\n105°C;includes initial freq tolerance,\ntemperature &supply voltage variation, solder\nreflow and5-year aging at40°C–25 25 ppm\n6LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated(1) Ensured bycharacterization.\n(2) Ensured bydesign.6.11 Power-On/Reset Characteristics (VDD)\nVDD =3.3V±5%, TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVTHRESH Threshold voltage(1)2.85 3 V\nVDROOP Allowable voltage droop(2)0.1 V\ntSTARTUP Start-up time(1) Time elapsed from VDD at3.135 Vto\noutput enabled10 ms\ntOE-EN Output enable time(2) Time elapsed from OEatVIHto\noutput enabled50 µs\ntOE-DIS Output disable time(2) Time elapsed from OEatVILto\noutput disabled50 µs\n(1) SeeParameter Measurement Information forrelevant testconditions.\n(2) Measured max spur level with 50mVpp sinusoidal signal between 50kHz and1MHz applied onVDD pin\n(3) DJSPUR (ps,pk-pk) =[2*10(SPUR/20) /(π*fOUT)]*1e6, where PSRR orSPUR indBc andfOUTinMHz.6.12 PSRR Characteristics\nVDD =3.3V,TA=25°C(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPSRRSpurs induced by50-mV\npower supply ripple(2)(3)at\n156.25-MHz output, all\noutput typesSine wave at50kHz –60\ndBcSine wave at100kHz –60\nSine wave at500kHz –60\nSine wave at1MHz –60\n(1) SeeParameter Measurement Information forrelevant testconditions.\n(2) Phase jitter measured with Agilent E5052 signal source analyzer using adifferential-to-single ended converter (balun orbuffer).\n(3) Ensured bycharacterization.6.13 PLLClock Output Jitter Characteristics\nVDD =3.3V±5%, TA=–40°Cto85°C(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRJRMS phase jitter(3)\n(12kHz –20MHz)fOUT≥100MHz, alloutput types 150 250 fsRMS\n6.14 Additional Reliability andQualification\nPARAMETER CONDITION /TEST METHOD\nMechanical Shock MIL-STD-202, Method 213\nMechanical Vibration MIL-STD-202, Method 204\nMoisture Sensitivity Level J-STD-020, MSL3\nLMK62XX LVPECL\n150 \r 150 \rBalun/\nBufferPhase Noise/\nSpectrum\nAnalyzer\nCopyright © 2017, Texas Instruments Incorporated\nLMK62XX HCSL\n50 \r 50 \rOscilloscopeHigh impedance differential probe\nCopyright © 2017, Texas Instruments Incorporated\nLMK62XX LVDS OscilloscopeHigh impedance differential probe\nCopyright © 2017, Texas Instruments Incorporated\nLMK62XX LVPECL\n150 \r 150 \rOscilloscopeHigh impedance differential probe\nCopyright © 2017, Texas Instruments Incorporated\n7LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated(1) Also compatible with 85Ωtermination7Parameter Measurement Information\n7.1 Device Output Configurations\nFigure 1.LVPECL Output DCConfiguration During Device Test\nFigure 2.LVDS Output DCConfiguration During Device Test\nFigure 3.HCSL Output DCConfiguration During Device Test(1)\nFigure 4.LVPECL Output ACConfiguration During Device Test\nVODOUT_P\nOUT_N\nVOUT,DIFF,PP = 2 x V OD 0 V\n20%80%\ntR tF\nSine wave \nModulator\nPower Supply\nBalunPhase Noise/\nSpectrum\nAnalyzerLMK62XX\n150 \r\x03(LVPECL)\nOpen (LVDS)\n50 \r\x03(HCSL)150 \r\x03(LVPECL)\nOpen (LVDS)\n50 \r\x03(HCSL)\nCopyright © 2017, Texas Instruments Incorporated\nLMK62XX HCSL\n50 \r 50 \rBalun/\nBufferPhase Noise/\nSpectrum\nAnalyzer\nCopyright © 2017, Texas Instruments Incorporated\nPhase Noise/\nSpectrum\nAnalyzerLVDSBalun/\nBufferLMK62XX\nCopyright © 2017, Texas Instruments Incorporated\n8LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedDevice Output Configurations (continued)\nFigure 5.LVDS Output ACConfiguration During Device Test\nFigure 6.HCSL Output ACConfiguration During Device Test\nFigure 7.PSRR Test Setup\nFigure 8.Differential Output Voltage andRise/Fall Time\n9LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated8Power Supply Recommendations\nForbest electrical performance ofLMK62XX, TIrecommends using acombination of10µF,1µF,and0.1µFon\nthepower-supply bypass network ofthedevice. TIalso recommends using component side mounting ofthe\npower-supply bypass capacitors and itisbest touse 0201 or0402 body size capacitors tofacilitate signal\nrouting. Keep theconnections between thebypass capacitors and thepower supply onthedevice asshort as\npossible. Ground theother side ofthecapacitor using alowimpedance connection totheground plane. Figure 9\nshows thelayout recommendation forpower supply decoupling ofLMK62XX.\n9Layout\n9.1 Layout Guidelines\nThe following sections provides recommendations forboard layout, solder reflow profile and power supply\nbypassing when using LMK62XX toensure good thermal /electrical performance and overall signal integrity of\nentire system.\n9.1.1 Ensuring Thermal Reliability\nThe LMK62XX isahigh-performance device. Therefore, pay careful attention tothedevice configuration and\nprinted-circuit board (PCB) layout with respect topower consumption. The ground pinmust beconnected tothe\nground plane ofthePCB through three vias ormore, asshown inFigure 9,tomaximize thermal dissipation out\nofthepackage.\nEquation 1shows the relationship between the PCB temperature around the LMK62XX and the junction\ntemperature.\nTB=TJ–ΨJB×P\nwhere\n•TB:PCB temperature around theLMK62XX\n•TJ:Junction temperature ofLMK62XX\n•ΨJB:Junction-to-board thermal resistance parameter ofLMK62XX (64.1 °C/W without airflow)\n•P:On-chip power dissipation ofLMK62XX (1)\nToensure that themaximum junction temperature ofLMK62XX isbelow 105°C,itcan becalculated that the\nmaximum PCB temperature without airflow should beat81°Corbelow when thedevice isoptimized forbest\nperformance, resulting inmaximum on-chip power dissipation of0.36 W.\n9.1.2 Best Practices forSignal Integrity\nForbest electrical performance and signal integrity ofentire system with LMK62XX, TIrecommends routing vias\nintodecoupling capacitors and then intotheLMK62XX. TIalso recommends increasing theviacount and width\nofthetraces wherever possible. These steps ensure lowest impedance and shortest path forhigh frequency\ncurrent flow. Figure 9shows thelayout recommendation forLMK62XX.\n10LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 9.LMK62XX Layout Recommendation forPower Supply andGround\n9.1.3 Recommended Solder Reflow Profile\nTIrecommends following therecommendations setbythesolder paste supplier tooptimize fluxactivity and to\nachieve proper melting temperatures ofthealloy within theguidelines ofJ-STD-20. Processing LMK62XX with\nthelowest peak temperature possible while also remaining below thecomponents peak temperature rating as\nlisted ontheMSL label ispreferred. The exact temperature profile would depend onseveral factors including\nmaximum peak temperature forthecomponent asrated ontheMSL label, board thickness, PCB material type,\nPCB geometries, component locations, sizes, densities within PCB, aswell astherecommended soldering\nprofile from themanufacturer, and capability ofthereflow equipment toasconfirmed bytheSMT assembly\noperation.\n11LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated10Device andDocumentation Support\n10.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n10.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n10.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n10.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n10.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n11Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\n2X\n2.54\n4X\n1.276X (0.1)\n6X0.93\n0.871.1 MAX\n6X0.67\n0.612.1B3.3\n3.1A\n5.1\n4.9QFM - 1.1 mm max height SIA0006B\nQUAD FLAT MODULE\n4223058/A 06/2016PIN 1 INDEX\nAREA\n0.1 CSEATING PLANE\n0.1 C A B\n0.05 C134\n6\nSYMMSYMM\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.SCALE  3.000\n12LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X (0.9)\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND6X (0.64)\n(2.1)4X (1.27)\n(R0.05) TYPQFM - 1.1 mm max height SIA0006B\nQUAD FLAT MODULE\n4223058/A 06/2016SYMM\nSYMM1\n346\n1:1 RATIO WITH PACKAGE SOLDER PADSLAND  PATTERN EXAMPLE\nSCALE:15X\nNOTES: (continued)\n3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).METAL\nSOLDER MASK\nOPENING\nNON SOLDER MASK\nDEFINED\nNOT TO SCALESOLDER MASK DETAILSMETAL UNDER\nSOLDER MASKSOLDER MASK\nOPENING\nSOLDER MASK\nDEFINED\n13LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nwww.ti.com SNAS691D –DECEMBER 2016 –REVISED JULY 2018\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.64)6X (0.9)\n4X (1.27)\n(2.1)(R0.05)QFM - 1.1 mm max height SIA0006B\nQUAD FLAT MODULE\n4223058/A 06/2016\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nPRINTED SOLDER COVERAGE BY AREA\nALL PADS: 100%\nSCALE:15X1\n346\n14LMK62E2-100M ,LMK62E2-156M ,LMK62E0-156M ,LMK62A2-100M ,LMK62A2-150M\nLMK62A2-156M ,LMK62A2-200M ,LMK62A2-266M ,LMK62I0-100M ,LMK62I0-156M\nSNAS691D –DECEMBER 2016 –REVISED JULY 2018 www.ti.com\nProduct Folder Links: LMK62E2-100M LMK62E2-156M LMK62E0-156M LMK62A2-100M LMK62A2-150M LMK62A2-\n156M LMK62A2-200M LMK62A2-266M LMK62I0-100M LMK62I0-156MSubmit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK62A2-100M00SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n10000\nLMK62A2-100M00SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n10000\nLMK62A2-150M00SIAR ACTIVE QFM SIA 62500RoHS & Green NIAU Level-3-260C-168 HR -40 to 85 62A2\n15000\nLMK62A2-150M00SIAT ACTIVE QFM SIA 6250RoHS & Green NIAU Level-3-260C-168 HR -40 to 85 62A2\n15000\nLMK62A2-156M25SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n15625\nLMK62A2-156M25SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n15625\nLMK62A2-200M00SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n20000\nLMK62A2-200M00SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n20000\nLMK62A2-266M66SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n26666\nLMK62A2-266M66SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62A2\n26666\nLMK62E0-156M25SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E0\n15625\nLMK62E0-156M25SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E0\n15625\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK62E2-100M00SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E2\n10000\nLMK62E2-100M00SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E2\n10000\nLMK62E2-156M25SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E2\n15625\nLMK62E2-156M25SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62E2\n15625\nLMK62I0-100M00SIAR ACTIVE QFM SIA 62500 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62I0\n10000\nLMK62I0-100M00SIAT ACTIVE QFM SIA 6250 RoHS (In\nWork) & Green\n(In Work)NIAU Level-3-260C-168 HR -40 to 85 62I0\n10000\nLMK62I0-156M25SIAR ACTIVE QFM SIA 62500RoHS & Green NIAU Level-3-260C-168 HR -40 to 85 62I0\n15625\nLMK62I0-156M25SIAT ACTIVE QFM SIA 6250RoHS & Green NIAU Level-3-260C-168 HR -40 to 85 62I0\n15625\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3 \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMK62A2-100M00SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-100M00SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-150M00SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-150M00SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-156M25SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-156M25SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-200M00SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-200M00SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-266M66SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62A2-266M66SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62E0-156M25SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62E2-100M00SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62E2-100M00SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62I0-100M00SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62I0-100M00SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1\nLMK62I0-156M25SIAR QFM SIA 62500 330.0 12.4 3.55.31.38.012.0 Q1\nLMK62I0-156M25SIAT QFM SIA 6250 180.0 12.4 3.55.31.38.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 25-Jun-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMK62A2-100M00SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62A2-100M00SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62A2-150M00SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62A2-150M00SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62A2-156M25SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62A2-156M25SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62A2-200M00SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62A2-200M00SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62A2-266M66SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62A2-266M66SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62E0-156M25SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62E2-100M00SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62E2-100M00SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62I0-100M00SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62I0-100M00SIAT QFM SIA 6250 210.0 185.0 35.0\nLMK62I0-156M25SIAR QFM SIA 62500 367.0 367.0 35.0\nLMK62I0-156M25SIAT QFM SIA 6250 210.0 185.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 25-Jun-2021\nPack Materials-Page 2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMK62I0-100M00SIATQFMSIAQ1

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 3.3 V ± 5%
  - Absolute Maximum Supply Voltage: -0.3 V to 3.6 V
- **Current Ratings**: 
  - Device Current Consumption: 
    - LVPECL: 95 mA (typical), 110 mA (max)
    - LVDS: 85 mA (typical), 100 mA (max)
    - HCSL: 90 mA (typical), 105 mA (max)
- **Power Consumption**: 
  - When output is disabled: 70 mA
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - 6-pin QFM (Quad Flat Module), dimensions: 5.00 mm x 3.20 mm
- **Special Features**: 
  - Low jitter: 150 fs RMS typical for output frequencies > 100 MHz
  - PSRR: -60 dBc, providing robust supply noise immunity
  - Total Frequency Tolerance: ±25 ppm
- **Moisture Sensitive Level (MSL)**: 
  - MSL3 per JEDEC J-STD-020E

#### Description:
The **LMK62I0-100M** is a high-performance low-jitter oscillator designed to generate a stable reference clock signal. It is pre-programmed at the factory to support various reference clock frequencies and can output in multiple formats including HCSL (High-Speed CML), making it suitable for high-speed applications. The device features excellent power supply ripple rejection (PSRR), which simplifies the power delivery network design.

#### Typical Applications:
- **Networking Equipment**: Used in switches, routers, and network line cards to provide precise clock signals.
- **Data Centers**: Employed in servers and storage systems for reliable timing.
- **Telecommunications**: Utilized in baseband units (BBUs) for synchronization.
- **Test and Measurement**: Ideal for applications requiring accurate timing and low jitter.
- **Medical Imaging**: Supports high-speed data transfer and processing in imaging systems.
- **FPGA and Processor Attach**: Provides clock signals for FPGAs and processors in various digital applications.

This oscillator is particularly beneficial in environments where low jitter and high frequency stability are critical, making it a versatile choice for modern electronic designs.