// Seed: 2273915261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wire id_9
);
  wire id_11;
  ;
  xor primCall (id_8, id_4, id_0, id_2, id_5, id_3, id_9, id_7);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
