$date
	Fri Aug 27 11:19:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module countermod6_test $end
$var wire 1 ! zero $end
$var wire 4 " tens [3:0] $end
$var wire 1 # tc $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var reg 1 # tc $end
$var reg 4 * tens [3:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b110 )
1(
0'
b110 &
1%
0$
0#
bx "
0!
$end
#5
b110 "
b110 *
0(
#10
1(
1$
#15
1'
#20
0$
