Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0xebb76746

Warning: unmatched constraint 'HSYNC' (on line 9)
Warning: unmatched constraint 'P2' (on line 10)
Warning: unmatched constraint 'DTR' (on line 11)
Warning: unmatched constraint 'CTS' (on line 12)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD' to bel 'X0/Y27/io0'
Info: constrained 'RXD' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 20)
Warning: unmatched constraint 'GREEN4' (on line 21)
Warning: unmatched constraint 'GREEN1' (on line 22)
Warning: unmatched constraint 'GREEN0' (on line 23)
Warning: unmatched constraint 'BLUE3' (on line 24)
Warning: unmatched constraint 'BLUE2' (on line 25)
Warning: unmatched constraint 'BLUE1' (on line 26)
Warning: unmatched constraint 'BLUE0' (on line 27)
Warning: unmatched constraint 'EN_5V_UP' (on line 30)
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Warning: unmatched constraint 'EN_5V_M4' (on line 32)
Warning: unmatched constraint 'P23' (on line 33)
Warning: unmatched constraint 'EN_1V4_M4' (on line 34)
Warning: unmatched constraint 'M2_ON_OFF' (on line 35)
Warning: unmatched constraint 'ADC_CS' (on line 36)
Warning: unmatched constraint 'SDA' (on line 39)
Warning: unmatched constraint 'SCL' (on line 40)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 44)
Warning: unmatched constraint 'P33' (on line 45)
Warning: unmatched constraint 'P34' (on line 46)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 61)
Warning: unmatched constraint 'P42' (on line 62)
Warning: unmatched constraint 'P43' (on line 63)
Warning: unmatched constraint 'P44' (on line 64)
Warning: unmatched constraint 'P45' (on line 65)
Warning: unmatched constraint 'P47' (on line 68)
Warning: unmatched constraint 'P48' (on line 69)
Warning: unmatched constraint 'RXD1' (on line 70)
Warning: unmatched constraint 'TXD1' (on line 73)
Warning: unmatched constraint 'P55' (on line 74)
Warning: unmatched constraint 'P56' (on line 75)
Warning: unmatched constraint 'P60' (on line 78)
Warning: unmatched constraint 'P61' (on line 79)
Warning: unmatched constraint 'P62' (on line 80)
Warning: unmatched constraint 'MB1' (on line 81)
Warning: unmatched constraint 'MB0' (on line 82)
Warning: unmatched constraint 'MOSI' (on line 88)
Warning: unmatched constraint 'MISO' (on line 89)
Warning: unmatched constraint 'SCK' (on line 92)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 99)
Warning: unmatched constraint 'P74' (on line 100)
Warning: unmatched constraint 'P75' (on line 101)
Warning: unmatched constraint 'P76' (on line 102)
Warning: unmatched constraint 'P78' (on line 105)
Warning: unmatched constraint 'P79' (on line 106)
Warning: unmatched constraint 'P80' (on line 109)
Warning: unmatched constraint 'P81' (on line 110)
Warning: unmatched constraint 'P82' (on line 111)
Warning: unmatched constraint 'P83' (on line 112)
Warning: unmatched constraint 'P84' (on line 113)
Warning: unmatched constraint 'P85' (on line 114)
Warning: unmatched constraint 'P87' (on line 117)
Warning: unmatched constraint 'P88' (on line 118)
Warning: unmatched constraint 'P90' (on line 121)
Warning: unmatched constraint 'P91' (on line 122)
Warning: unmatched constraint 'P93' (on line 125)
Warning: unmatched constraint 'P94' (on line 126)
Warning: unmatched constraint 'P95' (on line 127)
Warning: unmatched constraint 'P96' (on line 128)
Warning: unmatched constraint 'P97' (on line 129)
Warning: unmatched constraint 'P98' (on line 130)
Warning: unmatched constraint 'P99' (on line 131)
Warning: unmatched constraint 'P101' (on line 134)
Warning: unmatched constraint 'P102' (on line 135)
Warning: unmatched constraint 'P104' (on line 138)
Warning: unmatched constraint 'P105' (on line 139)
Warning: unmatched constraint 'P106' (on line 140)
Warning: unmatched constraint 'P107' (on line 141)
Warning: unmatched constraint 'P110' (on line 147)
Warning: unmatched constraint 'P112' (on line 150)
Warning: unmatched constraint 'P113' (on line 151)
Warning: unmatched constraint 'P114' (on line 152)
Warning: unmatched constraint 'P115' (on line 153)
Warning: unmatched constraint 'P116' (on line 154)
Warning: unmatched constraint 'P117' (on line 155)
Warning: unmatched constraint 'P118' (on line 156)
Warning: unmatched constraint 'P119' (on line 157)
Warning: unmatched constraint 'P120' (on line 160)
Warning: unmatched constraint 'RXD2' (on line 161)
Warning: unmatched constraint 'P122' (on line 162)
Warning: unmatched constraint 'TXD2' (on line 165)
Warning: unmatched constraint 'P125' (on line 166)
Warning: unmatched constraint 'P128' (on line 169)
Warning: unmatched constraint 'P129' (on line 170)
Warning: unmatched constraint 'P130' (on line 173)
Warning: unmatched constraint 'P134' (on line 174)
Warning: unmatched constraint 'VSYNC' (on line 175)
Info: constrained 'ICE_LED1' to bel 'X7/Y33/io1'
Info: constrained 'ICE_LED2' to bel 'X7/Y33/io0'
Info: constrained 'ICE_LED3' to bel 'X6/Y33/io1'
Info: constrained 'ICE_LED4' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 182)
Warning: unmatched constraint 'RED2' (on line 183)
Warning: unmatched constraint 'RED1' (on line 184)
Warning: unmatched constraint 'RED0' (on line 185)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2274 LCs used as LUT4 only
Info:      239 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      747 LCs used as DFF only
Info: Packing carries..
Info:      120 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1017)
Info: promoting reset [reset] (fanout 65)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 50)
Info: promoting sys1.gpoutcs [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting ICE_SCK$SB_IO_OUT (fanout 1)
Info: Constraining chains...
Info:       40 LCs used to legalise carry chains.
Info: Checksum: 0x7a6eeff3

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xba20e303

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3423/ 7680    44%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:    12/  256     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 14 cells based on constraints.
Info: Creating initial analytic placement for 3072 cells, random placement wirelen = 94733.
Info:     at initial placer iter 0, wirelen = 910
Info:     at initial placer iter 1, wirelen = 854
Info:     at initial placer iter 2, wirelen = 860
Info:     at initial placer iter 3, wirelen = 901
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 870, spread = 22747, legal = 26372; time = 0.13s
Info:     at iteration #2, type ALL: wirelen solved = 1625, spread = 17897, legal = 23884; time = 0.23s
Info:     at iteration #3, type ALL: wirelen solved = 2486, spread = 17514, legal = 20341; time = 0.13s
Info:     at iteration #4, type ALL: wirelen solved = 4111, spread = 16535, legal = 20156; time = 0.13s
Info:     at iteration #5, type ALL: wirelen solved = 5363, spread = 15878, legal = 22881; time = 0.87s
Info:     at iteration #6, type ALL: wirelen solved = 6355, spread = 15875, legal = 19677; time = 0.12s
Info:     at iteration #7, type ALL: wirelen solved = 7631, spread = 15790, legal = 19229; time = 0.11s
Info:     at iteration #8, type ALL: wirelen solved = 8645, spread = 14977, legal = 18109; time = 0.11s
Info:     at iteration #9, type ALL: wirelen solved = 8988, spread = 14572, legal = 21087; time = 0.17s
Info:     at iteration #10, type ALL: wirelen solved = 9515, spread = 14933, legal = 21504; time = 0.16s
Info:     at iteration #11, type ALL: wirelen solved = 9729, spread = 14622, legal = 21054; time = 0.34s
Info:     at iteration #12, type ALL: wirelen solved = 10125, spread = 14499, legal = 20529; time = 1.14s
Info:     at iteration #13, type ALL: wirelen solved = 10439, spread = 14495, legal = 16526; time = 0.10s
Info:     at iteration #14, type ALL: wirelen solved = 10500, spread = 14434, legal = 16704; time = 0.11s
Info:     at iteration #15, type ALL: wirelen solved = 10730, spread = 14349, legal = 17431; time = 0.10s
Info:     at iteration #16, type ALL: wirelen solved = 10754, spread = 14256, legal = 16359; time = 0.16s
Info:     at iteration #17, type ALL: wirelen solved = 10776, spread = 14292, legal = 16415; time = 0.10s
Info:     at iteration #18, type ALL: wirelen solved = 11006, spread = 14147, legal = 16438; time = 0.10s
Info:     at iteration #19, type ALL: wirelen solved = 11085, spread = 14415, legal = 16503; time = 0.10s
Info:     at iteration #20, type ALL: wirelen solved = 11173, spread = 14352, legal = 16537; time = 0.10s
Info:     at iteration #21, type ALL: wirelen solved = 11283, spread = 14334, legal = 16560; time = 0.11s
Info: HeAP Placer Time: 5.34s
Info:   of which solving equations: 1.60s
Info:   of which spreading cells: 0.30s
Info:   of which strict legalisation: 2.88s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1289, wirelen = 16359
Info:   at iteration #5: temp = 0.000000, timing cost = 1318, wirelen = 14356
Info:   at iteration #10: temp = 0.000000, timing cost = 1191, wirelen = 13772
Info:   at iteration #15: temp = 0.000000, timing cost = 1279, wirelen = 13346
Info:   at iteration #20: temp = 0.000000, timing cost = 1311, wirelen = 13078
Info:   at iteration #25: temp = 0.000000, timing cost = 1330, wirelen = 12988
Info:   at iteration #30: temp = 0.000000, timing cost = 1285, wirelen = 12916
Info:   at iteration #30: temp = 0.000000, timing cost = 1279, wirelen = 12922 
Info: SA placement time 4.39s

Info: Max frequency for clock 'clk_$glb_clk': 22.50 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT_$glb_clk' has no interior paths

Info: Max delay <async>                            -> posedge ICE_SCK$SB_IO_OUT_$glb_clk: 1.75 ns
Info: Max delay <async>                            -> posedge clk_$glb_clk              : 1.68 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT_$glb_clk -> posedge clk_$glb_clk              : 2.15 ns
Info: Max delay posedge clk_$glb_clk               -> <async>                           : 10.47 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 19445,  22567) |***+
Info: [ 22567,  25689) |*****+
Info: [ 25689,  28811) |************************************************************ 
Info: [ 28811,  31933) |***+
Info: [ 31933,  35055) |+
Info: [ 35055,  38177) |**+
Info: [ 38177,  41299) | 
Info: [ 41299,  44421) | 
Info: [ 44421,  47543) |**+
Info: [ 47543,  50665) |**+
Info: [ 50665,  53787) |*************************************+
Info: [ 53787,  56909) |*****+
Info: [ 56909,  60031) |******************+
Info: [ 60031,  63153) |*******+
Info: [ 63153,  66275) |***************+
Info: [ 66275,  69397) |*******************************+
Info: [ 69397,  72519) |*******+
Info: [ 72519,  75641) |****************+
Info: [ 75641,  78763) |*************+
Info: [ 78763,  81885) |**********************************+
Info: Checksum: 0x70dddae3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 11188 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        4        995 |    4   995 |     10195
Info:       2000 |       22       1977 |   18   982 |      9213
Info:       3000 |       73       2926 |   51   949 |      8300
Info:       4000 |      136       3863 |   63   937 |      7406
Info:       5000 |      213       4786 |   77   923 |      6583
Info:       6000 |      305       5694 |   92   908 |      5764
Info:       7000 |      466       6533 |  161   839 |      5033
Info:       8000 |      627       7372 |  161   839 |      4305
Info:       9000 |      864       8135 |  237   763 |      3752
Info:      10000 |     1139       8860 |  275   725 |      3286
Info:      11000 |     1432       9567 |  293   707 |      2901
Info:      12000 |     1789      10210 |  357   643 |      2608
Info:      13000 |     2159      10840 |  370   630 |      2311
Info:      14000 |     2594      11405 |  435   565 |      2131
Info:      15000 |     2943      12056 |  349   651 |      1705
Info:      16000 |     3414      12585 |  471   529 |      1583
Info:      17000 |     3896      13103 |  482   518 |      1490
Info:      18000 |     4313      13686 |  417   583 |      1251
Info:      19000 |     4708      14291 |  395   605 |       953
Info:      20000 |     4848      15151 |  140   860 |       213
Info:      20366 |     4940      15426 |   92   275 |         0
Info: Routing complete.
Info: Route time 9.39s
Info: Checksum: 0x5b8fe74e

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_15_DFFLC.O
Info:  1.3  1.9    Net sys1.cpu.IR[16] budget 1.572000 ns (9,9) -> (10,16)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I3
Info:  0.3  2.2  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  0.6  2.8    Net sys1.cpu.rs1[1] budget 1.571000 ns (10,16) -> (10,17)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.I1
Info:  0.3  3.0  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.3    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  3.6  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.0  5.6    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.728000 ns (10,17) -> (15,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.0  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  6.6    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.571000 ns (15,24) -> (15,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  0.4  7.0  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.0  7.9    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2 budget 1.571000 ns (15,24) -> (15,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_LC.I2
Info:  0.4  8.3  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_LC.O
Info:  0.9  9.2    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I2 budget 1.571000 ns (15,24) -> (14,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_LC.I2
Info:  0.4  9.6  Source sys1.cpu.regsQ1_SB_LUT4_O_31_LC.O
Info:  2.3 11.9    Net sys1.cpu.regsQ1[2] budget 2.216000 ns (14,24) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.I1
Info:  0.3 12.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (7,18) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 12.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 12.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (7,18) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (7,18) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 12.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 12.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (7,18) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 12.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 12.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (7,18) -> (7,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (7,18) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 13.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (7,19) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 14.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (7,20) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 15.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 16.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 16.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.2    Net sys1.cpu.ldstaddr[31] budget 2.195000 ns (7,21) -> (7,17)
Info:                Sink sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  0.4 18.5  Source sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 19.1    Net sys1.iramcs_SB_LUT4_O_I1 budget 1.592000 ns (7,17) -> (7,16)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I1
Info:  0.4 19.5  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  0.6 20.1    Net sys1.iramcs budget 1.649000 ns (7,16) -> (7,15)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 20.4  Source sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6 21.0    Net sys1.ram0.wrlanes_SB_LUT4_O_I0 budget 1.709000 ns (7,15) -> (7,16)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_3_LC.I3
Info:  0.3 21.3  Source sys1.ram0.wrlanes_SB_LUT4_O_3_LC.O
Info:  2.9 24.2    Net sys1.ram0.wrlanes[0] budget 2.330000 ns (7,16) -> (8,29)
Info:                Sink sys1.ram0.ram_array.1.0.0_RAM.WCLKE
Info:  0.1 24.3  Setup sys1.ram0.ram_array.1.0.0_RAM.WCLKE
Info: 8.6 ns logic, 15.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  1.3  1.3    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (5,3)
Info:                Sink sys1.spi0.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.7  Setup sys1.spi0.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RXD$sb_io.D_IN_0
Info:  1.3  1.3    Net RXD$SB_IO_IN budget 82.864998 ns (0,25) -> (1,23)
Info:                Sink sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info:  0.5  1.7  Setup sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT_$glb_clk' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi0.sin_SB_DFF_Q_DFFLC.O
Info:  1.3  1.9    Net sys1.spi0.sin budget 82.458000 ns (5,3) -> (5,7)
Info:                Sink sys1.spi0.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.2  Setup sys1.spi0.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.spictl_SB_DFFE_Q_5_DFFLC.O
Info:  1.3  1.8    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3[1] budget 10.717000 ns (1,12) -> (3,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:  0.3  2.1  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  2.1    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:  0.1  2.2  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  2.2    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3[2] budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.CIN
Info:  0.1  2.3  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.COUT
Info:  0.0  2.3    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.1  2.5  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.3  2.7    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3[4] budget 0.260000 ns (3,8) -> (3,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  3.0  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.3  4.3    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O budget 10.716000 ns (3,8) -> (5,6)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  0.4  4.7  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0  5.7    Net ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 10.494000 ns (5,6) -> (4,7)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3  6.0  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  6.6    Net ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 budget 10.588000 ns (4,7) -> (4,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  0.4  7.1  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  7.6    Net ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 10.715000 ns (4,8) -> (4,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3  8.0  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.0  8.9    Net ICE_MOSI_SB_LUT4_O_I0 budget 10.533000 ns (4,8) -> (5,8)
Info:                Sink ICE_MOSI_SB_LUT4_O_LC.I0
Info:  0.4  9.4  Source ICE_MOSI_SB_LUT4_O_LC.O
Info:  1.6 11.0    Net ICE_MOSI$SB_IO_OUT budget 11.407000 ns (5,8) -> (6,0)
Info:                Sink ICE_MOSI$sb_io.D_OUT_0
Info: 3.5 ns logic, 7.5 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 20.54 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT_$glb_clk' has no interior paths

Info: Max delay <async>                            -> posedge ICE_SCK$SB_IO_OUT_$glb_clk: 1.75 ns
Info: Max delay <async>                            -> posedge clk_$glb_clk              : 1.75 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT_$glb_clk -> posedge clk_$glb_clk              : 2.20 ns
Info: Max delay posedge clk_$glb_clk               -> <async>                           : 11.01 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 17321,  20549) |****+
Info: [ 20549,  23777) |****+
Info: [ 23777,  27005) |***********************************************+
Info: [ 27005,  30233) |*****************************************************+
Info: [ 30233,  33461) |***+
Info: [ 33461,  36689) |***+
Info: [ 36689,  39917) |+
Info: [ 39917,  43145) | 
Info: [ 43145,  46373) |**+
Info: [ 46373,  49601) |*****+
Info: [ 49601,  52829) |*********************************************************+
Info: [ 52829,  56057) |***********+
Info: [ 56057,  59285) |*******************************+
Info: [ 59285,  62513) |********+
Info: [ 62513,  65741) |**************+
Info: [ 65741,  68969) |************************************************************ 
Info: [ 68969,  72197) |************+
Info: [ 72197,  75425) |***********+
Info: [ 75425,  78653) |***********************************+
Info: [ 78653,  81881) |******************************************************+
95 warnings, 0 errors
