Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 10 23:22:50 2022
| Host         : DESKTOP-JI6E2KE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             340 |           45 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+
|                  Clock Signal                 |          Enable Signal          |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG                                |                                 |                                           |                1 |              2 |
|  ota/debouncer_inst/clk_divider_inst/Qbar_reg |                                 |                                           |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                          |                                 |                                           |                9 |             24 |
|  CLK100MHZ_IBUF_BUFG                          |                                 | clk_20k/J_MIC3_Pin1_OBUF                  |                3 |             24 |
| ~clk6p25m_BUFG                                |                                 | btnC_IBUF                                 |                4 |             34 |
| ~clk6p25m_BUFG                                | od/delay[0]_i_1_n_0             | btnC_IBUF                                 |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG                          |                                 | clk_20k/clear                             |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                          |                                 | clk_6p25/clear                            |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                          |                                 | ota/debouncer_inst/clk_divider_inst/clear |                8 |             64 |
| ~clk6p25m_BUFG                                | od/FSM_onehot_state[31]_i_1_n_0 | btnC_IBUF                                 |               10 |             64 |
| ~clk6p25m_BUFG                                |                                 | od/spi_word[39]_i_1_n_0                   |               14 |             90 |
+-----------------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+


