# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SerialManager.srcs/sources_1/new/edge_detector.vhd" \
"../../../../SerialManager.srcs/sim_1/new/edge_detector_sim.vhd" \

# Do not sort compile order
nosort
