
*** Running vivado
    with args -log system_vga_vga_ip_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_vga_vga_ip_0_2.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_vga_vga_ip_0_2.tcl -notrace
Command: synth_design -top system_vga_vga_ip_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 399.457 ; gain = 99.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_vga_vga_ip_0_2' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ip/system_vga_vga_ip_0_2/synth/system_vga_vga_ip_0_2.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vga_ip_v1_0' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0.vhd:5' bound to instance 'U0' of component 'vga_ip_v1_0' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ip/system_vga_vga_ip_0_2/synth/system_vga_vga_ip_0_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'vga_ip_v1_0' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vga_ip_v1_0_S00_AXI' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:5' bound to instance 'vga_ip_v1_0_S00_AXI_inst' of component 'vga_ip_v1_0_S00_AXI' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'vga_ip_v1_0_S00_AXI' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:357]
INFO: [Synth 8-638] synthesizing module 'top_level_vga' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/top_level_vga.vhd:45]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:34' bound to instance 'SYNC_VGA' of component 'vga_sync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/top_level_vga.vhd:77]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:46]
INFO: [Synth 8-3491] module 'vga_contador_horizontal' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:7' bound to instance 'CONTADOR_H' of component 'vga_contador_horizontal' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:97]
INFO: [Synth 8-638] synthesizing module 'vga_contador_horizontal' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:20]
	Parameter CONTADOR_HOR_VIDEO_ON bound to: 1600 - type: integer 
	Parameter BITS_CONTADOR_H bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_contador_horizontal' (1#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:20]
INFO: [Synth 8-3491] module 'vga_generador_hsync' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_genenador_hsync.vhd:7' bound to instance 'GEN_SYNC_H' of component 'vga_generador_hsync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:98]
INFO: [Synth 8-638] synthesizing module 'vga_generador_hsync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_genenador_hsync.vhd:24]
	Parameter CONTADOR_HOR_VIDEO_ON bound to: 1600 - type: integer 
	Parameter BITS_CONTADOR_H bound to: 11 - type: integer 
	Parameter VALUE_COUNTER_FALLING_EDGE bound to: 1312 - type: integer 
	Parameter VALUE_COUNTER_RISING_EDGE bound to: 1504 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_generador_hsync' (2#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_genenador_hsync.vhd:24]
INFO: [Synth 8-3491] module 'vga_contador_vertical' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_vertical.vhd:7' bound to instance 'CONTADOR_V' of component 'vga_contador_vertical' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:99]
INFO: [Synth 8-638] synthesizing module 'vga_contador_vertical' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_vertical.vhd:21]
	Parameter CONTADOR_VER_VIDEO_ON bound to: 524 - type: integer 
	Parameter BITS_CONTADOR_V bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_contador_vertical' (3#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_vertical.vhd:21]
INFO: [Synth 8-3491] module 'vga_generador_vsync' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_vsync.vhd:7' bound to instance 'GEN_SYNC_V' of component 'vga_generador_vsync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:100]
INFO: [Synth 8-638] synthesizing module 'vga_generador_vsync' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_vsync.vhd:23]
	Parameter CONTADOR_VER_VIDEO_ON bound to: 524 - type: integer 
	Parameter BITS_CONTADOR_V bound to: 10 - type: integer 
	Parameter VALUE_COUNTER_FALLING_EDGE bound to: 491 - type: integer 
	Parameter VALUE_COUNTER_RISING_EDGE bound to: 492 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_generador_vsync' (4#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_vsync.vhd:23]
INFO: [Synth 8-3491] module 'vga_generador_blank' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_blank.vhd:8' bound to instance 'GEN_BLANK' of component 'vga_generador_blank' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:101]
INFO: [Synth 8-638] synthesizing module 'vga_generador_blank' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_blank.vhd:25]
	Parameter CONTADOR_HOR_VIDEO_ON_MIN bound to: 1280 - type: integer 
	Parameter CONTADOR_HOR_VIDEO_ON_MAX bound to: 1600 - type: integer 
	Parameter BITS_CONTADOR_H bound to: 11 - type: integer 
	Parameter CONTADOR_VER_VIDEO_ON_MIN bound to: 480 - type: integer 
	Parameter CONTADOR_VER_VIDEO_ON_MAX bound to: 524 - type: integer 
	Parameter BITS_CONTADOR_V bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_generador_blank' (5#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_generador_blank.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (6#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:46]
INFO: [Synth 8-3491] module 'vga_generador_imagen' declared at 'c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_imagen.vhd:7' bound to instance 'IMAGEN' of component 'vga_generador_imagen' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/top_level_vga.vhd:78]
INFO: [Synth 8-638] synthesizing module 'vga_generador_imagen' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_imagen.vhd:28]
	Parameter BITS_CONTADOR_H bound to: 11 - type: integer 
	Parameter CONTADOR_HOR_VIDEO_ON_MAX bound to: 1600 - type: integer 
	Parameter BITS_CONTADOR_V bound to: 10 - type: integer 
	Parameter CONTADOR_VER_VIDEO_ON_MAX bound to: 524 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_generador_imagen' (7#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_imagen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_level_vga' (8#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/project_1/project_1.srcs/sources_1/new/top_level_vga.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'vga_ip_v1_0_S00_AXI' (9#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'vga_ip_v1_0' (10#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ipshared/816b/hdl/vga_ip_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'system_vga_vga_ip_0_2' (11#1) [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/sources_1/bd/system_vga/ip/system_vga_vga_ip_0_2/synth/system_vga_vga_ip_0_2.vhd:87]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[9]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[8]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[7]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[6]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[5]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[4]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[3]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[2]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[1]
WARNING: [Synth 8-3331] design vga_generador_imagen has unconnected port vctrl[0]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 455.207 ; gain = 155.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 455.207 ; gain = 155.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 455.207 ; gain = 155.062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 776.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 776.551 ; gain = 476.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 776.551 ; gain = 476.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 776.551 ; gain = 476.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 776.551 ; gain = 476.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_contador_horizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module vga_generador_hsync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vga_contador_vertical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_generador_vsync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vga_generador_imagen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module vga_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_vga_vga_ip_0_2 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/vga_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/vga_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/vga_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/vga_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/vga_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_vga_vga_ip_0_2.
INFO: [Synth 8-3332] Sequential element (U0/vga_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_vga_vga_ip_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 776.551 ; gain = 476.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:18 . Memory (MB): peak = 780.559 ; gain = 480.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:18 . Memory (MB): peak = 780.707 ; gain = 480.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:18 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[2] with 1st driver pin 'i_134/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[2] with 2nd driver pin 'i_133/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[1] with 1st driver pin 'i_130/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[1] with 2nd driver pin 'i_94/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[0] with 1st driver pin 'i_132/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/vga_ip_v1_0_S00_AXI_inst/U1/IMAGEN/color[0] with 2nd driver pin 'i_131/O' [c:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.srcs/Codigos/VGA/Sources/vga_contador_horizontal.vhd:34]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    11|
|3     |LUT3 |    10|
|4     |LUT4 |    26|
|5     |LUT5 |    16|
|6     |LUT6 |    69|
|7     |FDCE |    26|
|8     |FDPE |     2|
|9     |FDRE |   167|
|10    |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   332|
|2     |  U0                         |vga_ip_v1_0             |   332|
|3     |    vga_ip_v1_0_S00_AXI_inst |vga_ip_v1_0_S00_AXI     |   332|
|4     |      U1                     |top_level_vga           |   103|
|5     |        IMAGEN               |vga_generador_imagen    |     3|
|6     |        SYNC_VGA             |vga_sync                |   100|
|7     |          CONTADOR_H         |vga_contador_horizontal |    67|
|8     |          CONTADOR_V         |vga_contador_vertical   |    31|
|9     |          GEN_SYNC_H         |vga_generador_hsync     |     1|
|10    |          GEN_SYNC_V         |vga_generador_vsync     |     1|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 793.086 ; gain = 171.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 793.086 ; gain = 492.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 23 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 802.605 ; gain = 513.961
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/MyS/Systems/system_vga/system_vga/system_vga.runs/system_vga_vga_ip_0_2_synth_1/system_vga_vga_ip_0_2.dcp' has been generated.
