Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 13 15:54:06 2025
| Host         : Mohit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISC_V_Top_timing_summary_routed.rpt -pb RISC_V_Top_timing_summary_routed.pb -rpx RISC_V_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : RISC_V_Top
| Device       : 7k160ti-fbv676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.503        0.000                      0                   62        0.157        0.000                      0                   62        4.650        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.503        0.000                      0                   62        0.157        0.000                      0                   62        4.650        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.964ns (65.016%)  route 0.519ns (34.984%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.126    fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.292 r  fetch_stage_inst/bpu/predicted_pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.292    fetch_stage_inst/bpu/predicted_pc1[30]
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.537    14.461    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[30]/C
                         clock pessimism              0.320    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.049    14.795    fetch_stage_inst/bpu/predicted_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.911ns (63.719%)  route 0.519ns (36.281%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.239 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.239    fetch_stage_inst/bpu/predicted_pc1[26]
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[26]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.909ns (63.669%)  route 0.519ns (36.332%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.126    fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.237 r  fetch_stage_inst/bpu/predicted_pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.237    fetch_stage_inst/bpu/predicted_pc1[29]
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.537    14.461    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[29]/C
                         clock pessimism              0.320    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.049    14.795    fetch_stage_inst/bpu/predicted_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.909ns (63.669%)  route 0.519ns (36.332%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.126    fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.237 r  fetch_stage_inst/bpu/predicted_pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.237    fetch_stage_inst/bpu/predicted_pc1[31]
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.537    14.461    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[31]/C
                         clock pessimism              0.320    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.049    14.795    fetch_stage_inst/bpu/predicted_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.894ns (63.283%)  route 0.519ns (36.717%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.222 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.222    fetch_stage_inst/bpu/predicted_pc1[28]
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[28]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.858ns (62.323%)  route 0.519ns (37.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.186 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.186    fetch_stage_inst/bpu/predicted_pc1[22]
    SLICE_X0Y18          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y18          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[22]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.856ns (62.268%)  route 0.519ns (37.732%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.184 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.184    fetch_stage_inst/bpu/predicted_pc1[25]
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[25]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.856ns (62.268%)  route 0.519ns (37.732%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.073    fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.184 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.184    fetch_stage_inst/bpu/predicted_pc1[27]
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[27]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.841ns (61.852%)  route 0.519ns (38.148%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.020 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.169 r  fetch_stage_inst/bpu/predicted_pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.169    fetch_stage_inst/bpu/predicted_pc1[24]
    SLICE_X0Y18          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.538    14.462    fetch_stage_inst/bpu/CLK
    SLICE_X0Y18          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[24]/C
                         clock pessimism              0.320    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.049    14.796    fetch_stage_inst/bpu/predicted_pc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.805ns (60.814%)  route 0.519ns (39.186%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[6]/Q
                         net (fo=2, routed)           0.519     5.551    fetch_stage_inst/bpu/pc_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.861 r  fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    fetch_stage_inst/bpu/predicted_pc_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.914 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.967 r  fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    fetch_stage_inst/bpu/predicted_pc_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.133 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.133    fetch_stage_inst/bpu/predicted_pc1[18]
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    10.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165    12.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539    14.463    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[18]/C
                         clock pessimism              0.320    14.783    
                         clock uncertainty           -0.035    14.748    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.049    14.797    fetch_stage_inst/bpu/predicted_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  8.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.859%)  route 0.109ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/bpu/CLK
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     2.010 r  fetch_stage_inst/bpu/predicted_pc_reg[12]/Q
                         net (fo=1, routed)           0.109     2.119    fetch_stage_inst/predicted_pc[12]
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.951     2.469    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[12]/C
                         clock pessimism             -0.548     1.921    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.041     1.962    fetch_stage_inst/predicted_pc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/bpu/CLK
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     2.010 r  fetch_stage_inst/bpu/predicted_pc_reg[10]/Q
                         net (fo=1, routed)           0.108     2.119    fetch_stage_inst/predicted_pc[10]
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.951     2.469    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[10]/C
                         clock pessimism             -0.548     1.921    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.040     1.961    fetch_stage_inst/predicted_pc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.717%)  route 0.110ns (52.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/bpu/CLK
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     2.010 r  fetch_stage_inst/bpu/predicted_pc_reg[11]/Q
                         net (fo=1, routed)           0.110     2.120    fetch_stage_inst/predicted_pc[11]
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.951     2.469    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[11]/C
                         clock pessimism             -0.548     1.921    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.038     1.959    fetch_stage_inst/predicted_pc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.179ns (73.698%)  route 0.064ns (26.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  fetch_stage_inst/predicted_pc_reg_reg[11]/Q
                         net (fo=2, routed)           0.064     2.074    fetch_stage_inst/bpu/pc_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.153 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.153    fetch_stage_inst/bpu/predicted_pc1[11]
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.951     2.469    fetch_stage_inst/bpu/CLK
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[11]/C
                         clock pessimism             -0.548     1.921    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.071     1.992    fetch_stage_inst/bpu/predicted_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.203ns (76.063%)  route 0.064ns (23.937%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  fetch_stage_inst/predicted_pc_reg_reg[11]/Q
                         net (fo=2, routed)           0.064     2.074    fetch_stage_inst/bpu/pc_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     2.177 r  fetch_stage_inst/bpu/predicted_pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    fetch_stage_inst/bpu/predicted_pc1[12]
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.951     2.469    fetch_stage_inst/bpu/CLK
    SLICE_X0Y15          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[12]/C
                         clock pessimism             -0.548     1.921    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.071     1.992    fetch_stage_inst/bpu/predicted_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.712     1.909    fetch_stage_inst/bpu/CLK
    SLICE_X0Y16          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.100     2.009 r  fetch_stage_inst/bpu/predicted_pc_reg[14]/Q
                         net (fo=1, routed)           0.148     2.158    fetch_stage_inst/predicted_pc[14]
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.950     2.468    fetch_stage_inst/CLK
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[14]/C
                         clock pessimism             -0.548     1.920    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.038     1.958    fetch_stage_inst/predicted_pc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.708     1.905    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.100     2.005 r  fetch_stage_inst/bpu/predicted_pc_reg[30]/Q
                         net (fo=1, routed)           0.148     2.154    fetch_stage_inst/predicted_pc[30]
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[30]/C
                         clock pessimism             -0.548     1.916    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.038     1.954    fetch_stage_inst/predicted_pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fetch_stage_inst/bpu/predicted_pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.713     1.910    fetch_stage_inst/bpu/CLK
    SLICE_X0Y13          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.100     2.010 r  fetch_stage_inst/bpu/predicted_pc_reg[2]/Q
                         net (fo=1, routed)           0.148     2.159    fetch_stage_inst/predicted_pc[2]
    SLICE_X1Y13          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.952     2.470    fetch_stage_inst/CLK
    SLICE_X1Y13          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[2]/C
                         clock pessimism             -0.549     1.921    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.038     1.959    fetch_stage_inst/predicted_pc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.177ns (59.806%)  route 0.119ns (40.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.709     1.906    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     2.006 r  fetch_stage_inst/predicted_pc_reg_reg[28]/Q
                         net (fo=2, routed)           0.119     2.125    fetch_stage_inst/bpu/pc_reg[27]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.202 r  fetch_stage_inst/bpu/predicted_pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    fetch_stage_inst/bpu/predicted_pc1[28]
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.947     2.465    fetch_stage_inst/bpu/CLK
    SLICE_X0Y19          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[28]/C
                         clock pessimism             -0.548     1.917    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.071     1.988    fetch_stage_inst/bpu/predicted_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.177ns (59.806%)  route 0.119ns (40.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.711     1.908    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  fetch_stage_inst/predicted_pc_reg_reg[20]/Q
                         net (fo=2, routed)           0.119     2.127    fetch_stage_inst/bpu/pc_reg[19]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.204 r  fetch_stage_inst/bpu/predicted_pc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    fetch_stage_inst/bpu/predicted_pc1[20]
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.949     2.467    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[20]/C
                         clock pessimism             -0.548     1.919    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.071     1.990    fetch_stage_inst/bpu/predicted_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    fetch_stage_inst/predicted_pc_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    fetch_stage_inst/predicted_pc_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y15    fetch_stage_inst/predicted_pc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    fetch_stage_inst/predicted_pc_reg_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.032ns  (logic 2.607ns (64.648%)  route 1.425ns (35.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.670     4.803    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.223     5.026 r  fetch_stage_inst/predicted_pc_reg_reg[31]/Q
                         net (fo=2, routed)           1.425     6.451    current_pc_OBUF[31]
    AB26                 OBUF (Prop_obuf_I_O)         2.384     8.835 r  current_pc_OBUF[31]_inst/O
                         net (fo=0)                   0.000     8.835    current_pc[31]
    AB26                                                              r  current_pc[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 2.605ns (64.828%)  route 1.413ns (35.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.678     4.811    fetch_stage_inst/CLK
    SLICE_X1Y13          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.223     5.034 r  fetch_stage_inst/predicted_pc_reg_reg[4]/Q
                         net (fo=2, routed)           1.413     6.447    current_pc_OBUF[4]
    AD25                 OBUF (Prop_obuf_I_O)         2.382     8.830 r  current_pc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.830    current_pc[4]
    AD25                                                              r  current_pc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 2.587ns (64.584%)  route 1.419ns (35.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.678     4.811    fetch_stage_inst/CLK
    SLICE_X1Y13          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.223     5.034 r  fetch_stage_inst/predicted_pc_reg_reg[2]/Q
                         net (fo=3, routed)           1.419     6.453    current_pc_OBUF[2]
    AE22                 OBUF (Prop_obuf_I_O)         2.364     8.817 r  current_pc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.817    current_pc[2]
    AE22                                                              r  current_pc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.005ns  (logic 2.606ns (65.086%)  route 1.398ns (34.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.678     4.811    fetch_stage_inst/CLK
    SLICE_X1Y13          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.223     5.034 r  fetch_stage_inst/predicted_pc_reg_reg[3]/Q
                         net (fo=2, routed)           1.398     6.432    current_pc_OBUF[3]
    AE25                 OBUF (Prop_obuf_I_O)         2.383     8.815 r  current_pc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.815    current_pc[3]
    AE25                                                              r  current_pc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.001ns  (logic 2.621ns (65.506%)  route 1.380ns (34.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.675     4.808    fetch_stage_inst/CLK
    SLICE_X1Y15          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.223     5.031 r  fetch_stage_inst/predicted_pc_reg_reg[9]/Q
                         net (fo=2, routed)           1.380     6.411    current_pc_OBUF[9]
    AF25                 OBUF (Prop_obuf_I_O)         2.398     8.809 r  current_pc_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.809    current_pc[9]
    AF25                                                              r  current_pc[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.973ns  (logic 2.616ns (65.846%)  route 1.357ns (34.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[7]/Q
                         net (fo=2, routed)           1.357     6.389    current_pc_OBUF[7]
    AE26                 OBUF (Prop_obuf_I_O)         2.393     8.782 r  current_pc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.782    current_pc[7]
    AE26                                                              r  current_pc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.959ns  (logic 2.594ns (65.507%)  route 1.366ns (34.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.671     4.804    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223     5.027 r  fetch_stage_inst/predicted_pc_reg_reg[27]/Q
                         net (fo=2, routed)           1.366     6.393    current_pc_OBUF[27]
    AB24                 OBUF (Prop_obuf_I_O)         2.371     8.763 r  current_pc_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.763    current_pc[27]
    AB24                                                              r  current_pc[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 2.610ns (65.947%)  route 1.348ns (34.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.670     4.803    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.223     5.026 r  fetch_stage_inst/predicted_pc_reg_reg[30]/Q
                         net (fo=2, routed)           1.348     6.374    current_pc_OBUF[30]
    AC26                 OBUF (Prop_obuf_I_O)         2.387     8.761 r  current_pc_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.761    current_pc[30]
    AC26                                                              r  current_pc[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 2.605ns (66.031%)  route 1.340ns (33.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.676     4.809    fetch_stage_inst/CLK
    SLICE_X1Y14          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.223     5.032 r  fetch_stage_inst/predicted_pc_reg_reg[5]/Q
                         net (fo=2, routed)           1.340     6.372    current_pc_OBUF[5]
    AF23                 OBUF (Prop_obuf_I_O)         2.382     8.754 r  current_pc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.754    current_pc[5]
    AF23                                                              r  current_pc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.949ns  (logic 2.603ns (65.921%)  route 1.346ns (34.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.040    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.671     4.804    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223     5.027 r  fetch_stage_inst/predicted_pc_reg_reg[28]/Q
                         net (fo=2, routed)           1.346     6.373    current_pc_OBUF[28]
    Y26                  OBUF (Prop_obuf_I_O)         2.380     8.753 r  current_pc_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.753    current_pc[28]
    Y26                                                               r  current_pc[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.395ns (83.095%)  route 0.284ns (16.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.711     1.908    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  fetch_stage_inst/predicted_pc_reg_reg[17]/Q
                         net (fo=2, routed)           0.284     2.292    current_pc_OBUF[17]
    AD24                 OBUF (Prop_obuf_I_O)         1.295     3.587 r  current_pc_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.587    current_pc[17]
    AD24                                                              r  current_pc[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.374ns (80.740%)  route 0.328ns (19.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.712     1.909    fetch_stage_inst/CLK
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  fetch_stage_inst/predicted_pc_reg_reg[14]/Q
                         net (fo=2, routed)           0.328     2.337    current_pc_OBUF[14]
    AB21                 OBUF (Prop_obuf_I_O)         1.274     3.611 r  current_pc_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.611    current_pc[14]
    AB21                                                              r  current_pc[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.379ns (80.988%)  route 0.324ns (19.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.712     1.909    fetch_stage_inst/CLK
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  fetch_stage_inst/predicted_pc_reg_reg[16]/Q
                         net (fo=2, routed)           0.324     2.333    current_pc_OBUF[16]
    AB22                 OBUF (Prop_obuf_I_O)         1.279     3.611 r  current_pc_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.611    current_pc[16]
    AB22                                                              r  current_pc[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.395ns (81.058%)  route 0.326ns (18.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.711     1.908    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  fetch_stage_inst/predicted_pc_reg_reg[18]/Q
                         net (fo=2, routed)           0.326     2.334    current_pc_OBUF[18]
    AD23                 OBUF (Prop_obuf_I_O)         1.295     3.628 r  current_pc_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.628    current_pc[18]
    AD23                                                              r  current_pc[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.363ns (78.812%)  route 0.367ns (21.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.711     1.908    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  fetch_stage_inst/predicted_pc_reg_reg[19]/Q
                         net (fo=2, routed)           0.367     2.375    current_pc_OBUF[19]
    Y21                  OBUF (Prop_obuf_I_O)         1.263     3.638 r  current_pc_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.638    current_pc[19]
    Y21                                                               r  current_pc[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.376ns (78.852%)  route 0.369ns (21.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.710     1.907    fetch_stage_inst/CLK
    SLICE_X1Y18          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  fetch_stage_inst/predicted_pc_reg_reg[23]/Q
                         net (fo=2, routed)           0.369     2.376    current_pc_OBUF[23]
    AA22                 OBUF (Prop_obuf_I_O)         1.276     3.652 r  current_pc_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.652    current_pc[23]
    AA22                                                              r  current_pc[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.378ns (78.945%)  route 0.368ns (21.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.712     1.909    fetch_stage_inst/CLK
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  fetch_stage_inst/predicted_pc_reg_reg[15]/Q
                         net (fo=2, routed)           0.368     2.377    current_pc_OBUF[15]
    AC22                 OBUF (Prop_obuf_I_O)         1.278     3.655 r  current_pc_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.655    current_pc[15]
    AC22                                                              r  current_pc[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.373ns (78.650%)  route 0.373ns (21.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.712     1.909    fetch_stage_inst/CLK
    SLICE_X1Y16          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  fetch_stage_inst/predicted_pc_reg_reg[13]/Q
                         net (fo=2, routed)           0.373     2.382    current_pc_OBUF[13]
    AC21                 OBUF (Prop_obuf_I_O)         1.273     3.655 r  current_pc_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.655    current_pc[13]
    AC21                                                              r  current_pc[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.390ns (79.101%)  route 0.367ns (20.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.710     1.907    fetch_stage_inst/CLK
    SLICE_X1Y18          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  fetch_stage_inst/predicted_pc_reg_reg[21]/Q
                         net (fo=2, routed)           0.367     2.374    current_pc_OBUF[21]
    AC24                 OBUF (Prop_obuf_I_O)         1.290     3.664 r  current_pc_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.664    current_pc[21]
    AC24                                                              r  current_pc[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_stage_inst/predicted_pc_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pc[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.375ns (77.367%)  route 0.402ns (22.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.710     1.907    fetch_stage_inst/CLK
    SLICE_X1Y18          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  fetch_stage_inst/predicted_pc_reg_reg[24]/Q
                         net (fo=2, routed)           0.402     2.409    current_pc_OBUF[24]
    Y22                  OBUF (Prop_obuf_I_O)         1.275     3.684 r  current_pc_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.684    current_pc[24]
    Y22                                                               r  current_pc[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.746ns (31.279%)  route 1.639ns (68.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.639     2.385    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y17          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.746ns (31.279%)  route 1.639ns (68.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.639     2.385    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y17          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.746ns (31.279%)  route 1.639ns (68.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.639     2.385    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y17          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.746ns (31.279%)  route 1.639ns (68.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.639     2.385    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y17          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/bpu/CLK
    SLICE_X0Y17          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.746ns (31.307%)  route 1.637ns (68.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.637     2.383    fetch_stage_inst/AR[0]
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.746ns (31.307%)  route 1.637ns (68.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.637     2.383    fetch_stage_inst/AR[0]
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.746ns (31.307%)  route 1.637ns (68.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.637     2.383    fetch_stage_inst/AR[0]
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.746ns (31.307%)  route 1.637ns (68.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.637     2.383    fetch_stage_inst/AR[0]
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.539     4.463    fetch_stage_inst/CLK
    SLICE_X1Y17          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.746ns (31.594%)  route 1.615ns (68.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.615     2.361    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y13          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.543     4.467    fetch_stage_inst/bpu/CLK
    SLICE_X0Y13          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.746ns (31.594%)  route 1.615ns (68.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.746     0.746 f  rst_IBUF_inst/O
                         net (fo=62, routed)          1.615     2.361    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y13          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.543     4.467    fetch_stage_inst/bpu/CLK
    SLICE_X0Y13          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.088ns (14.079%)  route 0.537ns (85.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.537     0.625    fetch_stage_inst/AR[0]
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.088ns (14.079%)  route 0.537ns (85.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.537     0.625    fetch_stage_inst/AR[0]
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.088ns (14.079%)  route 0.537ns (85.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.537     0.625    fetch_stage_inst/AR[0]
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/CLK
    SLICE_X1Y20          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.088ns (14.032%)  route 0.539ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 f  rst_IBUF_inst/O
                         net (fo=62, routed)          0.539     0.628    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y20          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.088ns (14.032%)  route 0.539ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 f  rst_IBUF_inst/O
                         net (fo=62, routed)          0.539     0.628    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y20          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/bpu/predicted_pc_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.088ns (14.032%)  route 0.539ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 f  rst_IBUF_inst/O
                         net (fo=62, routed)          0.539     0.628    fetch_stage_inst/bpu/AR[0]
    SLICE_X0Y20          FDCE                                         f  fetch_stage_inst/bpu/predicted_pc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.946     2.464    fetch_stage_inst/bpu/CLK
    SLICE_X0Y20          FDCE                                         r  fetch_stage_inst/bpu/predicted_pc_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.088ns (13.132%)  route 0.582ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.582     0.671    fetch_stage_inst/AR[0]
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.947     2.465    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.088ns (13.132%)  route 0.582ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.582     0.671    fetch_stage_inst/AR[0]
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.947     2.465    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.088ns (13.132%)  route 0.582ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.582     0.671    fetch_stage_inst/AR[0]
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.947     2.465    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fetch_stage_inst/predicted_pc_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.088ns (13.132%)  route 0.582ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W24                  IBUF (Prop_ibuf_I_O)         0.088     0.088 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.582     0.671    fetch_stage_inst/AR[0]
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.947     2.465    fetch_stage_inst/CLK
    SLICE_X1Y19          FDRE                                         r  fetch_stage_inst/predicted_pc_reg_reg[28]/C





