

================================================================
== Vitis HLS Report for 'TrotterUnitFinal'
================================================================
* Date:           Wed Aug 25 10:39:37 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       15|  3.333 ns|  49.995 ns|    1|   15|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%logRandNumber_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandNumber"   --->   Operation 17 'read' 'logRandNumber_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dHTunnel_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dHTunnel"   --->   Operation 18 'read' 'dHTunnel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Beta"   --->   Operation 19 'read' 'Beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%downSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin"   --->   Operation 20 'read' 'downSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%upSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin"   --->   Operation 21 'read' 'upSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dH_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH"   --->   Operation 22 'read' 'dH_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%iSpin_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %iSpin"   --->   Operation 23 'read' 'iSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iPack_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %iPack"   --->   Operation 24 'read' 'iPack_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage"   --->   Operation 25 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset"   --->   Operation 26 'read' 't_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%iSpin_cast = zext i4 %iSpin_read"   --->   Operation 27 'zext' 'iSpin_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%t_offset_cast = zext i2 %t_offset_read"   --->   Operation 28 'zext' 't_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.64ns)   --->   "%icmp_ln106 = icmp_ult  i13 %stage_read, i13 %t_offset_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:106]   --->   Operation 29 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node inside)   --->   "%xor_ln106 = xor i1 %icmp_ln106, i1 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:106]   --->   Operation 30 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:106]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.64ns)   --->   "%icmp_ln106_1 = icmp_ugt  i13 %or_ln, i13 %stage_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:106]   --->   Operation 32 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%inside = and i1 %xor_ln106, i1 %icmp_ln106_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:106]   --->   Operation 33 'and' 'inside' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %inside, void %._crit_edge, void %branch1_ifconv" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:107]   --->   Operation 34 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.12ns)   --->   "%xor_ln1049 = xor i1 %upSpin_read, i1 %downSpin_read"   --->   Operation 35 'xor' 'xor_ln1049' <Predicate = (inside)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [12/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 36 'fdiv' 'div' <Predicate = (inside)> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 37 [7/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 37 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 38 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [11/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 39 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 40 [6/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 40 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 41 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [10/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 43 [5/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 43 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 44 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [9/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 45 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 46 [4/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 46 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 47 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [8/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 48 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 49 [3/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 49 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 50 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [7/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 51 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 52 [2/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 52 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 53 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [6/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 55 [1/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:118]   --->   Operation 55 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:120]   --->   Operation 56 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [5/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 57 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%xor_ln1049_1 = xor i1 %xor_ln1049, i1 1"   --->   Operation 58 'xor' 'xor_ln1049_1' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%and_ln117 = and i1 %upSpin_read, i1 %xor_ln1049_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 59 'and' 'and_ln117' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%select_ln117 = select i1 %and_ln117, i32 %sub, i32 %add4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 60 'select' 'select_ln117' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1049 = select i1 %xor_ln1049, i32 %dH_read, i32 %select_ln117"   --->   Operation 61 'select' 'select_ln1049' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 62 [4/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 62 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 63 [4/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 63 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [3/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 64 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 65 [3/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 65 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [2/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 66 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %iPack_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:113]   --->   Operation 67 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%trotters_addr = getelementptr i16 %trotters, i64 0, i64 %zext_ln113"   --->   Operation 68 'getelementptr' 'trotters_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [2/2] (1.17ns)   --->   "%p_Val2_s = load i8 %trotters_addr"   --->   Operation 69 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 70 [2/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 70 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 71 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 72 [1/2] (1.17ns)   --->   "%p_Val2_s = load i8 %trotters_addr"   --->   Operation 72 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i4 %iSpin_read"   --->   Operation 73 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %zext_ln819"   --->   Operation 74 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 75 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.87>
ST_14 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln127 = bitcast i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:127]   --->   Operation 76 'bitcast' 'bitcast_ln127' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%xor_ln127 = xor i32 %bitcast_ln127, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:127]   --->   Operation 77 'xor' 'xor_ln127' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln127_1 = bitcast i32 %xor_ln127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:127]   --->   Operation 78 'bitcast' 'bitcast_ln127_1' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.22ns) (out node of the LUT)   --->   "%dHTmp_1 = select i1 %p_Result_1, i32 %bitcast_ln127_1, i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:126]   --->   Operation 79 'select' 'dHTmp_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %dHTmp_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 80 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln131, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 81 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i32 %bitcast_ln131" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 82 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 83 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln131_1, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i32 %bitcast_ln131_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 85 'trunc' 'trunc_ln131_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln131 = icmp_ne  i8 %tmp, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 86 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.75ns)   --->   "%icmp_ln131_1 = icmp_eq  i23 %trunc_ln131, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 87 'icmp' 'icmp_ln131_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.58ns)   --->   "%icmp_ln131_2 = icmp_ne  i8 %tmp_1, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 88 'icmp' 'icmp_ln131_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.75ns)   --->   "%icmp_ln131_3 = icmp_eq  i23 %trunc_ln131_1, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 89 'icmp' 'icmp_ln131_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 90 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.77>
ST_15 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%or_ln131 = or i1 %icmp_ln131_1, i1 %icmp_ln131" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 91 'or' 'or_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%or_ln131_1 = or i1 %icmp_ln131_3, i1 %icmp_ln131_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 92 'or' 'or_ln131_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%and_ln131 = and i1 %or_ln131, i1 %or_ln131_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 93 'and' 'and_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 94 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln131_1 = and i1 %and_ln131, i1 %tmp_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 95 'and' 'and_ln131_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %and_ln131_1, void %._crit_edge, void %branch0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 96 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.12ns)   --->   "%p_Repl2_s = xor i1 %p_Result_1, i1 1"   --->   Operation 97 'xor' 'p_Repl2_s' <Predicate = (and_ln131_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %p_Val2_s, i32 %iSpin_cast, i1 %p_Repl2_s"   --->   Operation 98 'bitset' 'p_Result_s' <Predicate = (and_ln131_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.17>
ST_16 : Operation 99 [1/1] (1.17ns)   --->   "%store_ln838 = store i16 %p_Result_s, i8 %trotters_addr"   --->   Operation 99 'store' 'store_ln838' <Predicate = (inside & and_ln131_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln133 = br void %._crit_edge" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:133]   --->   Operation 100 'br' 'br_ln133' <Predicate = (inside & and_ln131_1)> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:134]   --->   Operation 101 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iPack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trotters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ downSpin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dHTunnel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logRandNumber]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
logRandNumber_read (read          ) [ 00111111111110000]
dHTunnel_read      (read          ) [ 00111111100000000]
Beta_read          (read          ) [ 00111111111110000]
downSpin_read      (read          ) [ 00000000000000000]
upSpin_read        (read          ) [ 00111111110000000]
dH_read            (read          ) [ 00111111110000000]
iSpin_read         (read          ) [ 00111111111111000]
iPack_read         (read          ) [ 00111111111110000]
stage_read         (read          ) [ 00000000000000000]
t_offset_read      (read          ) [ 00000000000000000]
iSpin_cast         (zext          ) [ 00111111111111110]
t_offset_cast      (zext          ) [ 00000000000000000]
icmp_ln106         (icmp          ) [ 00000000000000000]
xor_ln106          (xor           ) [ 00000000000000000]
or_ln              (bitconcatenate) [ 00000000000000000]
icmp_ln106_1       (icmp          ) [ 00000000000000000]
inside             (and           ) [ 01111111111111111]
br_ln107           (br            ) [ 00000000000000000]
xor_ln1049         (xor           ) [ 00111111110000000]
sub                (fsub          ) [ 00000000010000000]
add4               (fadd          ) [ 00000000010000000]
xor_ln1049_1       (xor           ) [ 00000000000000000]
and_ln117          (and           ) [ 00000000000000000]
select_ln117       (select        ) [ 00000000000000000]
select_ln1049      (select        ) [ 00000000001111000]
zext_ln113         (zext          ) [ 00000000000000000]
trotters_addr      (getelementptr ) [ 00000000000001111]
div                (fdiv          ) [ 00000000000001110]
p_Val2_s           (load          ) [ 00000000000000110]
zext_ln819         (zext          ) [ 00000000000000000]
p_Result_1         (bitselect     ) [ 00000000000000110]
dHTmp              (fmul          ) [ 00000000000000100]
bitcast_ln127      (bitcast       ) [ 00000000000000000]
xor_ln127          (xor           ) [ 00000000000000000]
bitcast_ln127_1    (bitcast       ) [ 00000000000000000]
dHTmp_1            (select        ) [ 00000000000000010]
bitcast_ln131      (bitcast       ) [ 00000000000000000]
tmp                (partselect    ) [ 00000000000000000]
trunc_ln131        (trunc         ) [ 00000000000000000]
bitcast_ln131_1    (bitcast       ) [ 00000000000000000]
tmp_1              (partselect    ) [ 00000000000000000]
trunc_ln131_1      (trunc         ) [ 00000000000000000]
icmp_ln131         (icmp          ) [ 00000000000000010]
icmp_ln131_1       (icmp          ) [ 00000000000000010]
icmp_ln131_2       (icmp          ) [ 00000000000000010]
icmp_ln131_3       (icmp          ) [ 00000000000000010]
or_ln131           (or            ) [ 00000000000000000]
or_ln131_1         (or            ) [ 00000000000000000]
and_ln131          (and           ) [ 00000000000000000]
tmp_2              (fcmp          ) [ 00000000000000000]
and_ln131_1        (and           ) [ 00000000000000011]
br_ln131           (br            ) [ 00000000000000000]
p_Repl2_s          (xor           ) [ 00000000000000000]
p_Result_s         (bitset        ) [ 00000000000000001]
store_ln838        (store         ) [ 00000000000000000]
br_ln133           (br            ) [ 00000000000000000]
ret_ln134          (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iPack">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iPack"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="iSpin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iSpin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trotters">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trotters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dH">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dH"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="upSpin">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upSpin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="downSpin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="downSpin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Beta">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Beta"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dHTunnel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="logRandNumber">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logRandNumber"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="logRandNumber_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logRandNumber_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dHTunnel_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dHTunnel_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Beta_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Beta_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="downSpin_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="downSpin_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="upSpin_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="upSpin_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dH_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dH_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="iSpin_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iSpin_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="iPack_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iPack_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="stage_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="13" slack="0"/>
<pin id="111" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trotters_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trotters_addr/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/12 store_ln838/16 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dHTmp/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="iSpin_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iSpin_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_offset_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_offset_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln106_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln106_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln106_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="0" index="1" bw="13" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="inside_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inside/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln1049_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln1049_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="8"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049_1/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="and_ln117_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="8"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln117_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln1049_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="8"/>
<pin id="220" dir="0" index="1" bw="32" slack="8"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1049/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln113_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="11"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln819_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="12"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln127_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln127_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bitcast_ln127_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_1/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dHTmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dHTmp_1/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bitcast_ln131_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln131_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln131_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_1/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln131_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131_1/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln131_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/14 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln131_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="23" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131_1/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln131_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131_2/14 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln131_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131_3/14 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln131_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="1"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln131/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln131_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln131_1/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln131_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln131/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln131_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln131_1/15 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Repl2_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_s/15 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="2"/>
<pin id="346" dir="0" index="2" bw="4" slack="14"/>
<pin id="347" dir="0" index="3" bw="1" slack="0"/>
<pin id="348" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/15 "/>
</bind>
</comp>

<comp id="351" class="1005" name="logRandNumber_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="logRandNumber_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="dHTunnel_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTunnel_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="Beta_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Beta_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="upSpin_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="8"/>
<pin id="369" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="upSpin_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="dH_read_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dH_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="iSpin_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="12"/>
<pin id="381" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="iSpin_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="iPack_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="11"/>
<pin id="386" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="iPack_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="iSpin_cast_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="14"/>
<pin id="391" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="iSpin_cast "/>
</bind>
</comp>

<comp id="394" class="1005" name="inside_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="15"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inside "/>
</bind>
</comp>

<comp id="398" class="1005" name="xor_ln1049_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="xor_ln1049 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sub_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="409" class="1005" name="add4_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="414" class="1005" name="select_ln1049_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1049 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trotters_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trotters_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="div_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_Val2_s_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="2"/>
<pin id="432" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_Result_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="dHTmp_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTmp "/>
</bind>
</comp>

<comp id="447" class="1005" name="dHTmp_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dHTmp_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="icmp_ln131_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln131_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln131_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln131_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln131_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="icmp_ln131_3_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln131_3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="and_ln131_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln131_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_Result_s_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="60" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="96" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="114" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="108" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="114" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="108" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="170" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="84" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="78" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="127" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="259" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="277" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="263" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="273" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="280" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="290" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="330"><net_src comp="318" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="152" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="343" pin=3"/></net>

<net id="354"><net_src comp="60" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="359"><net_src comp="66" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="365"><net_src comp="72" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="370"><net_src comp="84" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="375"><net_src comp="90" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="382"><net_src comp="96" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="387"><net_src comp="102" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="392"><net_src comp="156" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="397"><net_src comp="190" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="196" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="407"><net_src comp="133" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="412"><net_src comp="137" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="417"><net_src comp="218" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="422"><net_src comp="120" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="427"><net_src comp="146" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="433"><net_src comp="127" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="438"><net_src comp="231" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="444"><net_src comp="141" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="450"><net_src comp="252" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="455"><net_src comp="294" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="460"><net_src comp="300" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="465"><net_src comp="306" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="470"><net_src comp="312" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="475"><net_src comp="332" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="343" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trotters | {16 }
 - Input state : 
	Port: TrotterUnitFinal : t_offset | {1 }
	Port: TrotterUnitFinal : stage | {1 }
	Port: TrotterUnitFinal : iPack | {1 }
	Port: TrotterUnitFinal : iSpin | {1 }
	Port: TrotterUnitFinal : trotters | {12 13 }
	Port: TrotterUnitFinal : dH | {1 }
	Port: TrotterUnitFinal : upSpin | {1 }
	Port: TrotterUnitFinal : downSpin | {1 }
	Port: TrotterUnitFinal : Beta | {1 }
	Port: TrotterUnitFinal : dHTunnel | {1 }
	Port: TrotterUnitFinal : logRandNumber | {1 }
  - Chain level:
	State 1
		icmp_ln106 : 1
		xor_ln106 : 2
		icmp_ln106_1 : 1
		inside : 2
		br_ln107 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		select_ln1049 : 1
	State 10
	State 11
	State 12
		trotters_addr : 1
		p_Val2_s : 2
	State 13
		p_Result_1 : 1
	State 14
		xor_ln127 : 1
		bitcast_ln127_1 : 1
		dHTmp_1 : 2
		bitcast_ln131 : 3
		tmp : 4
		trunc_ln131 : 4
		tmp_1 : 1
		trunc_ln131_1 : 1
		icmp_ln131 : 5
		icmp_ln131_1 : 5
		icmp_ln131_2 : 2
		icmp_ln131_3 : 2
		tmp_2 : 3
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_133          |    2    |   318   |   198   |
|          |           grp_fu_137          |    2    |   318   |   198   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_141          |    3    |   143   |    78   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln117_fu_212      |    0    |    0    |    32   |
|  select  |      select_ln1049_fu_218     |    0    |    0    |    32   |
|          |         dHTmp_1_fu_252        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln106_fu_164       |    0    |    0    |    12   |
|          |      icmp_ln106_1_fu_184      |    0    |    0    |    12   |
|   icmp   |       icmp_ln131_fu_294       |    0    |    0    |    11   |
|          |      icmp_ln131_1_fu_300      |    0    |    0    |    16   |
|          |      icmp_ln131_2_fu_306      |    0    |    0    |    11   |
|          |      icmp_ln131_3_fu_312      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln106_fu_170       |    0    |    0    |    2    |
|          |       xor_ln1049_fu_196       |    0    |    0    |    2    |
|    xor   |      xor_ln1049_1_fu_202      |    0    |    0    |    2    |
|          |        xor_ln127_fu_242       |    0    |    0    |    32   |
|          |        p_Repl2_s_fu_338       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         inside_fu_190         |    0    |    0    |    2    |
|    and   |        and_ln117_fu_207       |    0    |    0    |    2    |
|          |        and_ln131_fu_326       |    0    |    0    |    2    |
|          |       and_ln131_1_fu_332      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln131_fu_318        |    0    |    0    |    2    |
|          |       or_ln131_1_fu_322       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | logRandNumber_read_read_fu_60 |    0    |    0    |    0    |
|          |    dHTunnel_read_read_fu_66   |    0    |    0    |    0    |
|          |      Beta_read_read_fu_72     |    0    |    0    |    0    |
|          |    downSpin_read_read_fu_78   |    0    |    0    |    0    |
|   read   |     upSpin_read_read_fu_84    |    0    |    0    |    0    |
|          |       dH_read_read_fu_90      |    0    |    0    |    0    |
|          |     iSpin_read_read_fu_96     |    0    |    0    |    0    |
|          |     iPack_read_read_fu_102    |    0    |    0    |    0    |
|          |     stage_read_read_fu_108    |    0    |    0    |    0    |
|          |   t_offset_read_read_fu_114   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_146          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_152          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       iSpin_cast_fu_156       |    0    |    0    |    0    |
|   zext   |      t_offset_cast_fu_160     |    0    |    0    |    0    |
|          |       zext_ln113_fu_224       |    0    |    0    |    0    |
|          |       zext_ln819_fu_228       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_176         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|       p_Result_1_fu_231       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_263          |    0    |    0    |    0    |
|          |          tmp_1_fu_280         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln131_fu_273      |    0    |    0    |    0    |
|          |      trunc_ln131_1_fu_290     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  bitset  |       p_Result_s_fu_343       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    7    |   779   |   700   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Beta_read_reg_362    |   32   |
|       add4_reg_409       |   32   |
|    and_ln131_1_reg_472   |    1   |
|      dHTmp_1_reg_447     |   32   |
|       dHTmp_reg_441      |   32   |
|   dHTunnel_read_reg_356  |   32   |
|      dH_read_reg_372     |   32   |
|        div_reg_424       |   32   |
|    iPack_read_reg_384    |    8   |
|    iSpin_cast_reg_389    |   32   |
|    iSpin_read_reg_379    |    4   |
|   icmp_ln131_1_reg_457   |    1   |
|   icmp_ln131_2_reg_462   |    1   |
|   icmp_ln131_3_reg_467   |    1   |
|    icmp_ln131_reg_452    |    1   |
|      inside_reg_394      |    1   |
|logRandNumber_read_reg_351|   32   |
|    p_Result_1_reg_435    |    1   |
|    p_Result_s_reg_476    |   16   |
|     p_Val2_s_reg_430     |   16   |
|   select_ln1049_reg_414  |   32   |
|        sub_reg_404       |   32   |
|   trotters_addr_reg_419  |    8   |
|    upSpin_read_reg_367   |    1   |
|    xor_ln1049_reg_398    |    1   |
+--------------------------+--------+
|           Total          |   413  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_146    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_146    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_152    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   779  |   700  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    1   |  1192  |   736  |
+-----------+--------+--------+--------+--------+
