// Seed: 3299546614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1
    , id_9,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6
    , id_10,
    output supply1 id_7
);
  assign id_9 = 1;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10
  );
endmodule
