// Seed: 3749167343
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  logic id_5 = id_0;
  wire  id_6;
  always @(posedge 1) $clog2(77);
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    input supply1 id_11,
    output wor id_12,
    output tri0 id_13,
    output uwire id_14,
    output wire id_15
);
  localparam id_17 = -1;
  integer id_18;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_14
  );
  assign modCall_1.id_0 = 0;
  wire id_19;
endmodule
