<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/Clock_12_288Mhz_audio_pll_0_audio_pll.vo"
   type="VERILOG"
   library="audio_pll" />
 <file
   path="simulation/submodules/Clock_12_288Mhz_audio_pll_0.vhd"
   type="VHDL"
   library="audio_pll_0" />
 <file path="simulation/Clock_12_288Mhz.vhd" type="VHDL" />
 <topLevel name="Clock_12_288Mhz" />
 <deviceFamily name="cyclonev" />
</simPackage>
