#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e5e1cb9cd80 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x5e5e1cbd3930_0 .net "bfout", 17 0, v0x5e5e1cbd1e50_0;  1 drivers
v0x5e5e1cbd3a10_0 .var "clk", 0 0;
v0x5e5e1cbd3ad0_0 .net "debug_state", 1 0, L_0x5e5e1cba6f70;  1 drivers
v0x5e5e1cbd3b70_0 .var "reset", 0 0;
v0x5e5e1cbd3c10_0 .var "start", 0 0;
v0x5e5e1cbd3d50_0 .net "valid", 0 0, v0x5e5e1cbd3420_0;  1 drivers
S_0x5e5e1cb9c160 .scope module, "top_mod" "top_bf" 2 30, 3 1 0, S_0x5e5e1cb9cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /OUTPUT 18 "beamformed_output";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 2 "debug_state";
P_0x5e5e1cb8d150 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cb8d190 .param/l "DONE" 1 3 24, C4<11>;
P_0x5e5e1cb8d1d0 .param/l "IDLE" 1 3 21, C4<00>;
P_0x5e5e1cb8d210 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x5e5e1cb8d250 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5e5e1cb8d290 .param/l "SUMMING" 1 3 23, C4<10>;
P_0x5e5e1cb8d2d0 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x5e5e1cb8d310 .param/l "WAIT_DELAY" 1 3 22, C4<01>;
L_0x5e5e1cba6f70 .functor BUFZ 2, v0x5e5e1cbd2d90_0, C4<00>, C4<00>, C4<00>;
L_0x5e5e1cb9a930 .functor BUFZ 1, L_0x5e5e1cbe7b30, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbd20f0_0 .net *"_ivl_4", 31 0, L_0x5e5e1cbe7bd0;  1 drivers
L_0x7347e9e3d5b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbd21f0_0 .net *"_ivl_7", 28 0, L_0x7347e9e3d5b8;  1 drivers
L_0x7347e9e3d600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbd22d0_0 .net/2u *"_ivl_8", 31 0, L_0x7347e9e3d600;  1 drivers
v0x5e5e1cbd2390_0 .net "beamformed_output", 17 0, v0x5e5e1cbd1e50_0;  alias, 1 drivers
v0x5e5e1cbd2480_0 .var "channel_counter", 2 0;
v0x5e5e1cbd2540_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  1 drivers
v0x5e5e1cbd25e0_0 .net "debug_state", 1 0, L_0x5e5e1cba6f70;  alias, 1 drivers
v0x5e5e1cbd26c0_0 .net "delayed_flat", 63 0, L_0x5e5e1cbe7700;  1 drivers
v0x5e5e1cbd27d0_0 .net "enable", 0 0, L_0x5e5e1cbe7b30;  1 drivers
v0x5e5e1cbd2870_0 .net "inc_count", 0 0, L_0x5e5e1cb9a930;  1 drivers
v0x5e5e1cbd2910_0 .var "next_state", 1 0;
v0x5e5e1cbd29b0_0 .net "ready", 0 0, v0x5e5e1cbcf820_0;  1 drivers
v0x5e5e1cbd2a80_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  1 drivers
v0x5e5e1cbd2b20_0 .var "rf_data", 63 0;
v0x5e5e1cbd2bf0_0 .net "start", 0 0, v0x5e5e1cbd3c10_0;  1 drivers
v0x5e5e1cbd2cc0_0 .var "start_sum", 0 0;
v0x5e5e1cbd2d90_0 .var "state", 1 0;
v0x5e5e1cbd2f40_0 .var "sum_en", 0 0;
v0x5e5e1cbd3010_0 .net "summ_valid", 0 0, v0x5e5e1cbd1f30_0;  1 drivers
v0x5e5e1cbd30e0_0 .net "val1", 15 0, v0x5e5e1cbd0cf0_0;  1 drivers
v0x5e5e1cbd31b0_0 .net "val2", 15 0, v0x5e5e1cbd0dd0_0;  1 drivers
v0x5e5e1cbd3280_0 .net "val3", 15 0, v0x5e5e1cbd0eb0_0;  1 drivers
v0x5e5e1cbd3350_0 .net "val4", 15 0, v0x5e5e1cbd0f90_0;  1 drivers
v0x5e5e1cbd3420_0 .var "valid", 0 0;
v0x5e5e1cbd34c0_0 .net "valid_b", 3 0, L_0x5e5e1cbe7a20;  1 drivers
v0x5e5e1cbd3590_0 .net "valid_bu", 0 0, L_0x5e5e1cbe7e00;  1 drivers
L_0x7347e9e3d648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbd3630_0 .net "x_f", 15 0, L_0x7347e9e3d648;  1 drivers
L_0x7347e9e3d690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbd36d0_0 .net "z_f", 15 0, L_0x7347e9e3d690;  1 drivers
E_0x5e5e1cb77ad0/0 .event edge, v0x5e5e1cbd2d90_0, v0x5e5e1cbcf980_0, v0x5e5e1cbcf820_0, v0x5e5e1cbcfbf0_0;
E_0x5e5e1cb77ad0/1 .event edge, v0x5e5e1cbd0cf0_0, v0x5e5e1cbd0dd0_0, v0x5e5e1cbd0eb0_0, v0x5e5e1cbd0f90_0;
E_0x5e5e1cb77ad0 .event/or E_0x5e5e1cb77ad0/0, E_0x5e5e1cb77ad0/1;
L_0x5e5e1cbe7bd0 .concat [ 3 29 0 0], v0x5e5e1cbd2480_0, L_0x7347e9e3d5b8;
L_0x5e5e1cbe7cc0 .cmp/eq 32, L_0x5e5e1cbe7bd0, L_0x7347e9e3d600;
L_0x5e5e1cbe7e00 .part L_0x5e5e1cbe7a20, 0, 1;
S_0x5e5e1cb91a30 .scope module, "delay_ctrl" "delay_con" 3 69, 4 1 0, S_0x5e5e1cb9c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "enable";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5e5e1caf0cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1caf0d30 .param/l "DONE" 1 4 28, +C4<00000000000000000000000000000110>;
P_0x5e5e1caf0d70 .param/l "IDLE" 1 4 27, +C4<00000000000000000000000000000000>;
P_0x5e5e1caf0db0 .param/l "INCREMENT" 1 4 28, +C4<00000000000000000000000000000101>;
P_0x5e5e1caf0df0 .param/l "LOAD_COORD" 1 4 27, +C4<00000000000000000000000000000001>;
P_0x5e5e1caf0e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x5e5e1caf0e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5e5e1caf0eb0 .param/l "START_CALC" 1 4 27, +C4<00000000000000000000000000000010>;
P_0x5e5e1caf0ef0 .param/l "STORE" 1 4 28, +C4<00000000000000000000000000000100>;
P_0x5e5e1caf0f30 .param/l "WAIT_VALID" 1 4 28, +C4<00000000000000000000000000000011>;
L_0x5e5e1cbe7a20 .functor BUFZ 4, L_0x5e5e1cbe7520, C4<0000>, C4<0000>, C4<0000>;
v0x5e5e1cbcef90_0 .var "calc_start", 0 0;
v0x5e5e1cbcf060_0 .var "channel_idx", 1 0;
v0x5e5e1cbcf130_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbcf200_0 .net "delay_out", 7 0, v0x5e5e1cbc6b10_0;  1 drivers
v0x5e5e1cbcf2d0 .array "delay_values", 3 0, 7 0;
v0x5e5e1cbcf480_0 .net "delayed_flat", 63 0, L_0x5e5e1cbe7700;  alias, 1 drivers
v0x5e5e1cbcf520_0 .net "din_flat", 63 0, v0x5e5e1cbd2b20_0;  1 drivers
v0x5e5e1cbcf5c0_0 .net "enable", 0 0, L_0x5e5e1cbe7b30;  alias, 1 drivers
v0x5e5e1cbcf660_0 .var "enable_buff", 3 0;
v0x5e5e1cbcf740_0 .var "next_state", 2 0;
v0x5e5e1cbcf820_0 .var "ready", 0 0;
v0x5e5e1cbcf8e0_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbcf980_0 .net "start", 0 0, v0x5e5e1cbd3c10_0;  alias, 1 drivers
v0x5e5e1cbcfa40_0 .var "state", 2 0;
v0x5e5e1cbcfb20_0 .net "valid", 0 0, v0x5e5e1cbc6bf0_0;  1 drivers
v0x5e5e1cbcfbf0_0 .net "valid_b", 3 0, L_0x5e5e1cbe7a20;  alias, 1 drivers
v0x5e5e1cbcfcb0_0 .net "valid_buff", 3 0, L_0x5e5e1cbe7520;  1 drivers
v0x5e5e1cbcfea0_0 .net "x_f", 15 0, L_0x7347e9e3d648;  alias, 1 drivers
v0x5e5e1cbcff90_0 .net "x_i", 15 0, v0x5e5e1cb9aa90_0;  1 drivers
v0x5e5e1cbd0030_0 .net "z_f", 15 0, L_0x7347e9e3d690;  alias, 1 drivers
v0x5e5e1cbd00f0_0 .net "z_i", 15 0, v0x5e5e1cb903d0_0;  1 drivers
E_0x5e5e1cb77c50 .event edge, v0x5e5e1cbcfa40_0, v0x5e5e1cbcf980_0, v0x5e5e1cbc6bf0_0, v0x5e5e1cb87460_0;
L_0x5e5e1cbd4720 .part v0x5e5e1cbcf660_0, 0, 1;
L_0x5e5e1cbd47c0 .part v0x5e5e1cbcf660_0, 0, 1;
L_0x5e5e1cbd48b0 .part v0x5e5e1cbd2b20_0, 0, 16;
L_0x5e5e1cbe54f0 .part v0x5e5e1cbcf660_0, 1, 1;
L_0x5e5e1cbe55c0 .part v0x5e5e1cbcf660_0, 1, 1;
L_0x5e5e1cbe56f0 .part v0x5e5e1cbd2b20_0, 16, 16;
L_0x5e5e1cbe6230 .part v0x5e5e1cbcf660_0, 2, 1;
L_0x5e5e1cbe62d0 .part v0x5e5e1cbcf660_0, 2, 1;
L_0x5e5e1cbe63c0 .part v0x5e5e1cbd2b20_0, 32, 16;
L_0x5e5e1cbe6fd0 .part v0x5e5e1cbcf660_0, 3, 1;
L_0x5e5e1cbe70d0 .part v0x5e5e1cbcf660_0, 3, 1;
L_0x5e5e1cbe7280 .part v0x5e5e1cbd2b20_0, 48, 16;
L_0x5e5e1cbe7520 .concat8 [ 1 1 1 1], L_0x5e5e1cbd45e0, L_0x5e5e1cbe5400, L_0x5e5e1cbe60f0, L_0x5e5e1cbe6e90;
L_0x5e5e1cbe7700 .concat8 [ 16 16 16 16], L_0x5e5e1cb955d0, L_0x5e5e1cb90270, L_0x5e5e1cb8ab20, L_0x5e5e1cbe7320;
L_0x5e5e1cbe7b30 .reduce/and v0x5e5e1cbcf660_0;
S_0x5e5e1cb96e00 .scope module, "coord_inst" "coord_rom" 4 88, 5 1 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x5e5e1cbaa910 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5e5e1cbaa950 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x5e5e1cb87460_0 .net "addr", 1 0, v0x5e5e1cbcf060_0;  1 drivers
v0x5e5e1cb9ca30_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cb9aa90_0 .var "x_out", 15 0;
v0x5e5e1cb95730 .array "x_rom", 3 0, 15 0;
v0x5e5e1cb903d0_0 .var "z_out", 15 0;
v0x5e5e1cb8ac80 .array "z_rom", 3 0, 15 0;
E_0x5e5e1cb14a70 .event posedge, v0x5e5e1cb9ca30_0;
S_0x5e5e1cbc4f90 .scope module, "delay_calc_inst" "delay_calc" 4 96, 6 1 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5e5e1caf2c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5e5e1caf2c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5e5e1caf2cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5e5e1caf2d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5e5e1caf2d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5e5e1caf2d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5e5e1caf2dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5e5e1cbe79b0 .functor BUFZ 4, v0x5e5e1cbc74b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5e5e1cbc68f0_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbc69b0_0 .net "csv", 3 0, L_0x5e5e1cba5180;  1 drivers
v0x5e5e1cbc6a70_0 .net "debug_state", 3 0, L_0x5e5e1cbe79b0;  1 drivers
v0x5e5e1cbc6b10_0 .var "delay_out", 7 0;
v0x5e5e1cbc6bf0_0 .var "done", 0 0;
v0x5e5e1cbc6d00_0 .var "dx", 15 0;
v0x5e5e1cbc6de0_0 .var "dx2", 31 0;
v0x5e5e1cbc6ec0_0 .var "dz", 15 0;
v0x5e5e1cbc6fa0_0 .var "dz2", 31 0;
v0x5e5e1cbc7110_0 .var "enable", 0 0;
v0x5e5e1cbc71b0_0 .var "next_state", 3 0;
v0x5e5e1cbc7270_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbc7340_0 .net "sqrt_out", 15 0, v0x5e5e1cbc5e40_0;  1 drivers
v0x5e5e1cbc7410_0 .net "start", 0 0, v0x5e5e1cbcef90_0;  1 drivers
v0x5e5e1cbc74b0_0 .var "state", 3 0;
v0x5e5e1cbc7590_0 .var "sum_sq", 31 0;
v0x5e5e1cbc7680_0 .net "valid", 0 0, v0x5e5e1cbc6550_0;  1 drivers
v0x5e5e1cbc7750_0 .net "x_f", 15 0, L_0x7347e9e3d648;  alias, 1 drivers
v0x5e5e1cbc77f0_0 .net "x_i", 15 0, v0x5e5e1cb9aa90_0;  alias, 1 drivers
v0x5e5e1cbc78e0_0 .net "z_f", 15 0, L_0x7347e9e3d690;  alias, 1 drivers
v0x5e5e1cbc79a0_0 .net "z_i", 15 0, v0x5e5e1cb903d0_0;  alias, 1 drivers
E_0x5e5e1cbaf2a0 .event edge, v0x5e5e1cbc74b0_0, v0x5e5e1cbc7410_0, v0x5e5e1cbc6550_0;
S_0x5e5e1cbc5570 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5e5e1cbc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e5e1caf29d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5e5e1caf2a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5e5e1caf2a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5e5e1caf2a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5e5e1caf2ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5e5e1caf2b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5e5e1caf2b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5e5e1cba5180 .functor BUFZ 4, v0x5e5e1cbc6390_0, C4<0000>, C4<0000>, C4<0000>;
v0x5e5e1cb9cad0_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbc5c90_0 .net "cstate", 3 0, L_0x5e5e1cba5180;  alias, 1 drivers
v0x5e5e1cbc5d50_0 .net "din", 31 0, v0x5e5e1cbc7590_0;  1 drivers
v0x5e5e1cbc5e40_0 .var "dout", 15 0;
v0x5e5e1cbc5f20_0 .net "enable", 0 0, v0x5e5e1cbc7110_0;  1 drivers
v0x5e5e1cbc6030_0 .var "iter", 3 0;
v0x5e5e1cbc6110_0 .var "next_state", 3 0;
v0x5e5e1cbc61f0_0 .var "quotient", 15 0;
v0x5e5e1cbc62d0_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbc6390_0 .var "state", 3 0;
v0x5e5e1cbc6470_0 .var "sum", 16 0;
v0x5e5e1cbc6550_0 .var "valid", 0 0;
v0x5e5e1cbc6610_0 .var "y_curr", 15 0;
v0x5e5e1cbc66f0_0 .var "y_next", 15 0;
E_0x5e5e1cbaf840 .event posedge, v0x5e5e1cbc62d0_0, v0x5e5e1cb9ca30_0;
E_0x5e5e1cbc5be0 .event edge, v0x5e5e1cbc6390_0, v0x5e5e1cbc6030_0;
S_0x5e5e1cbc7c10 .scope generate, "sample_array[0]" "sample_array[0]" 4 111, 4 111 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
P_0x5e5e1cbc7df0 .param/l "i" 0 4 111, +C4<00>;
L_0x5e5e1cb955d0 .functor BUFZ 16, L_0x5e5e1cbd4320, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e5e1cbc9300_0 .net *"_ivl_1", 0 0, L_0x5e5e1cbd47c0;  1 drivers
v0x5e5e1cbc9400_0 .net *"_ivl_2", 15 0, L_0x5e5e1cbd48b0;  1 drivers
L_0x7347e9e3d138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc94e0_0 .net/2u *"_ivl_3", 15 0, L_0x7347e9e3d138;  1 drivers
v0x5e5e1cbc95a0_0 .net *"_ivl_9", 15 0, L_0x5e5e1cb955d0;  1 drivers
v0x5e5e1cbc9680_0 .net "dout_i", 15 0, L_0x5e5e1cbd4320;  1 drivers
L_0x5e5e1cbe4a00 .functor MUXZ 16, L_0x7347e9e3d138, L_0x5e5e1cbd48b0, L_0x5e5e1cbd47c0, C4<>;
S_0x5e5e1cbc7eb0 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e5e1cbc7c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e5e1cb8c4f0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e5e1cb8c530 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cb8c570 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7347e9e3d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc82c0_0 .net *"_ivl_11", 1 0, L_0x7347e9e3d060;  1 drivers
v0x5e5e1cbc83c0_0 .net *"_ivl_14", 0 0, L_0x5e5e1cbd44b0;  1 drivers
L_0x7347e9e3d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc8480_0 .net/2u *"_ivl_16", 0 0, L_0x7347e9e3d0a8;  1 drivers
L_0x7347e9e3d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc8570_0 .net/2u *"_ivl_18", 0 0, L_0x7347e9e3d0f0;  1 drivers
L_0x7347e9e3d018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc8650_0 .net/2u *"_ivl_2", 7 0, L_0x7347e9e3d018;  1 drivers
v0x5e5e1cbc8780_0 .net *"_ivl_4", 0 0, L_0x5e5e1cbd3fd0;  1 drivers
v0x5e5e1cbc8840_0 .net *"_ivl_6", 15 0, L_0x5e5e1cbd40c0;  1 drivers
v0x5e5e1cbc8920_0 .net *"_ivl_8", 9 0, L_0x5e5e1cbd4160;  1 drivers
v0x5e5e1cbc8a00 .array "buffer", 255 0, 15 0;
v0x5e5e1cbc8ac0_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbcf2d0_0 .array/port v0x5e5e1cbcf2d0, 0;
v0x5e5e1cbc8b60_0 .net "delay", 7 0, v0x5e5e1cbcf2d0_0;  1 drivers
v0x5e5e1cbc8c40_0 .net "din", 15 0, L_0x5e5e1cbe4a00;  1 drivers
v0x5e5e1cbc8d20_0 .net "dout", 15 0, L_0x5e5e1cbd4320;  alias, 1 drivers
v0x5e5e1cbc8e00_0 .net "enable", 0 0, L_0x5e5e1cbd4720;  1 drivers
v0x5e5e1cbc8ec0_0 .net "read_ptr", 7 0, L_0x5e5e1cbd3ee0;  1 drivers
v0x5e5e1cbc8fa0_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbc9040_0 .net "valid", 0 0, L_0x5e5e1cbd45e0;  1 drivers
v0x5e5e1cbc9100_0 .var "write_ptr", 7 0;
L_0x5e5e1cbd3ee0 .arith/sub 8, v0x5e5e1cbc9100_0, v0x5e5e1cbcf2d0_0;
L_0x5e5e1cbd3fd0 .cmp/eq 8, v0x5e5e1cbcf2d0_0, L_0x7347e9e3d018;
L_0x5e5e1cbd40c0 .array/port v0x5e5e1cbc8a00, L_0x5e5e1cbd4160;
L_0x5e5e1cbd4160 .concat [ 8 2 0 0], L_0x5e5e1cbd3ee0, L_0x7347e9e3d060;
L_0x5e5e1cbd4320 .functor MUXZ 16, L_0x5e5e1cbd40c0, L_0x5e5e1cbe4a00, L_0x5e5e1cbd3fd0, C4<>;
L_0x5e5e1cbd44b0 .cmp/ge 8, v0x5e5e1cbc9100_0, v0x5e5e1cbcf2d0_0;
L_0x5e5e1cbd45e0 .functor MUXZ 1, L_0x7347e9e3d0f0, L_0x7347e9e3d0a8, L_0x5e5e1cbd44b0, C4<>;
S_0x5e5e1cbc9790 .scope generate, "sample_array[1]" "sample_array[1]" 4 111, 4 111 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
P_0x5e5e1cbc9970 .param/l "i" 0 4 111, +C4<01>;
L_0x5e5e1cb90270 .functor BUFZ 16, L_0x5e5e1cbe5020, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e5e1cbcb0e0_0 .net *"_ivl_1", 0 0, L_0x5e5e1cbe55c0;  1 drivers
v0x5e5e1cbcb1e0_0 .net *"_ivl_2", 15 0, L_0x5e5e1cbe56f0;  1 drivers
L_0x7347e9e3d2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcb2c0_0 .net/2u *"_ivl_3", 15 0, L_0x7347e9e3d2a0;  1 drivers
v0x5e5e1cbcb380_0 .net *"_ivl_9", 15 0, L_0x5e5e1cb90270;  1 drivers
v0x5e5e1cbcb460_0 .net "dout_i", 15 0, L_0x5e5e1cbe5020;  1 drivers
L_0x5e5e1cbe57d0 .functor MUXZ 16, L_0x7347e9e3d2a0, L_0x5e5e1cbe56f0, L_0x5e5e1cbe55c0, C4<>;
S_0x5e5e1cbc9a50 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e5e1cbc9790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e5e1cbc9c30 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e5e1cbc9c70 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cbc9cb0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7347e9e3d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbc9f00_0 .net *"_ivl_11", 1 0, L_0x7347e9e3d1c8;  1 drivers
v0x5e5e1cbca000_0 .net *"_ivl_14", 0 0, L_0x5e5e1cbe51b0;  1 drivers
L_0x7347e9e3d210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbca0c0_0 .net/2u *"_ivl_16", 0 0, L_0x7347e9e3d210;  1 drivers
L_0x7347e9e3d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbca1b0_0 .net/2u *"_ivl_18", 0 0, L_0x7347e9e3d258;  1 drivers
L_0x7347e9e3d180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbca290_0 .net/2u *"_ivl_2", 7 0, L_0x7347e9e3d180;  1 drivers
v0x5e5e1cbca3c0_0 .net *"_ivl_4", 0 0, L_0x5e5e1cbe4cd0;  1 drivers
v0x5e5e1cbca480_0 .net *"_ivl_6", 15 0, L_0x5e5e1cbe4dc0;  1 drivers
v0x5e5e1cbca560_0 .net *"_ivl_8", 9 0, L_0x5e5e1cbe4e60;  1 drivers
v0x5e5e1cbca640 .array "buffer", 255 0, 15 0;
v0x5e5e1cbca700_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbcf2d0_1 .array/port v0x5e5e1cbcf2d0, 1;
v0x5e5e1cbca830_0 .net "delay", 7 0, v0x5e5e1cbcf2d0_1;  1 drivers
v0x5e5e1cbca910_0 .net "din", 15 0, L_0x5e5e1cbe57d0;  1 drivers
v0x5e5e1cbca9f0_0 .net "dout", 15 0, L_0x5e5e1cbe5020;  alias, 1 drivers
v0x5e5e1cbcaad0_0 .net "enable", 0 0, L_0x5e5e1cbe54f0;  1 drivers
v0x5e5e1cbcab90_0 .net "read_ptr", 7 0, L_0x5e5e1cbe4be0;  1 drivers
v0x5e5e1cbcac70_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbcad10_0 .net "valid", 0 0, L_0x5e5e1cbe5400;  1 drivers
v0x5e5e1cbcaee0_0 .var "write_ptr", 7 0;
L_0x5e5e1cbe4be0 .arith/sub 8, v0x5e5e1cbcaee0_0, v0x5e5e1cbcf2d0_1;
L_0x5e5e1cbe4cd0 .cmp/eq 8, v0x5e5e1cbcf2d0_1, L_0x7347e9e3d180;
L_0x5e5e1cbe4dc0 .array/port v0x5e5e1cbca640, L_0x5e5e1cbe4e60;
L_0x5e5e1cbe4e60 .concat [ 8 2 0 0], L_0x5e5e1cbe4be0, L_0x7347e9e3d1c8;
L_0x5e5e1cbe5020 .functor MUXZ 16, L_0x5e5e1cbe4dc0, L_0x5e5e1cbe57d0, L_0x5e5e1cbe4cd0, C4<>;
L_0x5e5e1cbe51b0 .cmp/ge 8, v0x5e5e1cbcaee0_0, v0x5e5e1cbcf2d0_1;
L_0x5e5e1cbe5400 .functor MUXZ 1, L_0x7347e9e3d258, L_0x7347e9e3d210, L_0x5e5e1cbe51b0, C4<>;
S_0x5e5e1cbcb520 .scope generate, "sample_array[2]" "sample_array[2]" 4 111, 4 111 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
P_0x5e5e1cbcb700 .param/l "i" 0 4 111, +C4<010>;
L_0x5e5e1cb8ab20 .functor BUFZ 16, L_0x5e5e1cbe5da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e5e1cbcce70_0 .net *"_ivl_1", 0 0, L_0x5e5e1cbe62d0;  1 drivers
v0x5e5e1cbccf70_0 .net *"_ivl_2", 15 0, L_0x5e5e1cbe63c0;  1 drivers
L_0x7347e9e3d408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcd050_0 .net/2u *"_ivl_3", 15 0, L_0x7347e9e3d408;  1 drivers
v0x5e5e1cbcd110_0 .net *"_ivl_9", 15 0, L_0x5e5e1cb8ab20;  1 drivers
v0x5e5e1cbcd1f0_0 .net "dout_i", 15 0, L_0x5e5e1cbe5da0;  1 drivers
L_0x5e5e1cbe64f0 .functor MUXZ 16, L_0x7347e9e3d408, L_0x5e5e1cbe63c0, L_0x5e5e1cbe62d0, C4<>;
S_0x5e5e1cbcb7e0 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e5e1cbcb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e5e1cbcb9c0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e5e1cbcba00 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cbcba40 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7347e9e3d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcbc90_0 .net *"_ivl_11", 1 0, L_0x7347e9e3d330;  1 drivers
v0x5e5e1cbcbd90_0 .net *"_ivl_14", 0 0, L_0x5e5e1cbe5f30;  1 drivers
L_0x7347e9e3d378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcbe50_0 .net/2u *"_ivl_16", 0 0, L_0x7347e9e3d378;  1 drivers
L_0x7347e9e3d3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcbf40_0 .net/2u *"_ivl_18", 0 0, L_0x7347e9e3d3c0;  1 drivers
L_0x7347e9e3d2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcc020_0 .net/2u *"_ivl_2", 7 0, L_0x7347e9e3d2e8;  1 drivers
v0x5e5e1cbcc150_0 .net *"_ivl_4", 0 0, L_0x5e5e1cbe5a50;  1 drivers
v0x5e5e1cbcc210_0 .net *"_ivl_6", 15 0, L_0x5e5e1cbe5b40;  1 drivers
v0x5e5e1cbcc2f0_0 .net *"_ivl_8", 9 0, L_0x5e5e1cbe5be0;  1 drivers
v0x5e5e1cbcc3d0 .array "buffer", 255 0, 15 0;
v0x5e5e1cbcc490_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbcf2d0_2 .array/port v0x5e5e1cbcf2d0, 2;
v0x5e5e1cbcc530_0 .net "delay", 7 0, v0x5e5e1cbcf2d0_2;  1 drivers
v0x5e5e1cbcc610_0 .net "din", 15 0, L_0x5e5e1cbe64f0;  1 drivers
v0x5e5e1cbcc6f0_0 .net "dout", 15 0, L_0x5e5e1cbe5da0;  alias, 1 drivers
v0x5e5e1cbcc7d0_0 .net "enable", 0 0, L_0x5e5e1cbe6230;  1 drivers
v0x5e5e1cbcc890_0 .net "read_ptr", 7 0, L_0x5e5e1cbe5960;  1 drivers
v0x5e5e1cbcc970_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbccaa0_0 .net "valid", 0 0, L_0x5e5e1cbe60f0;  1 drivers
v0x5e5e1cbccc70_0 .var "write_ptr", 7 0;
L_0x5e5e1cbe5960 .arith/sub 8, v0x5e5e1cbccc70_0, v0x5e5e1cbcf2d0_2;
L_0x5e5e1cbe5a50 .cmp/eq 8, v0x5e5e1cbcf2d0_2, L_0x7347e9e3d2e8;
L_0x5e5e1cbe5b40 .array/port v0x5e5e1cbcc3d0, L_0x5e5e1cbe5be0;
L_0x5e5e1cbe5be0 .concat [ 8 2 0 0], L_0x5e5e1cbe5960, L_0x7347e9e3d330;
L_0x5e5e1cbe5da0 .functor MUXZ 16, L_0x5e5e1cbe5b40, L_0x5e5e1cbe64f0, L_0x5e5e1cbe5a50, C4<>;
L_0x5e5e1cbe5f30 .cmp/ge 8, v0x5e5e1cbccc70_0, v0x5e5e1cbcf2d0_2;
L_0x5e5e1cbe60f0 .functor MUXZ 1, L_0x7347e9e3d3c0, L_0x7347e9e3d378, L_0x5e5e1cbe5f30, C4<>;
S_0x5e5e1cbcd2b0 .scope generate, "sample_array[3]" "sample_array[3]" 4 111, 4 111 0, S_0x5e5e1cb91a30;
 .timescale 0 0;
P_0x5e5e1cbcd440 .param/l "i" 0 4 111, +C4<011>;
L_0x5e5e1cbe7320 .functor BUFZ 16, L_0x5e5e1cbe6bd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e5e1cbceb50_0 .net *"_ivl_1", 0 0, L_0x5e5e1cbe70d0;  1 drivers
v0x5e5e1cbcec50_0 .net *"_ivl_2", 15 0, L_0x5e5e1cbe7280;  1 drivers
L_0x7347e9e3d570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbced30_0 .net/2u *"_ivl_3", 15 0, L_0x7347e9e3d570;  1 drivers
v0x5e5e1cbcedf0_0 .net *"_ivl_9", 15 0, L_0x5e5e1cbe7320;  1 drivers
v0x5e5e1cbceed0_0 .net "dout_i", 15 0, L_0x5e5e1cbe6bd0;  1 drivers
L_0x5e5e1cbe7390 .functor MUXZ 16, L_0x7347e9e3d570, L_0x5e5e1cbe7280, L_0x5e5e1cbe70d0, C4<>;
S_0x5e5e1cbcd520 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e5e1cbcd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e5e1cbcd700 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e5e1cbcd740 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cbcd780 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7347e9e3d498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcda00_0 .net *"_ivl_11", 1 0, L_0x7347e9e3d498;  1 drivers
v0x5e5e1cbcdb00_0 .net *"_ivl_14", 0 0, L_0x5e5e1cbe6d60;  1 drivers
L_0x7347e9e3d4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcdbc0_0 .net/2u *"_ivl_16", 0 0, L_0x7347e9e3d4e0;  1 drivers
L_0x7347e9e3d528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcdcb0_0 .net/2u *"_ivl_18", 0 0, L_0x7347e9e3d528;  1 drivers
L_0x7347e9e3d450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e5e1cbcdd90_0 .net/2u *"_ivl_2", 7 0, L_0x7347e9e3d450;  1 drivers
v0x5e5e1cbcdec0_0 .net *"_ivl_4", 0 0, L_0x5e5e1cbe6770;  1 drivers
v0x5e5e1cbcdf80_0 .net *"_ivl_6", 15 0, L_0x5e5e1cbe6860;  1 drivers
v0x5e5e1cbce060_0 .net *"_ivl_8", 9 0, L_0x5e5e1cbe6900;  1 drivers
v0x5e5e1cbce140 .array "buffer", 255 0, 15 0;
v0x5e5e1cbce200_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbcf2d0_3 .array/port v0x5e5e1cbcf2d0, 3;
v0x5e5e1cbce2a0_0 .net "delay", 7 0, v0x5e5e1cbcf2d0_3;  1 drivers
v0x5e5e1cbce380_0 .net "din", 15 0, L_0x5e5e1cbe7390;  1 drivers
v0x5e5e1cbce460_0 .net "dout", 15 0, L_0x5e5e1cbe6bd0;  alias, 1 drivers
v0x5e5e1cbce540_0 .net "enable", 0 0, L_0x5e5e1cbe6fd0;  1 drivers
v0x5e5e1cbce600_0 .net "read_ptr", 7 0, L_0x5e5e1cbe6680;  1 drivers
v0x5e5e1cbce6e0_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbce780_0 .net "valid", 0 0, L_0x5e5e1cbe6e90;  1 drivers
v0x5e5e1cbce950_0 .var "write_ptr", 7 0;
L_0x5e5e1cbe6680 .arith/sub 8, v0x5e5e1cbce950_0, v0x5e5e1cbcf2d0_3;
L_0x5e5e1cbe6770 .cmp/eq 8, v0x5e5e1cbcf2d0_3, L_0x7347e9e3d450;
L_0x5e5e1cbe6860 .array/port v0x5e5e1cbce140, L_0x5e5e1cbe6900;
L_0x5e5e1cbe6900 .concat [ 8 2 0 0], L_0x5e5e1cbe6680, L_0x7347e9e3d498;
L_0x5e5e1cbe6bd0 .functor MUXZ 16, L_0x5e5e1cbe6860, L_0x5e5e1cbe7390, L_0x5e5e1cbe6770, C4<>;
L_0x5e5e1cbe6d60 .cmp/ge 8, v0x5e5e1cbce950_0, v0x5e5e1cbcf2d0_3;
L_0x5e5e1cbe6e90 .functor MUXZ 1, L_0x7347e9e3d528, L_0x7347e9e3d4e0, L_0x5e5e1cbe6d60, C4<>;
S_0x5e5e1cbd0320 .scope module, "read_vals" "readrf_vals" 3 54, 9 1 0, S_0x5e5e1cb9c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc_count";
    .port_info 3 /OUTPUT 16 "val1";
    .port_info 4 /OUTPUT 16 "val2";
    .port_info 5 /OUTPUT 16 "val3";
    .port_info 6 /OUTPUT 16 "val4";
v0x5e5e1cbd05d0_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbd0780_0 .var "count", 15 0;
v0x5e5e1cbd0860_0 .net "inc_count", 0 0, L_0x5e5e1cb9a930;  alias, 1 drivers
v0x5e5e1cbd0900_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbd09a0 .array "rf_vals_1", 15 0, 15 0;
v0x5e5e1cbd0ab0 .array "rf_vals_2", 15 0, 15 0;
v0x5e5e1cbd0b70 .array "rf_vals_3", 15 0, 15 0;
v0x5e5e1cbd0c30 .array "rf_vals_4", 15 0, 15 0;
v0x5e5e1cbd0cf0_0 .var "val1", 15 0;
v0x5e5e1cbd0dd0_0 .var "val2", 15 0;
v0x5e5e1cbd0eb0_0 .var "val3", 15 0;
v0x5e5e1cbd0f90_0 .var "val4", 15 0;
S_0x5e5e1cbd1190 .scope module, "summation_unit" "summ_sa" 3 87, 10 1 0, S_0x5e5e1cb9c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 64 "delayed_sample";
    .port_info 5 /INPUT 1 "done_channel";
    .port_info 6 /OUTPUT 18 "sum_result";
    .port_info 7 /OUTPUT 1 "valid";
P_0x5e5e1cbd1320 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5e5e1cbd1360 .param/l "NUM_CHANNELS" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x5e5e1cbd13a0 .param/l "SUM_WIDTH" 0 10 4, +C4<000000000000000000000000000010010>;
v0x5e5e1cbd16b0_0 .net "clk", 0 0, v0x5e5e1cbd3a10_0;  alias, 1 drivers
v0x5e5e1cbd1770_0 .net "delayed_sample", 63 0, L_0x5e5e1cbe7700;  alias, 1 drivers
v0x5e5e1cbd1860_0 .net "done_channel", 0 0, L_0x5e5e1cbe7cc0;  1 drivers
v0x5e5e1cbd1930_0 .var/i "i", 31 0;
v0x5e5e1cbd19f0_0 .net "reset", 0 0, v0x5e5e1cbd3b70_0;  alias, 1 drivers
v0x5e5e1cbd1bf0_0 .net "start_sum", 0 0, v0x5e5e1cbd2cc0_0;  1 drivers
v0x5e5e1cbd1cb0_0 .var "sum", 17 0;
v0x5e5e1cbd1d90_0 .net "sum_en", 0 0, v0x5e5e1cbd2f40_0;  1 drivers
v0x5e5e1cbd1e50_0 .var "sum_result", 17 0;
v0x5e5e1cbd1f30_0 .var "valid", 0 0;
E_0x5e5e1cbaf6f0 .event edge, v0x5e5e1cbd1d90_0, v0x5e5e1cbd1cb0_0, v0x5e5e1cbcf480_0;
    .scope S_0x5e5e1cbd0320;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e5e1cbd0780_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5e5e1cbd0320;
T_1 ;
    %vpi_call 9 18 "$readmemh", "data/RF_DATA_4.txt", v0x5e5e1cbd09a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 19 "$readmemh", "data/RF_DATA_3.txt", v0x5e5e1cbd0ab0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 20 "$readmemh", "data/RF_DATA_2.txt", v0x5e5e1cbd0b70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 21 "$readmemh", "data/RF_DATA_1.txt", v0x5e5e1cbd0c30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5e5e1cbd0320;
T_2 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbd0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0f90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0780_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x5e5e1cbd0780_0;
    %load/vec4a v0x5e5e1cbd09a0, 4;
    %assign/vec4 v0x5e5e1cbd0cf0_0, 0;
    %ix/getv 4, v0x5e5e1cbd0780_0;
    %load/vec4a v0x5e5e1cbd0ab0, 4;
    %assign/vec4 v0x5e5e1cbd0dd0_0, 0;
    %ix/getv 4, v0x5e5e1cbd0780_0;
    %load/vec4a v0x5e5e1cbd0b70, 4;
    %assign/vec4 v0x5e5e1cbd0eb0_0, 0;
    %ix/getv 4, v0x5e5e1cbd0780_0;
    %load/vec4a v0x5e5e1cbd0c30, 4;
    %assign/vec4 v0x5e5e1cbd0f90_0, 0;
    %load/vec4 v0x5e5e1cbd0780_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbd0780_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5e5e1cbd0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5e5e1cbd0780_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5e5e1cbd0780_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5e5e1cbd0780_0;
    %assign/vec4 v0x5e5e1cbd0780_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e5e1cbc7eb0;
T_3 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbc8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e5e1cbc9100_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e5e1cbc8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e5e1cbc8c40_0;
    %load/vec4 v0x5e5e1cbc9100_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e5e1cbc8a00, 0, 4;
    %load/vec4 v0x5e5e1cbc9100_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e5e1cbc9100_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e5e1cbc9a50;
T_4 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbcac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e5e1cbcaee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e5e1cbcaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5e5e1cbca910_0;
    %load/vec4 v0x5e5e1cbcaee0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e5e1cbca640, 0, 4;
    %load/vec4 v0x5e5e1cbcaee0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e5e1cbcaee0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e5e1cbcb7e0;
T_5 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbcc970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e5e1cbccc70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e5e1cbcc7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5e5e1cbcc610_0;
    %load/vec4 v0x5e5e1cbccc70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e5e1cbcc3d0, 0, 4;
    %load/vec4 v0x5e5e1cbccc70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e5e1cbccc70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e5e1cbcd520;
T_6 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbce6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e5e1cbce950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e5e1cbce540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5e5e1cbce380_0;
    %load/vec4 v0x5e5e1cbce950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e5e1cbce140, 0, 4;
    %load/vec4 v0x5e5e1cbce950_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e5e1cbce950_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e5e1cb96e00;
T_7 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x5e5e1cb95730 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x5e5e1cb8ac80 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5e5e1cb96e00;
T_8 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cb87460_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e5e1cb95730, 4;
    %assign/vec4 v0x5e5e1cb9aa90_0, 0;
    %load/vec4 v0x5e5e1cb87460_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e5e1cb8ac80, 4;
    %assign/vec4 v0x5e5e1cb903d0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e5e1cbc5570;
T_9 ;
    %wait E_0x5e5e1cbc5be0;
    %load/vec4 v0x5e5e1cbc6390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5e5e1cbc6030_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e5e1cbc6110_0, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e5e1cbc5570;
T_10 ;
    %wait E_0x5e5e1cbaf840;
    %load/vec4 v0x5e5e1cbc62d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e5e1cbc6390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbc6610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbc61f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5e5e1cbc6470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e5e1cbc6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc6550_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e5e1cbc5f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5e5e1cbc6390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc6550_0, 0;
    %load/vec4 v0x5e5e1cbc5d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5e5e1cbc6610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e5e1cbc6030_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x5e5e1cbc5d50_0;
    %load/vec4 v0x5e5e1cbc6610_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5e5e1cbc61f0_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x5e5e1cbc6610_0;
    %pad/u 17;
    %load/vec4 v0x5e5e1cbc61f0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5e5e1cbc6470_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x5e5e1cbc6470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5e5e1cbc66f0_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x5e5e1cbc66f0_0;
    %assign/vec4 v0x5e5e1cbc6610_0, 0;
    %load/vec4 v0x5e5e1cbc6030_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5e5e1cbc6030_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5e5e1cbc6610_0;
    %assign/vec4 v0x5e5e1cbc5e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbc6550_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5e5e1cbc6110_0;
    %assign/vec4 v0x5e5e1cbc6390_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e5e1cbc4f90;
T_11 ;
    %wait E_0x5e5e1cbaf2a0;
    %load/vec4 v0x5e5e1cbc74b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x5e5e1cbc7410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5e5e1cbc7680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %pad/s 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e5e1cbc71b0_0, 0, 4;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e5e1cbc4f90;
T_12 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbc7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e5e1cbc74b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbc6d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e5e1cbc6ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e5e1cbc7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e5e1cbc6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc6bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc7110_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e5e1cbc74b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc6bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbc7110_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5e5e1cbc77f0_0;
    %load/vec4 v0x5e5e1cbc7750_0;
    %sub;
    %assign/vec4 v0x5e5e1cbc6d00_0, 0;
    %load/vec4 v0x5e5e1cbc79a0_0;
    %load/vec4 v0x5e5e1cbc78e0_0;
    %sub;
    %assign/vec4 v0x5e5e1cbc6ec0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5e5e1cbc6d00_0;
    %pad/u 32;
    %load/vec4 v0x5e5e1cbc6d00_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5e5e1cbc6de0_0, 0;
    %load/vec4 v0x5e5e1cbc6ec0_0;
    %pad/u 32;
    %load/vec4 v0x5e5e1cbc6ec0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5e5e1cbc6fa0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5e5e1cbc6de0_0;
    %load/vec4 v0x5e5e1cbc6fa0_0;
    %add;
    %assign/vec4 v0x5e5e1cbc7590_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbc7110_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x5e5e1cbc7340_0;
    %pad/u 8;
    %assign/vec4 v0x5e5e1cbc6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbc6bf0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5e5e1cbc71b0_0;
    %assign/vec4 v0x5e5e1cbc74b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e5e1cb91a30;
T_13 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbcf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e5e1cbcfa40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e5e1cbcf060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbcef90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbcf820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e5e1cbcf660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e5e1cbcf740_0;
    %assign/vec4 v0x5e5e1cbcfa40_0, 0;
    %load/vec4 v0x5e5e1cbcfa40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbcef90_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbcef90_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5e5e1cbcfa40_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.5, 4;
    %load/vec4 v0x5e5e1cbcf200_0;
    %load/vec4 v0x5e5e1cbcf060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e5e1cbcf2d0, 0, 4;
T_13.5 ;
    %load/vec4 v0x5e5e1cbcfa40_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.7, 4;
    %load/vec4 v0x5e5e1cbcf060_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5e5e1cbcf060_0, 0;
T_13.7 ;
    %load/vec4 v0x5e5e1cbcfa40_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_13.9, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5e5e1cbcf660_0, 0;
    %load/vec4 v0x5e5e1cbcfcb0_0;
    %and/r;
    %assign/vec4 v0x5e5e1cbcf820_0, 0;
T_13.9 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e5e1cb91a30;
T_14 ;
    %wait E_0x5e5e1cb77c50;
    %load/vec4 v0x5e5e1cbcfa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0x5e5e1cbcf980_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.10, 8;
T_14.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.10, 8;
 ; End of false expr.
    %blend;
T_14.10;
    %pad/s 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x5e5e1cbcfb20_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %pad/s 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x5e5e1cbcf060_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %pad/s 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5e5e1cbcf740_0, 0, 3;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5e5e1cbd1190;
T_15 ;
    %wait E_0x5e5e1cbaf6f0;
    %load/vec4 v0x5e5e1cbd1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5e5e1cbd1cb0_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e5e1cbd1930_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5e5e1cbd1930_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0x5e5e1cbd1cb0_0;
    %load/vec4 v0x5e5e1cbd1770_0;
    %load/vec4 v0x5e5e1cbd1930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 18;
    %add;
    %store/vec4 v0x5e5e1cbd1cb0_0, 0, 18;
    %load/vec4 v0x5e5e1cbd1930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e5e1cbd1930_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5e5e1cbd1cb0_0, 0, 18;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5e5e1cbd1190;
T_16 ;
    %wait E_0x5e5e1cbaf840;
    %load/vec4 v0x5e5e1cbd19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5e5e1cbd1e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbd1f30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5e5e1cbd1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5e5e1cbd1cb0_0;
    %assign/vec4 v0x5e5e1cbd1e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbd1f30_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbd1f30_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e5e1cb9c160;
T_17 ;
    %wait E_0x5e5e1cb14a70;
    %load/vec4 v0x5e5e1cbd2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e5e1cbd2d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e5e1cbd2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbd3420_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5e5e1cbd2910_0;
    %assign/vec4 v0x5e5e1cbd2d90_0, 0;
    %load/vec4 v0x5e5e1cbd2d90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e5e1cbd3420_0, 0;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x5e5e1cbd2480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_17.6, 5;
    %load/vec4 v0x5e5e1cbd2480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5e5e1cbd2480_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e5e1cbd3420_0, 0;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e5e1cb9c160;
T_18 ;
    %wait E_0x5e5e1cb77ad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e5e1cbd2cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e5e1cbd2f40_0, 0, 1;
    %load/vec4 v0x5e5e1cbd2d90_0;
    %store/vec4 v0x5e5e1cbd2910_0, 0, 2;
    %load/vec4 v0x5e5e1cbd2d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x5e5e1cbd2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e5e1cbd2910_0, 0, 2;
T_18.5 ;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x5e5e1cbd29b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e5e1cbd2910_0, 0, 2;
T_18.7 ;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x5e5e1cbd34c0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e5e1cbd2f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e5e1cbd2cc0_0, 0, 1;
T_18.9 ;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e5e1cbd2910_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5e5e1cbd30e0_0;
    %load/vec4 v0x5e5e1cbd31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e5e1cbd3280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e5e1cbd3350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e5e1cbd2b20_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5e5e1cb9cd80;
T_19 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e5e1cbd3a10_0, 0, 1;
T_19.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e5e1cbd3a10_0;
    %inv;
    %store/vec4 v0x5e5e1cbd3a10_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x5e5e1cb9cd80;
T_20 ;
    %vpi_call 2 18 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e5e1cb9cd80 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e5e1cbd3b70_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e5e1cbd3c10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e5e1cbd3b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e5e1cbd3c10_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/readrf_vals.v";
    "verilog/beamforming/summ_sa.v";
