#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib64/ivl/system.vpi";
:vpi_module "/usr/local/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib64/ivl/va_math.vpi";
S_0x2622ca0 .scope module, "memProcessingTB" "memProcessingTB" 2 1;
 .timescale 0 0;
v0x2654b90_0 .var "DataInA", 7 0;
v0x2654c70_0 .var "Init", 0 0;
v0x2654d30_0 .var "clk", 0 0;
v0x2654dd0_0 .var "reset", 0 0;
S_0x2622e30 .scope module, "uut" "memProcessing" 2 13, 3 29 0, S_0x2622ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Init";
    .port_info 3 /INPUT 8 "DataInA";
P_0x2623010 .param/l "COMP" 0 3 74, C4<01>;
P_0x2623050 .param/l "HALT" 0 3 75, C4<10>;
P_0x2623090 .param/l "READA" 0 3 73, C4<00>;
v0x2653c70_0 .net "DataInA", 7 0, v0x2654b90_0;  1 drivers
v0x2653d50_0 .net "Init", 0 0, v0x2654c70_0;  1 drivers
v0x2653df0_0 .net "Reset", 0 0, v0x2654dd0_0;  1 drivers
v0x2653ec0_0 .var "add_out", 7 0;
v0x2653fa0_0 .var "addr_A_to_read_write", 2 0;
v0x26540b0_0 .var "addr_B_to_read_write", 1 0;
v0x2654180_0 .net "clock", 0 0, v0x2654d30_0;  1 drivers
v0x2654270_0 .var "current_state", 1 0;
v0x2654330_0 .net "d_out_1", 7 0, v0x2611cc0_0;  1 drivers
v0x26543f0_0 .var "d_out_2", 7 0;
v0x26544b0_0 .var "data_to_write_to_B", 7 0;
v0x26545a0_0 .var "incA", 0 0;
v0x2654640_0 .var "incB", 0 0;
v0x2654700_0 .var "next_state", 1 0;
v0x26547e0_0 .var "sign", 0 0;
v0x26548a0_0 .var "sub_out", 7 0;
v0x2654980_0 .var "weA", 0 0;
v0x2654a50_0 .var "weB", 0 0;
E_0x2620d30/0 .event anyedge, v0x26543f0_0, v0x2611cc0_0, v0x26547e0_0, v0x2653ec0_0;
E_0x2620d30/1 .event anyedge, v0x26548a0_0;
E_0x2620d30 .event/or E_0x2620d30/0, E_0x2620d30/1;
E_0x2620f20 .event posedge, v0x2653df0_0, v0x260ec60_0;
E_0x2604ec0 .event anyedge, v0x2654270_0, v0x260ebc0_0, v0x260c930_0;
E_0x2617d20 .event anyedge, v0x2654270_0, v0x2653d50_0, v0x260ebc0_0, v0x260c930_0;
S_0x261fa90 .scope module, "memoryA" "mem" 3 56, 3 1 0, S_0x2622e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addr_to_read_write";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "write_enabled";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x261fc70 .param/l "Nawidth" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x261fcb0 .param/l "Ndwidth" 0 3 4, +C4<00000000000000000000000000001000>;
v0x260ebc0_0 .net "addr_to_read_write", 2 0, v0x2653fa0_0;  1 drivers
v0x260ec60_0 .net "clock", 0 0, v0x2654d30_0;  alias, 1 drivers
v0x2611c20_0 .net "data_in", 7 0, v0x2654b90_0;  alias, 1 drivers
v0x2611cc0_0 .var "data_out", 7 0;
v0x26123e0 .array "mem", 0 7, 7 0;
v0x2612480_0 .net "write_enabled", 0 0, v0x2654980_0;  1 drivers
E_0x2617bb0 .event posedge, v0x260ec60_0;
S_0x2653390 .scope module, "memoryB" "mem" 3 64, 3 1 0, S_0x2622e30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "addr_to_read_write";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "write_enabled";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x261fd50 .param/l "Nawidth" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x261fd90 .param/l "Ndwidth" 0 3 4, +C4<00000000000000000000000000001000>;
v0x260c930_0 .net "addr_to_read_write", 1 0, v0x26540b0_0;  1 drivers
v0x26537b0_0 .net "clock", 0 0, v0x2654d30_0;  alias, 1 drivers
v0x2653870_0 .net "data_in", 7 0, v0x26544b0_0;  1 drivers
v0x2653940_0 .var "data_out", 7 0;
v0x2653a00 .array "mem", 0 3, 7 0;
v0x2653b10_0 .net "write_enabled", 0 0, v0x2654a50_0;  1 drivers
    .scope S_0x261fa90;
T_0 ;
    %wait E_0x2617bb0;
    %load/vec4 v0x2612480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 18 "$display", v0x260ebc0_0 {0 0 0};
    %vpi_call 3 19 "$display", v0x2611c20_0 {0 0 0};
    %load/vec4 v0x2611c20_0;
    %load/vec4 v0x260ebc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26123e0, 0, 4;
T_0.0 ;
    %load/vec4 v0x260ebc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x26123e0, 4;
    %assign/vec4 v0x2611cc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2653390;
T_1 ;
    %wait E_0x2617bb0;
    %load/vec4 v0x2653b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 3 18 "$display", v0x260c930_0 {0 0 0};
    %vpi_call 3 19 "$display", v0x2653870_0 {0 0 0};
    %load/vec4 v0x2653870_0;
    %load/vec4 v0x260c930_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2653a00, 0, 4;
T_1.0 ;
    %load/vec4 v0x260c930_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x2653a00, 4;
    %assign/vec4 v0x2653940_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2622e30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x2622e30;
T_3 ;
    %wait E_0x2617d20;
    %load/vec4 v0x2654270_0;
    %store/vec4 v0x2654700_0, 0, 2;
    %load/vec4 v0x2654270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x2653fa0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
T_3.8 ;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x2653fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.13, 4;
    %load/vec4 v0x26540b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
T_3.12 ;
T_3.10 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2654700_0, 0, 2;
T_3.15 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2622e30;
T_4 ;
    %wait E_0x2620f20;
    %load/vec4 v0x2653df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2654270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2654700_0;
    %assign/vec4 v0x2654270_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2622e30;
T_5 ;
    %wait E_0x2604ec0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
    %load/vec4 v0x2654270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %load/vec4 v0x2653fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0x26540b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
T_5.6 ;
    %load/vec4 v0x2653fa0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v0x2653fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0x26540b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %nor/r;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
T_5.9 ;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26545a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654640_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2622e30;
T_6 ;
    %wait E_0x2620f20;
    %load/vec4 v0x2653df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2653fa0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2653fa0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x26545a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x2653fa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x2653fa0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2622e30;
T_7 ;
    %wait E_0x2620f20;
    %load/vec4 v0x2653df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26540b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26540b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x2654640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x26540b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x26540b0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2622e30;
T_8 ;
    %wait E_0x2620f20;
    %load/vec4 v0x2653df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x26543f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2653d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x26543f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x2654330_0;
    %assign/vec4 v0x26543f0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2622e30;
T_9 ;
    %wait E_0x2620d30;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2653ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26548a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26547e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26544b0_0, 0, 8;
    %load/vec4 v0x26543f0_0;
    %load/vec4 v0x2654330_0;
    %add;
    %store/vec4 v0x2653ec0_0, 0, 8;
    %load/vec4 v0x26543f0_0;
    %load/vec4 v0x2654330_0;
    %sub;
    %store/vec4 v0x26548a0_0, 0, 8;
    %load/vec4 v0x26543f0_0;
    %load/vec4 v0x2654330_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x26547e0_0, 0, 1;
    %load/vec4 v0x26547e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x2653ec0_0;
    %store/vec4 v0x26544b0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x26548a0_0;
    %store/vec4 v0x26544b0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x2622ca0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654d30_0, 0, 1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v0x2654d30_0;
    %inv;
    %store/vec4 v0x2654d30_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x2622ca0;
T_11 ;
    %vpi_call 2 21 "$dumpfile", "memProcessingTB.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2622ca0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654c70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654dd0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2654c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x2654b90_0, 0, 8;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2654c70_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 40 "$display", &A<v0x26123e0, 0> {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2653a00, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2653a00, 4;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2653a00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2653a00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 44 "$display", "Test passed" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 46 "$display", "Test failed" {0 0 0};
    %vpi_call 2 47 "$display", "Expected: 1 5 1 1" {0 0 0};
    %vpi_call 2 48 "$display", "Actual: %d %d %d %d", &A<v0x2653a00, 0>, &A<v0x2653a00, 1>, &A<v0x2653a00, 2>, &A<v0x2653a00, 3> {0 0 0};
T_11.1 ;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iwannadie_tb.v";
    "iwannadie.v";
