Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb 11 20:15:28 2026
| Host         : BELSPC0014 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.322        0.000                      0                   20        0.280        0.000                      0                   20        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.322        0.000                      0                   20        0.280        0.000                      0                   20       19.500        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    u_clks/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    u_clks/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    u_clks/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             36.322ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.967ns (30.703%)  route 2.183ns (69.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.830     1.323    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.357     1.680 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     2.204    u_clks/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 36.322    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.682ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.610ns (34.078%)  route 1.180ns (65.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.154     0.494 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.351     0.844    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 37.682    

Slack (MET) :             37.757ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.593%)  route 1.522ns (72.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.987     0.496    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.620 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3_i_1__0/O
                         net (fo=1, routed)           0.535     1.155    u_clks/slowclk/XLXI_38/D_3
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.053    
                         clock uncertainty           -0.094    38.959    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.047    38.912    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 37.757    

Slack (MET) :             37.875ns  (required time - arrival time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.240%)  route 1.404ns (70.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.829     0.340    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.464 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3_i_1/O
                         net (fo=1, routed)           0.574     1.038    u_clks/slowclk/XLXI_37/D_3
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.446    38.451    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.054    
                         clock uncertainty           -0.094    38.960    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.047    38.913    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 37.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.185    -0.292    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.247 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    u_clks/slowclk/XLXI_37/D_0
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.526    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.185    -0.293    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.248 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_2/O
                         net (fo=1, routed)           0.000    -0.248    u_clks/slowclk/XLXI_38/D_0
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.367%)  route 0.158ns (40.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/Q
                         net (fo=3, routed)           0.158    -0.332    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.103    -0.229 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.229    u_clks/slowclk/XLXI_39/D_3
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (58.945%)  route 0.158ns (41.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/Q
                         net (fo=3, routed)           0.158    -0.332    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.099    -0.233 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.233    u_clks/slowclk/XLXI_39/D_2
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.241    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.043    -0.198 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2_i_1/O
                         net (fo=1, routed)           0.000    -0.198    u_clks/slowclk/XLXI_37/D_2
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.510    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.199 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2_i_1__0/O
                         net (fo=1, routed)           0.000    -0.199    u_clks/slowclk/XLXI_38/D_2
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.241    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1_i_1/O
                         net (fo=1, routed)           0.000    -0.196    u_clks/slowclk/XLXI_37/D_1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    u_clks/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092    -0.525    u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    u_clks/slowclk/XLXI_38/D_1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.183ns (35.784%)  route 0.328ns (64.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.328    -0.149    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.107 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    u_clks/slowclk/XLXI_39/D_1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.159%)  route 0.328ns (63.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.328    -0.149    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    u_clks/slowclk/XLXI_39/D_0
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    u_clks/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    u_clks/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_clks/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     u_clks/slowclk/XLXI_38/MSCLK_CNT4ff_0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clks/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.253ns  (logic 5.479ns (38.438%)  route 8.775ns (61.562%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     8.535    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.659 r  u_ring/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.722    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.253 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.253    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.064ns  (logic 5.467ns (38.872%)  route 8.597ns (61.128%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.871     8.707    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.831 r  u_ring/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713    10.544    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.064 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.064    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.039ns  (logic 5.476ns (39.009%)  route 8.562ns (60.991%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.884     8.720    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.844 r  u_ring/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    10.509    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.039 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.039    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.036ns  (logic 5.482ns (39.060%)  route 8.553ns (60.940%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.874     8.710    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.834 r  u_ring/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667    10.500    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.036 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.036    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.012ns  (logic 5.458ns (38.952%)  route 8.554ns (61.048%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.869     8.705    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.829 r  u_ring/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    10.501    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.012 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.012    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.804ns  (logic 5.483ns (39.719%)  route 8.321ns (60.281%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.486     8.322    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.446 r  u_ring/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822    10.268    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.804 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.804    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.796ns  (logic 5.452ns (39.514%)  route 8.345ns (60.486%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=56, routed)          4.509     5.960    FSM_TIME/btnR_IBUF
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.084 r  FSM_TIME/seg_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           1.071     7.155    FSM_TIME/s_lose_flash_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.279 f  FSM_TIME/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.433     7.712    u_ring/seg_OBUF[0]_inst_i_1_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u_ring/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.467     8.303    u_ring/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.427 r  u_ring/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.292    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.796 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.796    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_TIME/s_win_flash/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.289ns (51.093%)  route 4.106ns (48.907%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  FSM_TIME/s_win_flash/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_TIME/s_win_flash/Q
                         net (fo=26, routed)          0.996     1.514    FSM_TIME/fsm_good
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.638 r  FSM_TIME/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.439     3.077    FSM_TIME/an_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     3.201 r  FSM_TIME/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.872    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.395 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.395    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_TIME/s_win_flash/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.269ns (52.084%)  route 3.927ns (47.916%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  FSM_TIME/s_win_flash/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_TIME/s_win_flash/Q
                         net (fo=26, routed)          0.996     1.514    FSM_TIME/fsm_good
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.638 r  FSM_TIME/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.076     2.715    FSM_TIME/an_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.839 r  FSM_TIME/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.693    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.196 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.196    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_TIME/s_win_flash/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.265ns (53.244%)  route 3.745ns (46.756%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  FSM_TIME/s_win_flash/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_TIME/s_win_flash/Q
                         net (fo=26, routed)          0.996     1.514    FSM_TIME/fsm_good
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.638 r  FSM_TIME/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.081     2.720    FSM_TIME/an_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.844 r  FSM_TIME/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.511    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.010 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.010    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lfsr/ff6/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_lfsr/ff7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  u_lfsr/ff6/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_lfsr/ff6/Q
                         net (fo=2, routed)           0.134     0.262    u_lfsr/ff6_n_0
    SLICE_X59Y26         FDRE                                         r  u_lfsr/ff7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 showC/ffTwo/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_TIME/s_load/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  showC/ffTwo/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  showC/ffTwo/Q
                         net (fo=3, routed)           0.081     0.222    showC/interQ_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.267 r  showC/s_load_i_1/O
                         net (fo=1, routed)           0.000     0.267    FSM_TIME/nLOAD_TARGET
    SLICE_X58Y21         FDRE                                         r  FSM_TIME/s_load/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ring/ffThree/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ring/ffFour/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  u_ring/ffThree/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ring/ffThree/Q
                         net (fo=8, routed)           0.139     0.280    u_ring/Ring[2]
    SLICE_X65Y26         FDRE                                         r  u_ring/ffFour/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ring/ffOne/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ring/ffTwo/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  u_ring/ffOne/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ring/ffOne/Q
                         net (fo=8, routed)           0.145     0.286    u_ring/Ring[0]
    SLICE_X65Y26         FDRE                                         r  u_ring/ffTwo/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lfsr/ff6/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_lfsr/ff1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  u_lfsr/ff6/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_lfsr/ff6/Q
                         net (fo=2, routed)           0.069     0.197    u_lfsr/ff6_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  u_lfsr/xorInter/O
                         net (fo=1, routed)           0.000     0.296    u_lfsr/xorInter[0]
    SLICE_X59Y26         FDRE                                         r  u_lfsr/ff1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 showC/ffOne/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_TIME/s_idle/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  showC/ffOne/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  showC/ffOne/Q
                         net (fo=4, routed)           0.110     0.251    showC/interQ_1
    SLICE_X58Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.296 r  showC/s_idle_i_1/O
                         net (fo=1, routed)           0.000     0.296    FSM_TIME/nIDLE
    SLICE_X58Y21         FDRE                                         r  FSM_TIME/s_idle/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lfsr/ff3/C
                            (rising edge-triggered cell FDRE)
  Destination:            targ/Q_three/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.764%)  route 0.167ns (54.236%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  u_lfsr/ff3/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_lfsr/ff3/Q
                         net (fo=2, routed)           0.167     0.308    targ/Lfsr[2]
    SLICE_X60Y26         FDRE                                         r  targ/Q_three/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lfsr/ff2/C
                            (rising edge-triggered cell FDRE)
  Destination:            targ/Q_two/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  u_lfsr/ff2/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_lfsr/ff2/Q
                         net (fo=2, routed)           0.173     0.314    targ/Lfsr[1]
    SLICE_X60Y26         FDRE                                         r  targ/Q_two/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_leds/ff16/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_leds/ff15/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.434%)  route 0.138ns (42.566%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  u_leds/ff16/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_leds/ff16/Q
                         net (fo=3, routed)           0.138     0.279    u_leds/led_OBUF[15]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.324 r  u_leds/ff15_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_leds/next_leds[14]
    SLICE_X65Y28         FDRE                                         r  u_leds/ff15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lfsr/ff3/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_lfsr/ff4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  u_lfsr/ff3/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_lfsr/ff3/Q
                         net (fo=2, routed)           0.184     0.325    u_lfsr/Lfsr[2]
    SLICE_X58Y26         FDRE                                         r  u_lfsr/ff4/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clks/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clks/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clks/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clks/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    u_clks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clks/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clks/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clks/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clks/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





