Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 17 19:56:46 2024
| Host         : eos running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_converter_top_timing_summary_routed.rpt -pb bcd_converter_top_timing_summary_routed.pb -rpx bcd_converter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_converter_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           2           
TIMING-18  Warning           Missing input or output delay                         12          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.919        0.000                      0                   61        0.079        0.000                      0                   61        3.750        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.919        0.000                      0                   61        0.079        0.000                      0                   61        3.750        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.960ns (47.476%)  route 2.168ns (52.524%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.951 r  clkdiv/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.951    clkdiv/counter_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.274 r  clkdiv/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.274    clkdiv/counter_reg[16]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  clkdiv/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clkdiv/counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    clkdiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.856ns (46.119%)  route 2.168ns (53.881%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.951 r  clkdiv/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.951    clkdiv/counter_reg[12]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.170 r  clkdiv/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.170    clkdiv/counter_reg[16]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  clkdiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clkdiv/counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.843ns (45.944%)  route 2.168ns (54.056%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.157 r  clkdiv/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.157    clkdiv/counter_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    clkdiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.835ns (45.836%)  route 2.168ns (54.164%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 r  clkdiv/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.149    clkdiv/counter_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.759ns (44.788%)  route 2.168ns (55.212%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.073 r  clkdiv/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.073    clkdiv/counter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    clkdiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.739ns (44.505%)  route 2.168ns (55.495%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  clkdiv/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    clkdiv/counter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.053 r  clkdiv/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.053    clkdiv/counter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  clkdiv/counter_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    clkdiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.726ns (44.320%)  route 2.168ns (55.680%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.040 r  clkdiv/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.040    clkdiv/counter_reg[8]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[9]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    clkdiv/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.718ns (44.205%)  route 2.168ns (55.795%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.032 r  clkdiv/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.032    clkdiv/counter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.642ns (43.093%)  route 2.168ns (56.907%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.956 r  clkdiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.956    clkdiv/counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[10]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    clkdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.622ns (42.792%)  route 2.168ns (57.208%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.676     6.339    clkdiv/counter_reg[11]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  clkdiv/clk_out_i_5/O
                         net (fo=1, routed)           0.633     7.097    clkdiv/clk_out_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  clkdiv/clk_out_i_3/O
                         net (fo=19, routed)          0.859     8.080    clkdiv/clk_out_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.204 r  clkdiv/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.204    clkdiv/counter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.717 r  clkdiv/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    clkdiv/counter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.936 r  clkdiv/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.936    clkdiv/counter_reg[8]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clkdiv/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clkdiv/counter_reg[8]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    clkdiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.519%)  route 0.191ns (57.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[3]/Q
                         net (fo=6, routed)           0.191     1.805    bram/memory_reg_0_31_0_0/A3
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    bram/memory_reg_0_31_0_0/WCLK
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y17         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.726    bram/memory_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.519%)  route 0.191ns (57.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[3]/Q
                         net (fo=6, routed)           0.191     1.805    bram/memory_reg_0_31_1_1/A3
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    bram/memory_reg_0_31_1_1/WCLK
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y17         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.726    bram/memory_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.519%)  route 0.191ns (57.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[3]/Q
                         net (fo=6, routed)           0.191     1.805    bram/memory_reg_0_31_2_2/A3
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    bram/memory_reg_0_31_2_2/WCLK
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y17         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.726    bram/memory_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.519%)  route 0.191ns (57.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[3]/Q
                         net (fo=6, routed)           0.191     1.805    bram/memory_reg_0_31_3_3/A3
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    bram/memory_reg_0_31_3_3/WCLK
    SLICE_X64Y17         RAMS32                                       r  bram/memory_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y17         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.726    bram/memory_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.486%)  route 0.307ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[1]/Q
                         net (fo=6, routed)           0.307     1.921    bram/memory_reg_0_31_4_4/A1
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_4_4/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.796    bram/memory_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.486%)  route 0.307ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[1]/Q
                         net (fo=6, routed)           0.307     1.921    bram/memory_reg_0_31_5_5/A1
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_5_5/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.796    bram/memory_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.070%)  route 0.202ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[4]/Q
                         net (fo=6, routed)           0.202     1.816    bram/memory_reg_0_31_4_4/A4
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_4_4/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.687    bram/memory_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_5_5/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.070%)  route 0.202ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  address_reg[4]/Q
                         net (fo=6, routed)           0.202     1.816    bram/memory_reg_0_31_5_5/A4
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_5_5/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.687    bram/memory_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.781%)  route 0.317ns (69.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  address_reg[0]/Q
                         net (fo=6, routed)           0.317     1.932    bram/memory_reg_0_31_4_4/A0
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_4_4/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.797    bram/memory_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/memory_reg_0_31_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.781%)  route 0.317ns (69.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  address_reg[0]/Q
                         net (fo=6, routed)           0.317     1.932    bram/memory_reg_0_31_5_5/A0
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    bram/memory_reg_0_31_5_5/WCLK
    SLICE_X64Y16         RAMS32                                       r  bram/memory_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.797    bram/memory_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y14   address_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y16   address_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y16   address_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y16   address_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y16   address_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y19   display_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y18   display_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y18   display_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y18   display_data_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y16   bram/memory_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y16   bram/memory_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y17   bram/memory_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y16   bram/memory_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y16   bram/memory_reg_0_31_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.351ns  (logic 4.239ns (50.761%)  route 4.112ns (49.239%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/digit_sel[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.881 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     2.888    display/sel0[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.012 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.816    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.351 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.351    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 4.215ns (51.272%)  route 4.006ns (48.728%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/digit_sel[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.881 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     2.720    display/sel0[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.844 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.710    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.220 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.220    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.240ns (51.604%)  route 3.976ns (48.396%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/digit_sel[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.881 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.012     2.893    display/sel0[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.680    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.216 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.216    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 4.465ns (54.841%)  route 3.677ns (45.159%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.097     1.553    display/digit_sel[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.150     1.703 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.722     2.425    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.328     2.753 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.858     4.611    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.143 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.143    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.233ns (52.393%)  route 3.847ns (47.607%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/digit_sel[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.881 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.680     2.561    display/sel0[1]
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.685 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.551    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.080 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.080    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.438ns (55.967%)  route 3.492ns (44.033%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.097     1.553    display/digit_sel[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.150     1.703 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.720     2.423    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.328     2.751 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.426    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.930 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.930    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 4.454ns (57.191%)  route 3.334ns (42.809%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.097     1.553    display/digit_sel[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.150     1.703 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     2.415    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.328     2.743 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.268    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.788 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.788    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.313ns (55.946%)  route 3.396ns (44.054%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/digit_sel[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.152     1.909 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.095     4.004    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.709 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.709    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 4.388ns (57.046%)  route 3.304ns (42.954%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          1.468     1.986    display/digit_sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     2.138 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.836     3.974    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.693 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.693    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.371ns (57.581%)  route 3.220ns (42.419%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          1.466     1.984    display/digit_sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     2.136 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.754     3.890    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     7.591 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.591    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    display/digit_sel[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  display/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    display/digit_sel[1]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  display/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.478%)  route 0.297ns (61.522%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          0.181     0.322    display/digit_sel[0]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  display/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.116     0.483    display/digit_sel[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  display/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.415ns (73.470%)  route 0.511ns (26.530%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    display/digit_sel[1]
    SLICE_X65Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.395 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.324     0.720    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.925 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.925    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.475ns (74.686%)  route 0.500ns (25.314%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.105     0.269    display/digit_sel[1]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.314 f  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.114     0.429    display/sel0[1]
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.474 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.754    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.975 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.975    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.445ns (71.431%)  route 0.578ns (28.569%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          0.179     0.320    display/digit_sel[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.042     0.362 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.399     0.761    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.023 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.410ns (69.164%)  route 0.629ns (30.836%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          0.179     0.320    display/digit_sel[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.815    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.039 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.039    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.441ns (70.438%)  route 0.605ns (29.562%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    display/digit_sel[1]
    SLICE_X65Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.395 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     0.814    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.046 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.046    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.462ns (70.935%)  route 0.599ns (29.065%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digit_sel_reg[0]/Q
                         net (fo=15, routed)          0.181     0.322    display/digit_sel[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.043     0.365 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.783    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.062 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.062    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.445ns (68.493%)  route 0.665ns (31.507%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.334     0.498    display/digit_sel[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.543 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.874    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.110 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.110    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.478ns (69.708%)  route 0.642ns (30.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_sel_reg[1]/Q
                         net (fo=14, routed)          0.105     0.269    display/digit_sel[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.048     0.317 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.537     0.854    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.120 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.120    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.603ns (57.420%)  route 3.414ns (42.580%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.722     7.447    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.328     7.775 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.858     9.633    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.164 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.164    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.608ns (57.689%)  route 3.379ns (42.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.883     7.608    display/sel0[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.328     7.936 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.599    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.134 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.134    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.900ns  (logic 4.607ns (58.322%)  route 3.292ns (41.678%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 f  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.655     7.380    display/sel0[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.328     7.708 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     9.512    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.047 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.047    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.576ns (58.634%)  route 3.229ns (41.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.720     7.445    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.328     7.773 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.448    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.952 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.952    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.601ns (59.228%)  route 3.167ns (40.772%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.468     7.193    display/sel0[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328     7.521 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.387    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.916 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.916    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 4.592ns (59.928%)  route 3.070ns (40.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     7.436    display/sel0[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.328     7.764 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.290    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.810 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.810    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.583ns (59.844%)  route 3.075ns (40.156%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  display_data_reg[0]/Q
                         net (fo=1, routed)           0.834     6.400    display/Q[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.325     6.725 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.376     7.101    display/sel0[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.328     7.429 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.294    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.805 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.805    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.392ns (74.795%)  route 0.469ns (25.205%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[3]/Q
                         net (fo=7, routed)           0.144     1.757    display/Q[3]
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.126    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.332 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.332    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.407ns (73.363%)  route 0.511ns (26.637%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  display_data_reg[3]/Q
                         net (fo=7, routed)           0.230     1.843    display/Q[3]
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.168    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.389 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.389    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.416ns (72.721%)  route 0.531ns (27.279%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[3]/Q
                         net (fo=7, routed)           0.127     1.739    display/Q[3]
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.188    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.418 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.418    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.422ns (72.298%)  route 0.545ns (27.702%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[2]/Q
                         net (fo=7, routed)           0.214     1.827    display/Q[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.202    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.439 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.439    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.418ns (71.474%)  route 0.566ns (28.526%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[3]/Q
                         net (fo=7, routed)           0.147     1.760    display/Q[3]
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.223    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.456 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.456    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.398ns (69.031%)  route 0.627ns (30.969%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[3]/Q
                         net (fo=7, routed)           0.223     1.835    display/Q[3]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.284    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.496 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.496    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.422ns (70.220%)  route 0.603ns (29.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_data_reg[2]/Q
                         net (fo=7, routed)           0.211     1.824    display/Q[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.260    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.496 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.496    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 1.451ns (32.252%)  route 3.047ns (67.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.047     4.498    sw_IBUF[4]
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.464ns (32.829%)  route 2.995ns (67.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.995     4.459    sw_IBUF[2]
    SLICE_X62Y16         FDRE                                         r  address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.448ns (32.557%)  route 3.001ns (67.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.001     4.449    sw_IBUF[3]
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.461ns (34.848%)  route 2.732ns (65.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.732     4.193    sw_IBUF[1]
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.453ns (34.719%)  route 2.732ns (65.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.732     4.185    sw_IBUF[0]
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.568%)  route 1.296ns (85.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.296     1.517    sw_IBUF[0]
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  address_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.229ns (14.869%)  route 1.313ns (85.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.313     1.542    sw_IBUF[1]
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.217ns (13.363%)  route 1.405ns (86.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.405     1.621    sw_IBUF[3]
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.232ns (14.292%)  route 1.390ns (85.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.390     1.622    sw_IBUF[2]
    SLICE_X62Y16         FDRE                                         r  address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.219ns (13.377%)  route 1.417ns (86.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.417     1.636    sw_IBUF[4]
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  address_reg[4]/C





