

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'
================================================================
* Date:           Sat Apr 12 12:19:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.182 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1  |        7|        7|         5|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    9|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     656|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     656|    424|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U810  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U811  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  40|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_mulsub_25s_8ns_42s_42_4_1_U812  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U813  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U814  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U815  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U816  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U817  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U818  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U819  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U820  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln235_fu_430_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln235_fu_424_p2  |      icmp|   0|  0|  12|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |biases_0_o               |   9|          2|   25|         50|
    |biases_1_o               |   9|          2|   25|         50|
    |biases_2_o               |   9|          2|   25|         50|
    |biases_3_o               |   9|          2|   25|         50|
    |i_4_fu_104               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  108|        216|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_4_fu_104                        |   3|   0|    3|          0|
    |tmp_2_reg_902                     |  25|   0|   25|          0|
    |tmp_2_reg_902_pp0_iter1_reg       |  25|   0|   25|          0|
    |trunc_ln235_reg_805               |   2|   0|    2|          0|
    |weights_0_addr_reg_814            |   2|   0|    2|          0|
    |weights_1_addr_reg_825            |   2|   0|    2|          0|
    |weights_2_addr_reg_836            |   2|   0|    2|          0|
    |weights_3_addr_reg_847            |   2|   0|    2|          0|
    |weights_4_addr_reg_858            |   2|   0|    2|          0|
    |weights_5_addr_reg_869            |   2|   0|    2|          0|
    |weights_6_addr_reg_880            |   2|   0|    2|          0|
    |weights_7_addr_reg_891            |   2|   0|    2|          0|
    |trunc_ln235_reg_805               |  64|  32|    2|          0|
    |weights_0_addr_reg_814            |  64|  32|    2|          0|
    |weights_1_addr_reg_825            |  64|  32|    2|          0|
    |weights_2_addr_reg_836            |  64|  32|    2|          0|
    |weights_3_addr_reg_847            |  64|  32|    2|          0|
    |weights_4_addr_reg_858            |  64|  32|    2|          0|
    |weights_5_addr_reg_869            |  64|  32|    2|          0|
    |weights_6_addr_reg_880            |  64|  32|    2|          0|
    |weights_7_addr_reg_891            |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 656| 288|   98|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1|  return value|
|biases_0_i                   |   in|   25|     ap_ovld|                                          biases_0|       pointer|
|biases_0_o                   |  out|   25|     ap_ovld|                                          biases_0|       pointer|
|biases_0_o_ap_vld            |  out|    1|     ap_ovld|                                          biases_0|       pointer|
|biases_3_i                   |   in|   25|     ap_ovld|                                          biases_3|       pointer|
|biases_3_o                   |  out|   25|     ap_ovld|                                          biases_3|       pointer|
|biases_3_o_ap_vld            |  out|    1|     ap_ovld|                                          biases_3|       pointer|
|biases_2_i                   |   in|   25|     ap_ovld|                                          biases_2|       pointer|
|biases_2_o                   |  out|   25|     ap_ovld|                                          biases_2|       pointer|
|biases_2_o_ap_vld            |  out|    1|     ap_ovld|                                          biases_2|       pointer|
|biases_1_i                   |   in|   25|     ap_ovld|                                          biases_1|       pointer|
|biases_1_o                   |  out|   25|     ap_ovld|                                          biases_1|       pointer|
|biases_1_o_ap_vld            |  out|    1|     ap_ovld|                                          biases_1|       pointer|
|weights_7_address0           |  out|    2|   ap_memory|                                         weights_7|         array|
|weights_7_ce0                |  out|    1|   ap_memory|                                         weights_7|         array|
|weights_7_we0                |  out|    1|   ap_memory|                                         weights_7|         array|
|weights_7_d0                 |  out|   25|   ap_memory|                                         weights_7|         array|
|weights_7_address1           |  out|    2|   ap_memory|                                         weights_7|         array|
|weights_7_ce1                |  out|    1|   ap_memory|                                         weights_7|         array|
|weights_7_q1                 |   in|   25|   ap_memory|                                         weights_7|         array|
|weights_6_address0           |  out|    2|   ap_memory|                                         weights_6|         array|
|weights_6_ce0                |  out|    1|   ap_memory|                                         weights_6|         array|
|weights_6_we0                |  out|    1|   ap_memory|                                         weights_6|         array|
|weights_6_d0                 |  out|   25|   ap_memory|                                         weights_6|         array|
|weights_6_address1           |  out|    2|   ap_memory|                                         weights_6|         array|
|weights_6_ce1                |  out|    1|   ap_memory|                                         weights_6|         array|
|weights_6_q1                 |   in|   25|   ap_memory|                                         weights_6|         array|
|weights_5_address0           |  out|    2|   ap_memory|                                         weights_5|         array|
|weights_5_ce0                |  out|    1|   ap_memory|                                         weights_5|         array|
|weights_5_we0                |  out|    1|   ap_memory|                                         weights_5|         array|
|weights_5_d0                 |  out|   25|   ap_memory|                                         weights_5|         array|
|weights_5_address1           |  out|    2|   ap_memory|                                         weights_5|         array|
|weights_5_ce1                |  out|    1|   ap_memory|                                         weights_5|         array|
|weights_5_q1                 |   in|   25|   ap_memory|                                         weights_5|         array|
|weights_4_address0           |  out|    2|   ap_memory|                                         weights_4|         array|
|weights_4_ce0                |  out|    1|   ap_memory|                                         weights_4|         array|
|weights_4_we0                |  out|    1|   ap_memory|                                         weights_4|         array|
|weights_4_d0                 |  out|   25|   ap_memory|                                         weights_4|         array|
|weights_4_address1           |  out|    2|   ap_memory|                                         weights_4|         array|
|weights_4_ce1                |  out|    1|   ap_memory|                                         weights_4|         array|
|weights_4_q1                 |   in|   25|   ap_memory|                                         weights_4|         array|
|weights_3_address0           |  out|    2|   ap_memory|                                         weights_3|         array|
|weights_3_ce0                |  out|    1|   ap_memory|                                         weights_3|         array|
|weights_3_we0                |  out|    1|   ap_memory|                                         weights_3|         array|
|weights_3_d0                 |  out|   25|   ap_memory|                                         weights_3|         array|
|weights_3_address1           |  out|    2|   ap_memory|                                         weights_3|         array|
|weights_3_ce1                |  out|    1|   ap_memory|                                         weights_3|         array|
|weights_3_q1                 |   in|   25|   ap_memory|                                         weights_3|         array|
|weights_2_address0           |  out|    2|   ap_memory|                                         weights_2|         array|
|weights_2_ce0                |  out|    1|   ap_memory|                                         weights_2|         array|
|weights_2_we0                |  out|    1|   ap_memory|                                         weights_2|         array|
|weights_2_d0                 |  out|   25|   ap_memory|                                         weights_2|         array|
|weights_2_address1           |  out|    2|   ap_memory|                                         weights_2|         array|
|weights_2_ce1                |  out|    1|   ap_memory|                                         weights_2|         array|
|weights_2_q1                 |   in|   25|   ap_memory|                                         weights_2|         array|
|weights_1_address0           |  out|    2|   ap_memory|                                         weights_1|         array|
|weights_1_ce0                |  out|    1|   ap_memory|                                         weights_1|         array|
|weights_1_we0                |  out|    1|   ap_memory|                                         weights_1|         array|
|weights_1_d0                 |  out|   25|   ap_memory|                                         weights_1|         array|
|weights_1_address1           |  out|    2|   ap_memory|                                         weights_1|         array|
|weights_1_ce1                |  out|    1|   ap_memory|                                         weights_1|         array|
|weights_1_q1                 |   in|   25|   ap_memory|                                         weights_1|         array|
|weights_0_address0           |  out|    2|   ap_memory|                                         weights_0|         array|
|weights_0_ce0                |  out|    1|   ap_memory|                                         weights_0|         array|
|weights_0_we0                |  out|    1|   ap_memory|                                         weights_0|         array|
|weights_0_d0                 |  out|   25|   ap_memory|                                         weights_0|         array|
|weights_0_address1           |  out|    2|   ap_memory|                                         weights_0|         array|
|weights_0_ce1                |  out|    1|   ap_memory|                                         weights_0|         array|
|weights_0_q1                 |   in|   25|   ap_memory|                                         weights_0|         array|
|update_temp_mat_address0     |  out|    2|   ap_memory|                                   update_temp_mat|         array|
|update_temp_mat_ce0          |  out|    1|   ap_memory|                                   update_temp_mat|         array|
|update_temp_mat_q0           |   in|   25|   ap_memory|                                   update_temp_mat|         array|
|update_temp_mat_8_address0   |  out|    2|   ap_memory|                                 update_temp_mat_8|         array|
|update_temp_mat_8_ce0        |  out|    1|   ap_memory|                                 update_temp_mat_8|         array|
|update_temp_mat_8_q0         |   in|   25|   ap_memory|                                 update_temp_mat_8|         array|
|update_temp_mat_9_address0   |  out|    2|   ap_memory|                                 update_temp_mat_9|         array|
|update_temp_mat_9_ce0        |  out|    1|   ap_memory|                                 update_temp_mat_9|         array|
|update_temp_mat_9_q0         |   in|   25|   ap_memory|                                 update_temp_mat_9|         array|
|update_temp_mat_10_address0  |  out|    2|   ap_memory|                                update_temp_mat_10|         array|
|update_temp_mat_10_ce0       |  out|    1|   ap_memory|                                update_temp_mat_10|         array|
|update_temp_mat_10_q0        |   in|   25|   ap_memory|                                update_temp_mat_10|         array|
|update_temp_mat_11_address0  |  out|    2|   ap_memory|                                update_temp_mat_11|         array|
|update_temp_mat_11_ce0       |  out|    1|   ap_memory|                                update_temp_mat_11|         array|
|update_temp_mat_11_q0        |   in|   25|   ap_memory|                                update_temp_mat_11|         array|
|update_temp_mat_12_address0  |  out|    2|   ap_memory|                                update_temp_mat_12|         array|
|update_temp_mat_12_ce0       |  out|    1|   ap_memory|                                update_temp_mat_12|         array|
|update_temp_mat_12_q0        |   in|   25|   ap_memory|                                update_temp_mat_12|         array|
|update_temp_mat_13_address0  |  out|    2|   ap_memory|                                update_temp_mat_13|         array|
|update_temp_mat_13_ce0       |  out|    1|   ap_memory|                                update_temp_mat_13|         array|
|update_temp_mat_13_q0        |   in|   25|   ap_memory|                                update_temp_mat_13|         array|
|update_temp_mat_14_address0  |  out|    2|   ap_memory|                                update_temp_mat_14|         array|
|update_temp_mat_14_ce0       |  out|    1|   ap_memory|                                update_temp_mat_14|         array|
|update_temp_mat_14_q0        |   in|   25|   ap_memory|                                update_temp_mat_14|         array|
|p_read                       |   in|   25|     ap_none|                                            p_read|        scalar|
|p_read1                      |   in|   25|     ap_none|                                           p_read1|        scalar|
|p_read2                      |   in|   25|     ap_none|                                           p_read2|        scalar|
|p_read3                      |   in|   25|     ap_none|                                           p_read3|        scalar|
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [../layer.h:235]   --->   Operation 8 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read15 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 11 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_6 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln235 = store i3 0, i3 %i_4" [../layer.h:235]   --->   Operation 13 'store' 'store_ln235' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_237_2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_4" [../layer.h:235]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%icmp_ln235 = icmp_eq  i3 %i, i3 4" [../layer.h:235]   --->   Operation 16 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln235 = add i3 %i, i3 1" [../layer.h:235]   --->   Operation 17 'add' 'add_ln235' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.split, void %for.end29.exitStub" [../layer.h:235]   --->   Operation 18 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i3 %i" [../layer.h:235]   --->   Operation 19 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i3 %i" [../layer.h:235]   --->   Operation 20 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 21 'getelementptr' 'update_temp_mat_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%update_temp_mat_load = load i2 %update_temp_mat_addr" [../layer.h:241]   --->   Operation 22 'load' 'update_temp_mat_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 23 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 24 'getelementptr' 'update_temp_mat_8_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 25 'getelementptr' 'weights_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 26 'getelementptr' 'update_temp_mat_9_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 27 'getelementptr' 'weights_2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 28 'getelementptr' 'update_temp_mat_10_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 29 'getelementptr' 'weights_3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 30 'getelementptr' 'update_temp_mat_11_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i25 %weights_4, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 31 'getelementptr' 'weights_4_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 32 'getelementptr' 'update_temp_mat_12_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr i25 %weights_5, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 33 'getelementptr' 'weights_5_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 34 'getelementptr' 'update_temp_mat_13_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_6_addr = getelementptr i25 %weights_6, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 35 'getelementptr' 'weights_6_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 36 'getelementptr' 'update_temp_mat_14_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%update_temp_mat_8_load = load i2 %update_temp_mat_8_addr" [../layer.h:241]   --->   Operation 37 'load' 'update_temp_mat_8_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%update_temp_mat_9_load = load i2 %update_temp_mat_9_addr" [../layer.h:241]   --->   Operation 38 'load' 'update_temp_mat_9_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%update_temp_mat_10_load = load i2 %update_temp_mat_10_addr" [../layer.h:241]   --->   Operation 39 'load' 'update_temp_mat_10_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%update_temp_mat_11_load = load i2 %update_temp_mat_11_addr" [../layer.h:241]   --->   Operation 40 'load' 'update_temp_mat_11_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%update_temp_mat_12_load = load i2 %update_temp_mat_12_addr" [../layer.h:241]   --->   Operation 41 'load' 'update_temp_mat_12_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%update_temp_mat_13_load = load i2 %update_temp_mat_13_addr" [../layer.h:241]   --->   Operation 42 'load' 'update_temp_mat_13_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%update_temp_mat_14_load = load i2 %update_temp_mat_14_addr" [../layer.h:241]   --->   Operation 43 'load' 'update_temp_mat_14_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_7_addr = getelementptr i25 %weights_7, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 44 'getelementptr' 'weights_7_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "%tmp_1 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_6, i2 1, i25 %p_read15, i2 2, i25 %p_read_5, i2 3, i25 %p_read_4, i25 0, i2 %trunc_ln235" [../layer.h:248]   --->   Operation 45 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln235)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i25 %tmp_1" [../layer.h:248]   --->   Operation 46 'sext' 'sext_ln248' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 47 'mul' 'mul_ln248' <Predicate = (!icmp_ln235)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%biases_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_0" [../layer.h:248]   --->   Operation 48 'read' 'biases_0_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%biases_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_1" [../layer.h:248]   --->   Operation 49 'read' 'biases_1_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%biases_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_2" [../layer.h:248]   --->   Operation 50 'read' 'biases_2_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%biases_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_3" [../layer.h:248]   --->   Operation 51 'read' 'biases_3_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "%tmp_2 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %biases_0_read, i2 1, i25 %biases_1_read, i2 2, i25 %biases_2_read, i2 3, i25 %biases_3_read, i25 0, i2 %trunc_ln235" [../layer.h:248]   --->   Operation 52 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln235)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.03ns)   --->   "%switch_ln248 = switch i2 %trunc_ln235, void %V42.i.i22.i5813944.case.3, i2 0, void %V42.i.i22.i5813944.case.0, i2 1, void %V42.i.i22.i5813944.case.1, i2 2, void %V42.i.i22.i5813944.case.2" [../layer.h:248]   --->   Operation 53 'switch' 'switch_ln248' <Predicate = (!icmp_ln235)> <Delay = 1.03>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln235 = store i3 %add_ln235, i3 %i_4" [../layer.h:235]   --->   Operation 54 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln235 = br void %VITIS_LOOP_237_2" [../layer.h:235]   --->   Operation 55 'br' 'br_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 56 [1/2] (0.79ns)   --->   "%update_temp_mat_load = load i2 %update_temp_mat_addr" [../layer.h:241]   --->   Operation 56 'load' 'update_temp_mat_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i25 %update_temp_mat_load" [../layer.h:241]   --->   Operation 57 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 58 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (0.79ns)   --->   "%update_temp_mat_8_load = load i2 %update_temp_mat_8_addr" [../layer.h:241]   --->   Operation 59 'load' 'update_temp_mat_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln241_2 = sext i25 %update_temp_mat_8_load" [../layer.h:241]   --->   Operation 60 'sext' 'sext_ln241_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 61 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/2] (0.79ns)   --->   "%update_temp_mat_9_load = load i2 %update_temp_mat_9_addr" [../layer.h:241]   --->   Operation 62 'load' 'update_temp_mat_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln241_4 = sext i25 %update_temp_mat_9_load" [../layer.h:241]   --->   Operation 63 'sext' 'sext_ln241_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 64 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%update_temp_mat_10_load = load i2 %update_temp_mat_10_addr" [../layer.h:241]   --->   Operation 65 'load' 'update_temp_mat_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln241_6 = sext i25 %update_temp_mat_10_load" [../layer.h:241]   --->   Operation 66 'sext' 'sext_ln241_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 67 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/2] (0.79ns)   --->   "%update_temp_mat_11_load = load i2 %update_temp_mat_11_addr" [../layer.h:241]   --->   Operation 68 'load' 'update_temp_mat_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln241_8 = sext i25 %update_temp_mat_11_load" [../layer.h:241]   --->   Operation 69 'sext' 'sext_ln241_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 70 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/2] (0.79ns)   --->   "%update_temp_mat_12_load = load i2 %update_temp_mat_12_addr" [../layer.h:241]   --->   Operation 71 'load' 'update_temp_mat_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln241_10 = sext i25 %update_temp_mat_12_load" [../layer.h:241]   --->   Operation 72 'sext' 'sext_ln241_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 73 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/2] (0.79ns)   --->   "%update_temp_mat_13_load = load i2 %update_temp_mat_13_addr" [../layer.h:241]   --->   Operation 74 'load' 'update_temp_mat_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln241_12 = sext i25 %update_temp_mat_13_load" [../layer.h:241]   --->   Operation 75 'sext' 'sext_ln241_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 76 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%update_temp_mat_14_load = load i2 %update_temp_mat_14_addr" [../layer.h:241]   --->   Operation 77 'load' 'update_temp_mat_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln241_14 = sext i25 %update_temp_mat_14_load" [../layer.h:241]   --->   Operation 78 'sext' 'sext_ln241_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 79 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 80 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 81 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 81 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.79ns)   --->   "%weights_0_load = load i2 %weights_0_addr" [../layer.h:241]   --->   Operation 82 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 83 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 84 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 85 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 86 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 87 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 88 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 89 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 90 'mul' 'mul_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%sext_ln248_1 = sext i34 %mul_ln248" [../layer.h:248]   --->   Operation 91 'sext' 'sext_ln248_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (0.79ns)   --->   "%weights_1_load = load i2 %weights_1_addr" [../layer.h:241]   --->   Operation 92 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 93 [2/2] (0.79ns)   --->   "%weights_2_load = load i2 %weights_2_addr" [../layer.h:241]   --->   Operation 93 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 94 [2/2] (0.79ns)   --->   "%weights_3_load = load i2 %weights_3_addr" [../layer.h:241]   --->   Operation 94 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 95 [2/2] (0.79ns)   --->   "%weights_4_load = load i2 %weights_4_addr" [../layer.h:241]   --->   Operation 95 'load' 'weights_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 96 [2/2] (0.79ns)   --->   "%weights_5_load = load i2 %weights_5_addr" [../layer.h:241]   --->   Operation 96 'load' 'weights_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 97 [2/2] (0.79ns)   --->   "%weights_6_load = load i2 %weights_6_addr" [../layer.h:241]   --->   Operation 97 'load' 'weights_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 98 [2/2] (0.79ns)   --->   "%weights_7_load = load i2 %weights_7_addr" [../layer.h:241]   --->   Operation 98 'load' 'weights_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %tmp_2, i17 0" [../layer.h:248]   --->   Operation 99 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1" [../layer.h:248]   --->   Operation 100 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 101 'mul' 'mul_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/2] (0.79ns)   --->   "%weights_0_load = load i2 %weights_0_addr" [../layer.h:241]   --->   Operation 102 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_0_load, i17 0" [../layer.h:241]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%sext_ln241_1 = sext i34 %mul_ln241" [../layer.h:241]   --->   Operation 104 'sext' 'sext_ln241_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1" [../layer.h:241]   --->   Operation 105 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 106 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_1)   --->   "%sext_ln241_3 = sext i34 %mul_ln241_1" [../layer.h:241]   --->   Operation 107 'sext' 'sext_ln241_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 108 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_2)   --->   "%sext_ln241_5 = sext i34 %mul_ln241_2" [../layer.h:241]   --->   Operation 109 'sext' 'sext_ln241_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 110 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_3)   --->   "%sext_ln241_7 = sext i34 %mul_ln241_3" [../layer.h:241]   --->   Operation 111 'sext' 'sext_ln241_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 112 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_4)   --->   "%sext_ln241_9 = sext i34 %mul_ln241_4" [../layer.h:241]   --->   Operation 113 'sext' 'sext_ln241_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 114 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_5)   --->   "%sext_ln241_11 = sext i34 %mul_ln241_5" [../layer.h:241]   --->   Operation 115 'sext' 'sext_ln241_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 116 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_6)   --->   "%sext_ln241_13 = sext i34 %mul_ln241_6" [../layer.h:241]   --->   Operation 117 'sext' 'sext_ln241_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 118 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_7)   --->   "%sext_ln241_15 = sext i34 %mul_ln241_7" [../layer.h:241]   --->   Operation 119 'sext' 'sext_ln241_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.79ns)   --->   "%weights_1_load = load i2 %weights_1_addr" [../layer.h:241]   --->   Operation 120 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln241_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_1_load, i17 0" [../layer.h:241]   --->   Operation 121 'bitconcatenate' 'shl_ln241_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3" [../layer.h:241]   --->   Operation 122 'sub' 'sub_ln241_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/2] (0.79ns)   --->   "%weights_2_load = load i2 %weights_2_addr" [../layer.h:241]   --->   Operation 123 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln241_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_2_load, i17 0" [../layer.h:241]   --->   Operation 124 'bitconcatenate' 'shl_ln241_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5" [../layer.h:241]   --->   Operation 125 'sub' 'sub_ln241_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/2] (0.79ns)   --->   "%weights_3_load = load i2 %weights_3_addr" [../layer.h:241]   --->   Operation 126 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln241_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_3_load, i17 0" [../layer.h:241]   --->   Operation 127 'bitconcatenate' 'shl_ln241_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7" [../layer.h:241]   --->   Operation 128 'sub' 'sub_ln241_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/2] (0.79ns)   --->   "%weights_4_load = load i2 %weights_4_addr" [../layer.h:241]   --->   Operation 129 'load' 'weights_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln241_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_4_load, i17 0" [../layer.h:241]   --->   Operation 130 'bitconcatenate' 'shl_ln241_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9" [../layer.h:241]   --->   Operation 131 'sub' 'sub_ln241_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/2] (0.79ns)   --->   "%weights_5_load = load i2 %weights_5_addr" [../layer.h:241]   --->   Operation 132 'load' 'weights_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln241_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_5_load, i17 0" [../layer.h:241]   --->   Operation 133 'bitconcatenate' 'shl_ln241_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11" [../layer.h:241]   --->   Operation 134 'sub' 'sub_ln241_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/2] (0.79ns)   --->   "%weights_6_load = load i2 %weights_6_addr" [../layer.h:241]   --->   Operation 135 'load' 'weights_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln241_6 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_6_load, i17 0" [../layer.h:241]   --->   Operation 136 'bitconcatenate' 'shl_ln241_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13" [../layer.h:241]   --->   Operation 137 'sub' 'sub_ln241_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/2] (0.79ns)   --->   "%weights_7_load = load i2 %weights_7_addr" [../layer.h:241]   --->   Operation 138 'load' 'weights_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln241_7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_7_load, i17 0" [../layer.h:241]   --->   Operation 139 'bitconcatenate' 'shl_ln241_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15" [../layer.h:241]   --->   Operation 140 'sub' 'sub_ln241_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1" [../layer.h:248]   --->   Operation 141 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41" [../layer.h:248]   --->   Operation 142 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_2, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 143 'write' 'write_ln248' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 144 'br' 'br_ln248' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_1, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 145 'write' 'write_ln248' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 146 'br' 'br_ln248' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_0, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 147 'write' 'write_ln248' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 148 'br' 'br_ln248' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_3, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 149 'write' 'write_ln248' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 150 'br' 'br_ln248' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:235]   --->   Operation 151 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:235]   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [../layer.h:235]   --->   Operation 153 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1" [../layer.h:241]   --->   Operation 154 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41" [../layer.h:241]   --->   Operation 155 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3" [../layer.h:241]   --->   Operation 156 'sub' 'sub_ln241_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln241_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_1, i32 17, i32 41" [../layer.h:241]   --->   Operation 157 'partselect' 'trunc_ln241_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5" [../layer.h:241]   --->   Operation 158 'sub' 'sub_ln241_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln241_2 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_2, i32 17, i32 41" [../layer.h:241]   --->   Operation 159 'partselect' 'trunc_ln241_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7" [../layer.h:241]   --->   Operation 160 'sub' 'sub_ln241_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln241_3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_3, i32 17, i32 41" [../layer.h:241]   --->   Operation 161 'partselect' 'trunc_ln241_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9" [../layer.h:241]   --->   Operation 162 'sub' 'sub_ln241_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln241_4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_4, i32 17, i32 41" [../layer.h:241]   --->   Operation 163 'partselect' 'trunc_ln241_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11" [../layer.h:241]   --->   Operation 164 'sub' 'sub_ln241_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln241_5 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_5, i32 17, i32 41" [../layer.h:241]   --->   Operation 165 'partselect' 'trunc_ln241_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13" [../layer.h:241]   --->   Operation 166 'sub' 'sub_ln241_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln241_6 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_6, i32 17, i32 41" [../layer.h:241]   --->   Operation 167 'partselect' 'trunc_ln241_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15" [../layer.h:241]   --->   Operation 168 'sub' 'sub_ln241_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln241_7 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_7, i32 17, i32 41" [../layer.h:241]   --->   Operation 169 'partselect' 'trunc_ln241_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln3, i2 %weights_0_addr" [../layer.h:241]   --->   Operation 170 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 171 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_1, i2 %weights_1_addr" [../layer.h:241]   --->   Operation 171 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 172 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_2, i2 %weights_2_addr" [../layer.h:241]   --->   Operation 172 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 173 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_3, i2 %weights_3_addr" [../layer.h:241]   --->   Operation 173 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 174 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_4, i2 %weights_4_addr" [../layer.h:241]   --->   Operation 174 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 175 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_5, i2 %weights_5_addr" [../layer.h:241]   --->   Operation 175 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 176 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_6, i2 %weights_6_addr" [../layer.h:241]   --->   Operation 176 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 177 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_7, i2 %weights_7_addr" [../layer.h:241]   --->   Operation 177 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ update_temp_mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                     (alloca           ) [ 010000]
p_read_4                (read             ) [ 000000]
p_read_5                (read             ) [ 000000]
p_read15                (read             ) [ 000000]
p_read_6                (read             ) [ 000000]
store_ln235             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i                       (load             ) [ 000000]
icmp_ln235              (icmp             ) [ 011110]
add_ln235               (add              ) [ 000000]
br_ln235                (br               ) [ 000000]
zext_ln235              (zext             ) [ 000000]
trunc_ln235             (trunc            ) [ 011110]
update_temp_mat_addr    (getelementptr    ) [ 011000]
weights_0_addr          (getelementptr    ) [ 011111]
update_temp_mat_8_addr  (getelementptr    ) [ 011000]
weights_1_addr          (getelementptr    ) [ 011111]
update_temp_mat_9_addr  (getelementptr    ) [ 011000]
weights_2_addr          (getelementptr    ) [ 011111]
update_temp_mat_10_addr (getelementptr    ) [ 011000]
weights_3_addr          (getelementptr    ) [ 011111]
update_temp_mat_11_addr (getelementptr    ) [ 011000]
weights_4_addr          (getelementptr    ) [ 011111]
update_temp_mat_12_addr (getelementptr    ) [ 011000]
weights_5_addr          (getelementptr    ) [ 011111]
update_temp_mat_13_addr (getelementptr    ) [ 011000]
weights_6_addr          (getelementptr    ) [ 011111]
update_temp_mat_14_addr (getelementptr    ) [ 011000]
weights_7_addr          (getelementptr    ) [ 011111]
tmp_1                   (sparsemux        ) [ 000000]
sext_ln248              (sext             ) [ 011100]
biases_0_read           (read             ) [ 000000]
biases_1_read           (read             ) [ 000000]
biases_2_read           (read             ) [ 000000]
biases_3_read           (read             ) [ 000000]
tmp_2                   (sparsemux        ) [ 011100]
switch_ln248            (switch           ) [ 000000]
store_ln235             (store            ) [ 000000]
br_ln235                (br               ) [ 000000]
update_temp_mat_load    (load             ) [ 000000]
sext_ln241              (sext             ) [ 010110]
update_temp_mat_8_load  (load             ) [ 000000]
sext_ln241_2            (sext             ) [ 010110]
update_temp_mat_9_load  (load             ) [ 000000]
sext_ln241_4            (sext             ) [ 010110]
update_temp_mat_10_load (load             ) [ 000000]
sext_ln241_6            (sext             ) [ 010110]
update_temp_mat_11_load (load             ) [ 000000]
sext_ln241_8            (sext             ) [ 010110]
update_temp_mat_12_load (load             ) [ 000000]
sext_ln241_10           (sext             ) [ 010110]
update_temp_mat_13_load (load             ) [ 000000]
sext_ln241_12           (sext             ) [ 010110]
update_temp_mat_14_load (load             ) [ 000000]
sext_ln241_14           (sext             ) [ 010110]
mul_ln248               (mul              ) [ 000000]
sext_ln248_1            (sext             ) [ 010010]
shl_ln1                 (bitconcatenate   ) [ 010010]
mul_ln241               (mul              ) [ 000000]
weights_0_load          (load             ) [ 000000]
shl_ln                  (bitconcatenate   ) [ 010001]
sext_ln241_1            (sext             ) [ 010001]
mul_ln241_1             (mul              ) [ 000000]
sext_ln241_3            (sext             ) [ 010001]
mul_ln241_2             (mul              ) [ 000000]
sext_ln241_5            (sext             ) [ 010001]
mul_ln241_3             (mul              ) [ 000000]
sext_ln241_7            (sext             ) [ 010001]
mul_ln241_4             (mul              ) [ 000000]
sext_ln241_9            (sext             ) [ 010001]
mul_ln241_5             (mul              ) [ 000000]
sext_ln241_11           (sext             ) [ 010001]
mul_ln241_6             (mul              ) [ 000000]
sext_ln241_13           (sext             ) [ 010001]
mul_ln241_7             (mul              ) [ 000000]
sext_ln241_15           (sext             ) [ 010001]
weights_1_load          (load             ) [ 000000]
shl_ln241_1             (bitconcatenate   ) [ 010001]
weights_2_load          (load             ) [ 000000]
shl_ln241_2             (bitconcatenate   ) [ 010001]
weights_3_load          (load             ) [ 000000]
shl_ln241_3             (bitconcatenate   ) [ 010001]
weights_4_load          (load             ) [ 000000]
shl_ln241_4             (bitconcatenate   ) [ 010001]
weights_5_load          (load             ) [ 000000]
shl_ln241_5             (bitconcatenate   ) [ 010001]
weights_6_load          (load             ) [ 000000]
shl_ln241_6             (bitconcatenate   ) [ 010001]
weights_7_load          (load             ) [ 000000]
shl_ln241_7             (bitconcatenate   ) [ 010001]
sub_ln248               (sub              ) [ 000000]
trunc_ln4               (partselect       ) [ 000000]
write_ln248             (write            ) [ 000000]
br_ln248                (br               ) [ 000000]
write_ln248             (write            ) [ 000000]
br_ln248                (br               ) [ 000000]
write_ln248             (write            ) [ 000000]
br_ln248                (br               ) [ 000000]
write_ln248             (write            ) [ 000000]
br_ln248                (br               ) [ 000000]
specpipeline_ln235      (specpipeline     ) [ 000000]
speclooptripcount_ln235 (speclooptripcount) [ 000000]
specloopname_ln235      (specloopname     ) [ 000000]
sub_ln241               (sub              ) [ 000000]
trunc_ln3               (partselect       ) [ 000000]
sub_ln241_1             (sub              ) [ 000000]
trunc_ln241_1           (partselect       ) [ 000000]
sub_ln241_2             (sub              ) [ 000000]
trunc_ln241_2           (partselect       ) [ 000000]
sub_ln241_3             (sub              ) [ 000000]
trunc_ln241_3           (partselect       ) [ 000000]
sub_ln241_4             (sub              ) [ 000000]
trunc_ln241_4           (partselect       ) [ 000000]
sub_ln241_5             (sub              ) [ 000000]
trunc_ln241_5           (partselect       ) [ 000000]
sub_ln241_6             (sub              ) [ 000000]
trunc_ln241_6           (partselect       ) [ 000000]
sub_ln241_7             (sub              ) [ 000000]
trunc_ln241_7           (partselect       ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biases_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="biases_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="update_temp_mat">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="update_temp_mat_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="update_temp_mat_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="update_temp_mat_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="update_temp_mat_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="update_temp_mat_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="update_temp_mat_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="update_temp_mat_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_94"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_4_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="25" slack="0"/>
<pin id="111" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_5_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="25" slack="0"/>
<pin id="116" dir="0" index="1" bw="25" slack="0"/>
<pin id="117" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read15_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="25" slack="0"/>
<pin id="122" dir="0" index="1" bw="25" slack="0"/>
<pin id="123" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_6_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="25" slack="0"/>
<pin id="128" dir="0" index="1" bw="25" slack="0"/>
<pin id="129" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="biases_0_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="25" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="0"/>
<pin id="135" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="biases_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="0"/>
<pin id="140" dir="0" index="1" bw="25" slack="0"/>
<pin id="141" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="biases_2_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="25" slack="0"/>
<pin id="146" dir="0" index="1" bw="25" slack="0"/>
<pin id="147" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_2_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="biases_3_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="0" index="1" bw="25" slack="0"/>
<pin id="153" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_3_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln248_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="25" slack="0"/>
<pin id="159" dir="0" index="2" bw="25" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln248_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="25" slack="0"/>
<pin id="166" dir="0" index="2" bw="25" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln248_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="25" slack="0"/>
<pin id="173" dir="0" index="2" bw="25" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln248_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="25" slack="0"/>
<pin id="180" dir="0" index="2" bw="25" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="update_temp_mat_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="25" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="weights_0_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="25" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="update_temp_mat_8_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_8_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="weights_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="25" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="update_temp_mat_9_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="25" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_9_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="weights_2_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="update_temp_mat_10_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_10_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="weights_3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_3_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="update_temp_mat_11_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="25" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_11_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="weights_4_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="25" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_4_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="update_temp_mat_12_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_12_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="weights_5_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_5_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="update_temp_mat_13_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="25" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_13_addr/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="weights_6_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_6_addr/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="update_temp_mat_14_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_14_addr/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_8_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_9_load/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_10_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_11_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_12_load/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_13_load/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_14_load/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="weights_7_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="25" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_7_addr/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="4"/>
<pin id="346" dir="0" index="1" bw="25" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2"/>
<pin id="349" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="350" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="352" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_0_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="4"/>
<pin id="355" dir="0" index="1" bw="25" slack="0"/>
<pin id="356" dir="0" index="2" bw="0" slack="2"/>
<pin id="358" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="359" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="361" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_1_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="4"/>
<pin id="364" dir="0" index="1" bw="25" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2"/>
<pin id="367" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_2_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="4"/>
<pin id="373" dir="0" index="1" bw="25" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2"/>
<pin id="376" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="377" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="379" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_3_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="4"/>
<pin id="382" dir="0" index="1" bw="25" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2"/>
<pin id="385" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="386" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="388" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_4_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="4"/>
<pin id="391" dir="0" index="1" bw="25" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="2"/>
<pin id="394" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="395" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="397" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_5_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="4"/>
<pin id="400" dir="0" index="1" bw="25" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="2"/>
<pin id="403" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="404" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="406" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_6_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="4"/>
<pin id="409" dir="0" index="1" bw="25" slack="0"/>
<pin id="410" dir="0" index="2" bw="0" slack="2"/>
<pin id="412" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="413" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="415" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_7_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln235_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln235_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln235_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln235_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln235_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln235/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="25" slack="0"/>
<pin id="464" dir="0" index="3" bw="2" slack="0"/>
<pin id="465" dir="0" index="4" bw="25" slack="0"/>
<pin id="466" dir="0" index="5" bw="2" slack="0"/>
<pin id="467" dir="0" index="6" bw="25" slack="0"/>
<pin id="468" dir="0" index="7" bw="2" slack="0"/>
<pin id="469" dir="0" index="8" bw="25" slack="0"/>
<pin id="470" dir="0" index="9" bw="25" slack="0"/>
<pin id="471" dir="0" index="10" bw="2" slack="0"/>
<pin id="472" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln248_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="25" slack="0"/>
<pin id="486" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln248/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="0" index="2" bw="25" slack="0"/>
<pin id="492" dir="0" index="3" bw="2" slack="0"/>
<pin id="493" dir="0" index="4" bw="25" slack="0"/>
<pin id="494" dir="0" index="5" bw="2" slack="0"/>
<pin id="495" dir="0" index="6" bw="25" slack="0"/>
<pin id="496" dir="0" index="7" bw="2" slack="0"/>
<pin id="497" dir="0" index="8" bw="25" slack="0"/>
<pin id="498" dir="0" index="9" bw="25" slack="0"/>
<pin id="499" dir="0" index="10" bw="2" slack="0"/>
<pin id="500" dir="1" index="11" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln235_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln241_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="25" slack="0"/>
<pin id="519" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln241_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="25" slack="0"/>
<pin id="523" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_2/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln241_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="25" slack="0"/>
<pin id="527" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_4/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln241_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="25" slack="0"/>
<pin id="531" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_6/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln241_8_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="25" slack="0"/>
<pin id="535" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_8/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln241_10_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="25" slack="0"/>
<pin id="539" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_10/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln241_12_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="25" slack="0"/>
<pin id="543" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_12/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln241_14_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="25" slack="0"/>
<pin id="547" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_14/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="shl_ln1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="42" slack="0"/>
<pin id="551" dir="0" index="1" bw="25" slack="2"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="shl_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="42" slack="0"/>
<pin id="558" dir="0" index="1" bw="25" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln241_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="42" slack="0"/>
<pin id="566" dir="0" index="1" bw="25" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_1/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="shl_ln241_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="42" slack="0"/>
<pin id="574" dir="0" index="1" bw="25" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_2/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln241_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="42" slack="0"/>
<pin id="582" dir="0" index="1" bw="25" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_3/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="shl_ln241_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="42" slack="0"/>
<pin id="590" dir="0" index="1" bw="25" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_4/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln241_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="42" slack="0"/>
<pin id="598" dir="0" index="1" bw="25" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_5/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="shl_ln241_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="42" slack="0"/>
<pin id="606" dir="0" index="1" bw="25" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_6/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln241_7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="42" slack="0"/>
<pin id="614" dir="0" index="1" bw="25" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_7/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="25" slack="0"/>
<pin id="622" dir="0" index="1" bw="42" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="25" slack="0"/>
<pin id="635" dir="0" index="1" bw="42" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="7" slack="0"/>
<pin id="638" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln241_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="25" slack="0"/>
<pin id="645" dir="0" index="1" bw="42" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="7" slack="0"/>
<pin id="648" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_1/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln241_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="25" slack="0"/>
<pin id="655" dir="0" index="1" bw="42" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="0"/>
<pin id="657" dir="0" index="3" bw="7" slack="0"/>
<pin id="658" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_2/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln241_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="25" slack="0"/>
<pin id="665" dir="0" index="1" bw="42" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_3/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln241_4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="25" slack="0"/>
<pin id="675" dir="0" index="1" bw="42" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="0" index="3" bw="7" slack="0"/>
<pin id="678" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_4/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln241_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="25" slack="0"/>
<pin id="685" dir="0" index="1" bw="42" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_5/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln241_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="25" slack="0"/>
<pin id="695" dir="0" index="1" bw="42" slack="0"/>
<pin id="696" dir="0" index="2" bw="6" slack="0"/>
<pin id="697" dir="0" index="3" bw="7" slack="0"/>
<pin id="698" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_6/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln241_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="25" slack="0"/>
<pin id="705" dir="0" index="1" bw="42" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="0" index="3" bw="7" slack="0"/>
<pin id="708" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_7/5 "/>
</bind>
</comp>

<comp id="713" class="1007" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="25" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="0" index="2" bw="42" slack="0"/>
<pin id="717" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln248/1 sext_ln248_1/3 sub_ln248/3 "/>
</bind>
</comp>

<comp id="722" class="1007" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="25" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="0" index="2" bw="42" slack="0"/>
<pin id="726" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241/2 sext_ln241_1/4 sub_ln241/4 "/>
</bind>
</comp>

<comp id="731" class="1007" name="grp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="25" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="42" slack="0"/>
<pin id="735" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_1/2 sext_ln241_3/4 sub_ln241_1/4 "/>
</bind>
</comp>

<comp id="740" class="1007" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="25" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="42" slack="0"/>
<pin id="744" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_2/2 sext_ln241_5/4 sub_ln241_2/4 "/>
</bind>
</comp>

<comp id="749" class="1007" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="25" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="42" slack="0"/>
<pin id="753" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_3/2 sext_ln241_7/4 sub_ln241_3/4 "/>
</bind>
</comp>

<comp id="758" class="1007" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="25" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="0"/>
<pin id="761" dir="0" index="2" bw="42" slack="0"/>
<pin id="762" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_4/2 sext_ln241_9/4 sub_ln241_4/4 "/>
</bind>
</comp>

<comp id="767" class="1007" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="25" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="0" index="2" bw="42" slack="0"/>
<pin id="771" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_5/2 sext_ln241_11/4 sub_ln241_5/4 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="25" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="42" slack="0"/>
<pin id="780" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_6/2 sext_ln241_13/4 sub_ln241_6/4 "/>
</bind>
</comp>

<comp id="785" class="1007" name="grp_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="25" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="0" index="2" bw="42" slack="0"/>
<pin id="789" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_7/2 sext_ln241_15/4 sub_ln241_7/4 "/>
</bind>
</comp>

<comp id="794" class="1005" name="i_4_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln235_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="3"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln235_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="3"/>
<pin id="807" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln235 "/>
</bind>
</comp>

<comp id="809" class="1005" name="update_temp_mat_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="1"/>
<pin id="811" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="weights_0_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="2"/>
<pin id="816" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="update_temp_mat_8_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="1"/>
<pin id="822" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_8_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="weights_1_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="2"/>
<pin id="827" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_1_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="update_temp_mat_9_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_9_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="weights_2_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="2"/>
<pin id="838" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_2_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="update_temp_mat_10_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="1"/>
<pin id="844" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_10_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="weights_3_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="2"/>
<pin id="849" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_3_addr "/>
</bind>
</comp>

<comp id="853" class="1005" name="update_temp_mat_11_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="1"/>
<pin id="855" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_11_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="weights_4_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="2"/>
<pin id="860" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_4_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="update_temp_mat_12_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="1"/>
<pin id="866" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_12_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="weights_5_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="2"/>
<pin id="871" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_5_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="update_temp_mat_13_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_13_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="weights_6_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="2"/>
<pin id="882" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_6_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="update_temp_mat_14_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="1"/>
<pin id="888" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_14_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="weights_7_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="2"/>
<pin id="893" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="weights_7_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="sext_ln248_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="34" slack="1"/>
<pin id="899" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln248 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="25" slack="2"/>
<pin id="904" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="sext_ln241_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="34" slack="1"/>
<pin id="909" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241 "/>
</bind>
</comp>

<comp id="912" class="1005" name="sext_ln241_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="34" slack="1"/>
<pin id="914" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="sext_ln241_4_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="34" slack="1"/>
<pin id="919" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_4 "/>
</bind>
</comp>

<comp id="922" class="1005" name="sext_ln241_6_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="34" slack="1"/>
<pin id="924" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_6 "/>
</bind>
</comp>

<comp id="927" class="1005" name="sext_ln241_8_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="34" slack="1"/>
<pin id="929" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_8 "/>
</bind>
</comp>

<comp id="932" class="1005" name="sext_ln241_10_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="34" slack="1"/>
<pin id="934" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_10 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sext_ln241_12_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="34" slack="1"/>
<pin id="939" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_12 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sext_ln241_14_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="34" slack="1"/>
<pin id="944" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_14 "/>
</bind>
</comp>

<comp id="947" class="1005" name="shl_ln1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="42" slack="1"/>
<pin id="949" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="shl_ln_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="42" slack="1"/>
<pin id="954" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="957" class="1005" name="shl_ln241_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="42" slack="1"/>
<pin id="959" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="shl_ln241_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="42" slack="1"/>
<pin id="964" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="shl_ln241_3_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="42" slack="1"/>
<pin id="969" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="shl_ln241_4_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="42" slack="1"/>
<pin id="974" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_4 "/>
</bind>
</comp>

<comp id="977" class="1005" name="shl_ln241_5_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="42" slack="1"/>
<pin id="979" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_5 "/>
</bind>
</comp>

<comp id="982" class="1005" name="shl_ln241_6_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="42" slack="1"/>
<pin id="984" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_6 "/>
</bind>
</comp>

<comp id="987" class="1005" name="shl_ln241_7_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="42" slack="1"/>
<pin id="989" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="86" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="86" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="204" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="218" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="232" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="246" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="260" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="274" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="288" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="8" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="421" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="449"><net_src comp="436" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="450"><net_src comp="436" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="453"><net_src comp="436" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="454"><net_src comp="436" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="455"><net_src comp="436" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="459"><net_src comp="421" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="473"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="474"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="475"><net_src comp="126" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="477"><net_src comp="120" pin="2"/><net_sink comp="460" pin=4"/></net>

<net id="478"><net_src comp="66" pin="0"/><net_sink comp="460" pin=5"/></net>

<net id="479"><net_src comp="114" pin="2"/><net_sink comp="460" pin=6"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="481"><net_src comp="108" pin="2"/><net_sink comp="460" pin=8"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="483"><net_src comp="456" pin="1"/><net_sink comp="460" pin=10"/></net>

<net id="487"><net_src comp="460" pin="11"/><net_sink comp="484" pin=0"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="503"><net_src comp="132" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="505"><net_src comp="138" pin="2"/><net_sink comp="488" pin=4"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="488" pin=5"/></net>

<net id="507"><net_src comp="144" pin="2"/><net_sink comp="488" pin=6"/></net>

<net id="508"><net_src comp="68" pin="0"/><net_sink comp="488" pin=7"/></net>

<net id="509"><net_src comp="150" pin="2"/><net_sink comp="488" pin=8"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="488" pin=9"/></net>

<net id="511"><net_src comp="456" pin="1"/><net_sink comp="488" pin=10"/></net>

<net id="516"><net_src comp="430" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="191" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="295" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="301" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="307" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="313" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="319" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="325" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="331" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="78" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="344" pin="7"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="353" pin="7"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="76" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="362" pin="7"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="78" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="371" pin="7"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="380" pin="7"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="78" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="389" pin="7"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="76" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="398" pin="7"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="78" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="617"><net_src comp="76" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="407" pin="7"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="78" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="626"><net_src comp="80" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="82" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="84" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="629"><net_src comp="620" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="630"><net_src comp="620" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="631"><net_src comp="620" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="632"><net_src comp="620" pin="4"/><net_sink comp="177" pin=2"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="82" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="641"><net_src comp="84" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="642"><net_src comp="633" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="649"><net_src comp="80" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="82" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="652"><net_src comp="643" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="659"><net_src comp="80" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="82" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="84" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="662"><net_src comp="653" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="82" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="671"><net_src comp="84" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="672"><net_src comp="663" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="679"><net_src comp="80" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="682"><net_src comp="673" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="689"><net_src comp="80" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="82" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="84" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="692"><net_src comp="683" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="699"><net_src comp="80" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="82" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="84" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="702"><net_src comp="693" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="82" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="711"><net_src comp="84" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="712"><net_src comp="703" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="718"><net_src comp="484" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="72" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="549" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="721"><net_src comp="713" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="727"><net_src comp="517" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="72" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="556" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="730"><net_src comp="722" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="736"><net_src comp="521" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="72" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="564" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="739"><net_src comp="731" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="745"><net_src comp="525" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="72" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="572" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="748"><net_src comp="740" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="754"><net_src comp="529" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="72" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="580" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="757"><net_src comp="749" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="763"><net_src comp="533" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="72" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="588" pin="3"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="758" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="772"><net_src comp="537" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="72" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="596" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="775"><net_src comp="767" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="781"><net_src comp="541" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="72" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="604" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="784"><net_src comp="776" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="790"><net_src comp="545" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="72" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="612" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="793"><net_src comp="785" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="797"><net_src comp="104" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="804"><net_src comp="424" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="456" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="184" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="817"><net_src comp="197" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="823"><net_src comp="204" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="828"><net_src comp="211" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="834"><net_src comp="218" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="839"><net_src comp="225" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="845"><net_src comp="232" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="850"><net_src comp="239" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="856"><net_src comp="246" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="861"><net_src comp="253" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="867"><net_src comp="260" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="872"><net_src comp="267" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="878"><net_src comp="274" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="883"><net_src comp="281" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="889"><net_src comp="288" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="894"><net_src comp="337" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="900"><net_src comp="484" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="905"><net_src comp="488" pin="11"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="910"><net_src comp="517" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="915"><net_src comp="521" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="920"><net_src comp="525" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="925"><net_src comp="529" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="930"><net_src comp="533" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="935"><net_src comp="537" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="940"><net_src comp="541" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="945"><net_src comp="545" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="950"><net_src comp="549" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="955"><net_src comp="556" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="960"><net_src comp="564" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="965"><net_src comp="572" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="970"><net_src comp="580" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="975"><net_src comp="588" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="980"><net_src comp="596" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="985"><net_src comp="604" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="990"><net_src comp="612" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="785" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases_0 | {4 }
	Port: biases_3 | {4 }
	Port: biases_2 | {4 }
	Port: biases_1 | {4 }
	Port: weights_7 | {5 }
	Port: weights_6 | {5 }
	Port: weights_5 | {5 }
	Port: weights_4 | {5 }
	Port: weights_3 | {5 }
	Port: weights_2 | {5 }
	Port: weights_1 | {5 }
	Port: weights_0 | {5 }
 - Input state : 
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : biases_0 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : biases_3 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : biases_2 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : biases_1 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_7 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_6 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_5 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_4 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_3 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_2 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_1 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : weights_0 | {3 4 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_8 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_9 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_10 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_11 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_12 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_13 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_14 | {1 2 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : p_read | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : p_read1 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : p_read2 | {1 }
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 : p_read3 | {1 }
  - Chain level:
	State 1
		store_ln235 : 1
		i : 1
		icmp_ln235 : 2
		add_ln235 : 2
		br_ln235 : 3
		zext_ln235 : 2
		trunc_ln235 : 2
		update_temp_mat_addr : 3
		update_temp_mat_load : 4
		weights_0_addr : 3
		update_temp_mat_8_addr : 3
		weights_1_addr : 3
		update_temp_mat_9_addr : 3
		weights_2_addr : 3
		update_temp_mat_10_addr : 3
		weights_3_addr : 3
		update_temp_mat_11_addr : 3
		weights_4_addr : 3
		update_temp_mat_12_addr : 3
		weights_5_addr : 3
		update_temp_mat_13_addr : 3
		weights_6_addr : 3
		update_temp_mat_14_addr : 3
		update_temp_mat_8_load : 4
		update_temp_mat_9_load : 4
		update_temp_mat_10_load : 4
		update_temp_mat_11_load : 4
		update_temp_mat_12_load : 4
		update_temp_mat_13_load : 4
		update_temp_mat_14_load : 4
		weights_7_addr : 3
		tmp_1 : 3
		sext_ln248 : 4
		mul_ln248 : 5
		tmp_2 : 3
		switch_ln248 : 3
		store_ln235 : 3
	State 2
		sext_ln241 : 1
		mul_ln241 : 2
		sext_ln241_2 : 1
		mul_ln241_1 : 2
		sext_ln241_4 : 1
		mul_ln241_2 : 2
		sext_ln241_6 : 1
		mul_ln241_3 : 2
		sext_ln241_8 : 1
		mul_ln241_4 : 2
		sext_ln241_10 : 1
		mul_ln241_5 : 2
		sext_ln241_12 : 1
		mul_ln241_6 : 2
		sext_ln241_14 : 1
		mul_ln241_7 : 2
	State 3
		sext_ln248_1 : 1
		sub_ln248 : 2
	State 4
		shl_ln : 1
		sext_ln241_1 : 1
		sub_ln241 : 2
		sext_ln241_3 : 1
		sext_ln241_5 : 1
		sext_ln241_7 : 1
		sext_ln241_9 : 1
		sext_ln241_11 : 1
		sext_ln241_13 : 1
		sext_ln241_15 : 1
		shl_ln241_1 : 1
		sub_ln241_1 : 2
		shl_ln241_2 : 1
		sub_ln241_2 : 2
		shl_ln241_3 : 1
		sub_ln241_3 : 2
		shl_ln241_4 : 1
		sub_ln241_4 : 2
		shl_ln241_5 : 1
		sub_ln241_5 : 2
		shl_ln241_6 : 1
		sub_ln241_6 : 2
		shl_ln241_7 : 1
		sub_ln241_7 : 2
		trunc_ln4 : 1
		write_ln248 : 2
		write_ln248 : 2
		write_ln248 : 2
		write_ln248 : 2
	State 5
		trunc_ln3 : 1
		trunc_ln241_1 : 1
		trunc_ln241_2 : 1
		trunc_ln241_3 : 1
		trunc_ln241_4 : 1
		trunc_ln241_5 : 1
		trunc_ln241_6 : 1
		trunc_ln241_7 : 1
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
| sparsemux|        tmp_1_fu_460       |    0    |    0    |    20   |
|          |        tmp_2_fu_488       |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln235_fu_424     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln235_fu_430     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_713        |    1    |    0    |    0    |
|          |         grp_fu_722        |    1    |    0    |    0    |
|          |         grp_fu_731        |    1    |    0    |    0    |
|          |         grp_fu_740        |    1    |    0    |    0    |
|  mulsub  |         grp_fu_749        |    1    |    0    |    0    |
|          |         grp_fu_758        |    1    |    0    |    0    |
|          |         grp_fu_767        |    1    |    0    |    0    |
|          |         grp_fu_776        |    1    |    0    |    0    |
|          |         grp_fu_785        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    p_read_4_read_fu_108   |    0    |    0    |    0    |
|          |    p_read_5_read_fu_114   |    0    |    0    |    0    |
|          |    p_read15_read_fu_120   |    0    |    0    |    0    |
|   read   |    p_read_6_read_fu_126   |    0    |    0    |    0    |
|          | biases_0_read_read_fu_132 |    0    |    0    |    0    |
|          | biases_1_read_read_fu_138 |    0    |    0    |    0    |
|          | biases_2_read_read_fu_144 |    0    |    0    |    0    |
|          | biases_3_read_read_fu_150 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  write_ln248_write_fu_156 |    0    |    0    |    0    |
|   write  |  write_ln248_write_fu_163 |    0    |    0    |    0    |
|          |  write_ln248_write_fu_170 |    0    |    0    |    0    |
|          |  write_ln248_write_fu_177 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln235_fu_436     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln235_fu_456    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln248_fu_484     |    0    |    0    |    0    |
|          |     sext_ln241_fu_517     |    0    |    0    |    0    |
|          |    sext_ln241_2_fu_521    |    0    |    0    |    0    |
|          |    sext_ln241_4_fu_525    |    0    |    0    |    0    |
|   sext   |    sext_ln241_6_fu_529    |    0    |    0    |    0    |
|          |    sext_ln241_8_fu_533    |    0    |    0    |    0    |
|          |    sext_ln241_10_fu_537   |    0    |    0    |    0    |
|          |    sext_ln241_12_fu_541   |    0    |    0    |    0    |
|          |    sext_ln241_14_fu_545   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       shl_ln1_fu_549      |    0    |    0    |    0    |
|          |       shl_ln_fu_556       |    0    |    0    |    0    |
|          |     shl_ln241_1_fu_564    |    0    |    0    |    0    |
|          |     shl_ln241_2_fu_572    |    0    |    0    |    0    |
|bitconcatenate|     shl_ln241_3_fu_580    |    0    |    0    |    0    |
|          |     shl_ln241_4_fu_588    |    0    |    0    |    0    |
|          |     shl_ln241_5_fu_596    |    0    |    0    |    0    |
|          |     shl_ln241_6_fu_604    |    0    |    0    |    0    |
|          |     shl_ln241_7_fu_612    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      trunc_ln4_fu_620     |    0    |    0    |    0    |
|          |      trunc_ln3_fu_633     |    0    |    0    |    0    |
|          |    trunc_ln241_1_fu_643   |    0    |    0    |    0    |
|          |    trunc_ln241_2_fu_653   |    0    |    0    |    0    |
|partselect|    trunc_ln241_3_fu_663   |    0    |    0    |    0    |
|          |    trunc_ln241_4_fu_673   |    0    |    0    |    0    |
|          |    trunc_ln241_5_fu_683   |    0    |    0    |    0    |
|          |    trunc_ln241_6_fu_693   |    0    |    0    |    0    |
|          |    trunc_ln241_7_fu_703   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    9    |    0    |    60   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_4_reg_794          |    3   |
|       icmp_ln235_reg_801      |    1   |
|     sext_ln241_10_reg_932     |   34   |
|     sext_ln241_12_reg_937     |   34   |
|     sext_ln241_14_reg_942     |   34   |
|      sext_ln241_2_reg_912     |   34   |
|      sext_ln241_4_reg_917     |   34   |
|      sext_ln241_6_reg_922     |   34   |
|      sext_ln241_8_reg_927     |   34   |
|       sext_ln241_reg_907      |   34   |
|       sext_ln248_reg_897      |   34   |
|        shl_ln1_reg_947        |   42   |
|      shl_ln241_1_reg_957      |   42   |
|      shl_ln241_2_reg_962      |   42   |
|      shl_ln241_3_reg_967      |   42   |
|      shl_ln241_4_reg_972      |   42   |
|      shl_ln241_5_reg_977      |   42   |
|      shl_ln241_6_reg_982      |   42   |
|      shl_ln241_7_reg_987      |   42   |
|         shl_ln_reg_952        |   42   |
|         tmp_2_reg_902         |   25   |
|      trunc_ln235_reg_805      |    2   |
|update_temp_mat_10_addr_reg_842|    2   |
|update_temp_mat_11_addr_reg_853|    2   |
|update_temp_mat_12_addr_reg_864|    2   |
|update_temp_mat_13_addr_reg_875|    2   |
|update_temp_mat_14_addr_reg_886|    2   |
| update_temp_mat_8_addr_reg_820|    2   |
| update_temp_mat_9_addr_reg_831|    2   |
|  update_temp_mat_addr_reg_809 |    2   |
|     weights_0_addr_reg_814    |    2   |
|     weights_1_addr_reg_825    |    2   |
|     weights_2_addr_reg_836    |    2   |
|     weights_3_addr_reg_847    |    2   |
|     weights_4_addr_reg_858    |    2   |
|     weights_5_addr_reg_869    |    2   |
|     weights_6_addr_reg_880    |    2   |
|     weights_7_addr_reg_891    |    2   |
+-------------------------------+--------+
|             Total             |   747  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_191 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_295 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_301 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_307 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_313 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_319 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_325 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_331 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|     grp_fu_713    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_722    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_731    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_740    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_749    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_758    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_767    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_776    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_785    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   707  ||  8.835  ||    0    ||   198   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   198  |
|  Register |    -   |    -   |   747  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    8   |   747  |   258  |
+-----------+--------+--------+--------+--------+
