#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5633a2f5a4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5633a2f48d90 .scope module, "add_sub_logic_tb" "add_sub_logic_tb" 3 1;
 .timescale 0 0;
v0x5633a2fb3430_0 .net "add_sub_out", 31 0, v0x5633a2fb2a80_0;  1 drivers
v0x5633a2fb3510_0 .net "branch_conditions", 3 0, v0x5633a2fb2c20_0;  1 drivers
v0x5633a2fb35b0_0 .var "funct", 5 0;
L_0x7f0946241018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5633a2fb3650_0 .net "op1", 31 0, L_0x7f0946241018;  1 drivers
L_0x7f0946241060 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5633a2fb36f0_0 .net "op2", 31 0, L_0x7f0946241060;  1 drivers
v0x5633a2fb3790_0 .var "opcode", 5 0;
S_0x5633a2f48f20 .scope module, "dut" "add_sub_logic" 3 103, 4 1 0, S_0x5633a2f48d90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "op1";
    .port_info 3 /INPUT 32 "op2";
    .port_info 4 /OUTPUT 32 "add_sub_out";
    .port_info 5 /OUTPUT 4 "branch_conditions";
L_0x5633a2fc39e0 .functor AND 32, L_0x7f0946241018, L_0x7f0946241060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5633a2fc3c40 .functor OR 32, L_0x7f0946241018, L_0x7f0946241060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5633a2fc3ce0 .functor XOR 32, L_0x7f0946241018, L_0x7f0946241060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5633a2f8d160_0 .net "add_res", 31 0, L_0x5633a2fc3940;  1 drivers
v0x5633a2fb2a80_0 .var "add_sub_out", 31 0;
v0x5633a2fb2b60_0 .net "and_res", 31 0, L_0x5633a2fc39e0;  1 drivers
v0x5633a2fb2c20_0 .var "branch_conditions", 3 0;
v0x5633a2fb2d00_0 .net "funct", 5 0, v0x5633a2fb35b0_0;  1 drivers
v0x5633a2fb2e30_0 .net "op1", 31 0, L_0x7f0946241018;  alias, 1 drivers
v0x5633a2fb2f10_0 .net "op2", 31 0, L_0x7f0946241060;  alias, 1 drivers
v0x5633a2fb2ff0_0 .net "opcode", 5 0, v0x5633a2fb3790_0;  1 drivers
v0x5633a2fb30d0_0 .net "or_res", 31 0, L_0x5633a2fc3c40;  1 drivers
v0x5633a2fb31b0_0 .net "sub_res", 31 0, L_0x5633a2fc3a50;  1 drivers
v0x5633a2fb3290_0 .net "xor_res", 31 0, L_0x5633a2fc3ce0;  1 drivers
E_0x5633a2f8fc80/0 .event anyedge, v0x5633a2fb2ff0_0, v0x5633a2fb2d00_0, v0x5633a2f8d160_0, v0x5633a2fb31b0_0;
E_0x5633a2f8fc80/1 .event anyedge, v0x5633a2fb2b60_0, v0x5633a2fb30d0_0, v0x5633a2fb3290_0, v0x5633a2fb2e30_0;
E_0x5633a2f8fc80/2 .event anyedge, v0x5633a2fb2f10_0;
E_0x5633a2f8fc80 .event/or E_0x5633a2f8fc80/0, E_0x5633a2f8fc80/1, E_0x5633a2f8fc80/2;
L_0x5633a2fc3940 .arith/sum 32, L_0x7f0946241018, L_0x7f0946241060;
L_0x5633a2fc3a50 .arith/sub 32, L_0x7f0946241018, L_0x7f0946241060;
    .scope S_0x5633a2f48f20;
T_0 ;
Ewait_0 .event/or E_0x5633a2f8fc80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5633a2fb2ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5633a2fb2d00_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5633a2fb31b0_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5633a2fb2b60_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5633a2fb30d0_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5633a2fb3290_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5633a2fb2ff0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.8 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.9 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.10 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0x5633a2f8d160_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x5633a2fb2b60_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0x5633a2fb30d0_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x5633a2fb3290_0;
    %store/vec4 v0x5633a2fb2a80_0, 0, 32;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
T_0.1 ;
    %load/vec4 v0x5633a2fb2e30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.21, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5633a2fb2c20_0, 4, 3;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5633a2fb2e30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5633a2fb2c20_0, 4, 3;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5633a2fb2c20_0, 4, 3;
T_0.24 ;
T_0.22 ;
    %load/vec4 v0x5633a2fb2e30_0;
    %load/vec4 v0x5633a2fb2f10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5633a2fb2c20_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5633a2f48d90;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %vpi_call/w 3 18 "$display", "branch_conditions = %b", v0x5633a2fb3510_0 {0 0 0};
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 19 "$fatal", 32'sb00000000000000000000000000000001, "addiu is wrong." {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 24 "$fatal", 32'sb00000000000000000000000000000001, "addu is wrong." {0 0 0};
T_1.3 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 3 29 "$fatal", 32'sb00000000000000000000000000000001, "lb is wrong." {0 0 0};
T_1.5 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 3 34 "$fatal", 32'sb00000000000000000000000000000001, "lbu is wrong." {0 0 0};
T_1.7 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call/w 3 39 "$fatal", 32'sb00000000000000000000000000000001, "lh is wrong." {0 0 0};
T_1.9 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.10, 4;
    %jmp T_1.11;
T_1.10 ;
    %vpi_call/w 3 44 "$fatal", 32'sb00000000000000000000000000000001, "lhu is wrong." {0 0 0};
T_1.11 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000001, "lw is wrong." {0 0 0};
T_1.13 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %jmp T_1.15;
T_1.14 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "sb is wrong." {0 0 0};
T_1.15 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.16, 4;
    %jmp T_1.17;
T_1.16 ;
    %vpi_call/w 3 59 "$fatal", 32'sb00000000000000000000000000000001, "sh is wrong." {0 0 0};
T_1.17 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %add;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.18, 4;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call/w 3 64 "$fatal", 32'sb00000000000000000000000000000001, "sw is wrong." {0 0 0};
T_1.19 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %sub;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.20, 4;
    %jmp T_1.21;
T_1.20 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "subu is wrong." {0 0 0};
T_1.21 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %and;
    %vpi_call/w 3 74 "$display", "op1 & op2 = %b, add_sub_logic = %b", S<0,vec4,u32>, v0x5633a2fb3430_0 {1 0 0};
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %and;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.22, 4;
    %jmp T_1.23;
T_1.22 ;
    %vpi_call/w 3 75 "$fatal", 32'sb00000000000000000000000000000001, "and is wrong." {0 0 0};
T_1.23 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %and;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.24, 4;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call/w 3 80 "$fatal", 32'sb00000000000000000000000000000001, "andi is wrong." {0 0 0};
T_1.25 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %or;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.26, 4;
    %jmp T_1.27;
T_1.26 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "or is wrong." {0 0 0};
T_1.27 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %or;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.28, 4;
    %jmp T_1.29;
T_1.28 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "ori is wrong." {0 0 0};
T_1.29 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %xor;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.30, 4;
    %jmp T_1.31;
T_1.30 ;
    %vpi_call/w 3 95 "$fatal", 32'sb00000000000000000000000000000001, "xor is wrong." {0 0 0};
T_1.31 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x5633a2fb3790_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5633a2fb35b0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v0x5633a2fb3650_0;
    %load/vec4 v0x5633a2fb36f0_0;
    %xor;
    %load/vec4 v0x5633a2fb3430_0;
    %cmp/e;
    %jmp/0xz  T_1.32, 4;
    %jmp T_1.33;
T_1.32 ;
    %vpi_call/w 3 100 "$fatal", 32'sb00000000000000000000000000000001, "xori is wrong." {0 0 0};
T_1.33 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "add_sub_logic_tb.v";
    "add_sub_logic.v";
