// Seed: 147211567
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13
    , id_21,
    input supply1 id_14,
    output tri0 id_15,
    output wor id_16,
    output wand id_17,
    input tri id_18,
    output tri1 id_19
);
  assign id_21 = id_9;
  assign id_6  = id_10 < id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
    , id_9,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output wand id_6,
    input tri0 id_7
);
  initial id_9 <= "" & 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_6,
      id_3,
      id_6,
      id_1,
      id_6,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
