#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar 21 17:12:18 2024
# Process ID: 1436
# Current directory: D:/prj_FPGA/p2_cmoda7_MP3202_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15104 D:\prj_FPGA\p2_cmoda7_MP3202_Demo\p2_cmoda7_MP3202_Demo.xpr
# Log file: D:/prj_FPGA/p2_cmoda7_MP3202_Demo/vivado.log
# Journal file: D:/prj_FPGA/p2_cmoda7_MP3202_Demo\vivado.jou
# Running On: Mayer-Laptop, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/uart_tx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/uart_rx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v] -no_script -reset -force -quiet
remove_files  {D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/uart_tx.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/uart_rx.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v}
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v] -no_script -reset -force -quiet
remove_files  {D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v}
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/uart_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/clock_div_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/uart_tb.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/clock_div_tb.v}
import_files {D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/topmodule.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/clock_div.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/drv_segment.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/uart_tx.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/uart_rx.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_rx.v] -no_script -reset -force -quiet
remove_files  D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_rx.v
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_tx.v] -no_script -reset -force -quiet
remove_files  D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_tx.v
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/topmodule.v] -no_script -reset -force -quiet
remove_files  D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/topmodule.v
update_compile_order -fileset sources_1
import_files {D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/topmodule.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/clock_div.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/drv_segment.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/uart_tx.v D:/prj_FPGA/p1_cmoda7_XADC_Demo/p1_cmoda7_XADC_Demo.srcs/sources_1/new/uart_rx.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/topmodule.v] -no_script -reset -force -quiet
remove_files  D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/topmodule.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_tx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_rx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/drv_segment.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/clock_div.v] -no_script -reset -force -quiet
remove_files  {D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_tx.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/uart_rx.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/drv_segment.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/imports/new/clock_div.v}
add_files -norecurse {D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v}
update_compile_order -fileset sources_1
close [ open D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v w ]
add_files D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v
update_compile_order -fileset sources_1
