// Seed: 1560540773
module module_0 ();
  wire id_2;
  assign module_1.id_3 = 0;
  module_2 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always #1 id_4 <= id_1 + id_1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
