Austin, T. M. SimpleScalar home page. http://www.simplescalar.com/.
Austin, T. M. and Burger, D. C. 1998. Simplescalar 3.0 prerelease.
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Cochran, W. G. 1977. Sampling Techniques, 3rd ed. Wiley, New York.
Thomas M. Conte , Mary Ann Hirsch , Kishore N. Menezes, Reducing State Loss For Effective Trace Sampling of Superscalar Processors, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.468-477, October 07-09, 1996
Patrick Crowley , Jean-Loup Baer, On the use of trace sampling for architectural studies of desktop applications, Proceedings of the 1999 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.208-209, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301453.301573]
Eeckhout, L., Eyerman, S., Callens, B., and De Bosschere, K. 2003. Accurately warmed-up trace samples for the evaluation of cache memories. In Proceedings of the High Performance Computing Symposium---HPC2003. 267--274.
John E Freund , Ronald E Walpole, Mathematical statistics (4th ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1986
Sylvain Girbal , Gilles Mouchard , Albert Cohen , Olivier Temam, DiST: a simple, reliable and scalable method to significantly reduce processor architecture simulation time, Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 11-14, 2003, San Diego, CA, USA[doi>10.1145/781027.781029]
Haskins, Jr., J. W. 2003. Accelerating Sampled Microarchitecture Simulations: Rapid Warm Up for Simulated Hardware State. Ph.D. Thesis, University of Virginia.
Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.32, September 23-26, 2001
R. S. Burugula , K. Skadron, Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.195-203, March 06-08, 2003
Jr Haskins , K. Skadron , AJ KleinOsowski , D. J. Lilja, Techniques for Accurate, Accelerated Processor Simulation: Analysis of Reduced Inputs and Sampling, University of Virginia, Charlottesville, VA, 2002
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Henry, G. T. 1990. Practical Sampling. Sage, Thousand Oaks, CA.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
M. G. Kendall , A. Stuart , J. K. Ord, Kendall's advanced theory of statistics, Oxford University Press, Inc., New York, NY, 1987
Kessler, R. E., Hill, M. D., and Wood, D. A. 1991. A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches. Tech. Rep. 1048, Univ. of Wisconsin-Madison Computer Sciences Dept. Sept.
Kessler, R. E., McLellan, E. J., and Webb, D. A. 1996. The Alpha 21264 Microprocessor Architecture. Tech. Report, Compaq Computer Corporation. http://h18002.www1.hp.com/alphaserver/download/ev6chip.pdf.
KleinOsowski, A., Flynn, J., Meares, N., and Lilja, D. J. 2000. Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research. In Proceedings of the 3rd IEEE Annual Workshop on Workload Characterization. 73--82.
KleinOsowski, A. and Lilja, D. J. 2002. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Tech. Report 02--08, University of Minnesota ARCTiC Labs. Oct.
Nguyen, A., Wellman, J., and Bose, P. 1997. PARSIM: A parallel trace-driven simulation facility for fast and accurate performance analysis studies. In Proceedings of the International Performance Computing, and Communications Conference. 291--297.
Ochoa, L. M. J., Ibáñez, P. E., and Viñals, V. 1996. Warm time-sampling: Fast and accurate cycle-level simulation of cache memory. In Proceedings of the 22nd Euromicro International Conference Short Contributions. 39--44.
Erez Perelman , Greg Hamerly , Brad Calder, Picking Statistically Valid and Early Simulation Points, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.244, September 27-October 01, 2003
Vidyadhar Phalke , Bhaskarpillai Gopinath, An inter-reference gap model for temporal locality in program behavior, Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.291-300, May 15-19, 1995, Ottawa, Ontario, Canada[doi>10.1145/223587.223620]
Sherwood, T., Calder, B., Perelman, E., and Hamerly, G. SimPoint home page. http://www-cse.ucsd.edu/calder/simpoint/.
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Kevin Skadron , Pritpal S. Ahuja , Margaret Martonosi , Douglas W. Clark, Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques, IEEE Transactions on Computers, v.48 n.11, p.1260-1281, November 1999[doi>10.1109/12.811115]
Standard Performance Evaluation Corporation. 1999. SPEC CPU2000 Benchmarks. WWW site: http://www.specbench.org/osg/cpu2000.
Sternstein, M. 1996. Statistics. Barron's Educational Series, Inc., New York.
Taylor, J. R. 1982. An Introduction to Error Analysis: The Study of Uncertainty in Physical Measurements. University Science Books, Mill Valley, CA.
Dominique Thiébaut, On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio, IEEE Transactions on Computers, v.38 n.7, p.1012-1026, July 1989[doi>10.1109/12.30852]
Underwood, B., Duncan, C., Taylor, J., and Cotton, J. 1954. Elementary Statistics. Appleton-Century-Crofts, New York.
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.79-89, May 21-24, 1991, San Diego, California, USA[doi>10.1145/107971.107981]
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
