{
  "Top": "svm",
  "RtlTop": "svm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "175969",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "svm",
    "Version": "1.0",
    "DisplayName": "Svm",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/svm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/svm_Co.vhd",
      "impl\/vhdl\/svm_dadd_64ns_64nfYi.vhd",
      "impl\/vhdl\/svm_dcmp_64ns_64nhbi.vhd",
      "impl\/vhdl\/svm_dexp_64ns_64nibs.vhd",
      "impl\/vhdl\/svm_dmul_64ns_64ng8j.vhd",
      "impl\/vhdl\/svm_faddfsub_32nsbkb.vhd",
      "impl\/vhdl\/svm_fmul_32ns_32ndEe.vhd",
      "impl\/vhdl\/svm_fpext_32ns_64eOg.vhd",
      "impl\/vhdl\/svm_fsub_32ns_32ncud.vhd",
      "impl\/vhdl\/svm_SupVec_0.vhd",
      "impl\/vhdl\/svm_SupVec_1.vhd",
      "impl\/vhdl\/svm_SupVec_2.vhd",
      "impl\/vhdl\/svm_SupVec_3.vhd",
      "impl\/vhdl\/svm_SupVec_4.vhd",
      "impl\/vhdl\/svm_SupVec_5.vhd",
      "impl\/vhdl\/svm_SupVec_6.vhd",
      "impl\/vhdl\/svm_SupVec_7.vhd",
      "impl\/vhdl\/svm_SupVec_8.vhd",
      "impl\/vhdl\/svm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/svm_Co.v",
      "impl\/verilog\/svm_Co_rom.dat",
      "impl\/verilog\/svm_dadd_64ns_64nfYi.v",
      "impl\/verilog\/svm_dcmp_64ns_64nhbi.v",
      "impl\/verilog\/svm_dexp_64ns_64nibs.v",
      "impl\/verilog\/svm_dmul_64ns_64ng8j.v",
      "impl\/verilog\/svm_faddfsub_32nsbkb.v",
      "impl\/verilog\/svm_fmul_32ns_32ndEe.v",
      "impl\/verilog\/svm_fpext_32ns_64eOg.v",
      "impl\/verilog\/svm_fsub_32ns_32ncud.v",
      "impl\/verilog\/svm_SupVec_0.v",
      "impl\/verilog\/svm_SupVec_0_rom.dat",
      "impl\/verilog\/svm_SupVec_1.v",
      "impl\/verilog\/svm_SupVec_1_rom.dat",
      "impl\/verilog\/svm_SupVec_2.v",
      "impl\/verilog\/svm_SupVec_2_rom.dat",
      "impl\/verilog\/svm_SupVec_3.v",
      "impl\/verilog\/svm_SupVec_3_rom.dat",
      "impl\/verilog\/svm_SupVec_4.v",
      "impl\/verilog\/svm_SupVec_4_rom.dat",
      "impl\/verilog\/svm_SupVec_5.v",
      "impl\/verilog\/svm_SupVec_5_rom.dat",
      "impl\/verilog\/svm_SupVec_6.v",
      "impl\/verilog\/svm_SupVec_6_rom.dat",
      "impl\/verilog\/svm_SupVec_7.v",
      "impl\/verilog\/svm_SupVec_7_rom.dat",
      "impl\/verilog\/svm_SupVec_8.v",
      "impl\/verilog\/svm_SupVec_8_rom.dat",
      "impl\/verilog\/svm.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/svm_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/svm_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/svm_ap_dexp_16_full_dsp_64_ip.tcl",
      "impl\/misc\/svm_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/svm_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/svm_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/svm_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/svm_ap_fsub_3_full_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "svm_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name svm_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name svm_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_dexp_16_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name svm_ap_dexp_16_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_dmul_4_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name svm_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svm_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svm_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name svm_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "svm_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svm_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "class_hw": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "x_0_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_0_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_1_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_1_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_2_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_2_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_3_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_3_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_4_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_4_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_5_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_5_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_6_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_6_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_7_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_7_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "x_8_address0": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "x_8_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "class_hw": {
      "dir": "out",
      "width": "16"
    },
    "class_hw_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "x_0_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_1_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_2_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_2_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_3_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_3_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_4_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_4_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_5_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_5_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_6_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_6_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_7_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_7_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_8_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_8_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_8_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "class_hw": {
      "interfaceRef": "class_hw",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "x_0_q0": {
      "interfaceRef": "x_0_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_1_q0": {
      "interfaceRef": "x_1_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_2_q0": {
      "interfaceRef": "x_2_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_3_q0": {
      "interfaceRef": "x_3_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_4_q0": {
      "interfaceRef": "x_4_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_5_q0": {
      "interfaceRef": "x_5_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_6_q0": {
      "interfaceRef": "x_6_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_7_q0": {
      "interfaceRef": "x_7_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    },
    "x_8_q0": {
      "interfaceRef": "x_8_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "svm"},
    "Metrics": {"svm": {
        "Latency": {
          "LatencyBest": "175969",
          "LatencyAvg": "175969",
          "LatencyWorst": "175969",
          "PipelineII": "175970",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.427"
        },
        "Loops": [{
            "Name": "Sum_Outter_Loop",
            "TripCount": "1222",
            "Latency": "175968",
            "PipelineII": "",
            "PipelineDepth": "144",
            "Loops": [{
                "Name": "Sum_Inner_Loop",
                "TripCount": "2",
                "Latency": "102",
                "PipelineII": "",
                "PipelineDepth": "51"
              }]
          }],
        "Area": {
          "BRAM_18K": "76",
          "DSP48E": "54",
          "FF": "4989",
          "LUT": "8087"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-07-16 00:46:24 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
