##set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {senor/ro_counter/ro/wi_7}]
#set_property IOSTANDARD LVCMOS18 [get_ports en]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[8]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[9]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[10]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[11]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[12]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[13]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[14]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {freq[15]}]
#set_property IOSTANDARD LVCMOS18 [get_ports ref_clk]

set_property IOSTANDARD LVCMOS18 [get_ports {debug[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {debug[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {freq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports en]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property PACKAGE_PIN A2 [get_ports clk]
set_property PACKAGE_PIN A3 [get_ports {debug[15]}]
set_property PACKAGE_PIN A4 [get_ports {debug[14]}]
set_property PACKAGE_PIN A5 [get_ports {debug[13]}]
set_property PACKAGE_PIN A7 [get_ports {debug[12]}]
set_property PACKAGE_PIN A8 [get_ports {debug[11]}]
set_property PACKAGE_PIN A9 [get_ports {debug[10]}]
set_property PACKAGE_PIN A10 [get_ports {debug[9]}]
set_property PACKAGE_PIN A12 [get_ports {debug[8]}]
set_property PACKAGE_PIN A13 [get_ports {debug[7]}]
set_property PACKAGE_PIN A14 [get_ports {debug[6]}]
set_property PACKAGE_PIN A15 [get_ports {debug[5]}]
set_property PACKAGE_PIN B1 [get_ports {debug[4]}]
set_property PACKAGE_PIN B2 [get_ports {debug[3]}]
set_property PACKAGE_PIN B4 [get_ports {debug[2]}]
set_property PACKAGE_PIN B5 [get_ports {debug[1]}]
set_property PACKAGE_PIN B6 [get_ports {debug[0]}]
set_property PACKAGE_PIN B7 [get_ports {freq[15]}]
set_property PACKAGE_PIN B9 [get_ports {freq[14]}]
set_property PACKAGE_PIN B10 [get_ports {freq[13]}]
set_property PACKAGE_PIN B11 [get_ports {freq[12]}]
set_property PACKAGE_PIN B12 [get_ports {freq[11]}]
set_property PACKAGE_PIN B14 [get_ports {freq[10]}]
set_property PACKAGE_PIN B15 [get_ports {freq[9]}]
set_property PACKAGE_PIN B16 [get_ports {freq[8]}]
set_property PACKAGE_PIN C1 [get_ports {freq[7]}]
set_property PACKAGE_PIN C2 [get_ports {freq[6]}]
set_property PACKAGE_PIN C3 [get_ports {freq[5]}]
set_property PACKAGE_PIN C4 [get_ports {freq[4]}]
set_property PACKAGE_PIN C6 [get_ports {freq[3]}]
set_property PACKAGE_PIN C7 [get_ports {freq[2]}]
set_property PACKAGE_PIN C8 [get_ports {freq[1]}]
set_property PACKAGE_PIN C9 [get_ports {freq[0]}]
set_property PACKAGE_PIN C11 [get_ports en]
set_property PACKAGE_PIN C12 [get_ports rst]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
