Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  4 22:48:00 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
HPDR-1     Warning           Port pin direction inconsistency                    4           
LUTAR-1    Warning           LUT drives async reset alert                        6           
TIMING-18  Warning           Missing input or output delay                       18          
TIMING-20  Warning           Non-clocked latch                                   14          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: display/segment0_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment0_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/segment1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/segment1_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                 1540        0.155        0.000                      0                 1540        2.000        0.000                       0                   603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clk_pin                      {0.000 4.000}        8.000           125.000         
sys_con/clk_wizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0             {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                            6.432        0.000                      0                   31        0.180        0.000                      0                   31        3.500        0.000                       0                    33  
sys_con/clk_wizard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   1.839        0.000                      0                 1381        0.155        0.000                      0                 1381        3.500        0.000                       0                   566  
  clkfbout_clk_wiz_0                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.606        0.000                      0                  828        1.113        0.000                      0                  828  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        0.372        0.000                      0                   91        1.560        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.518ns (34.188%)  route 0.997ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.669     5.338    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDPE (Prop_fdpe_C_Q)         0.518     5.856 r  sys_con/reset_counter_reg[30]/Q
                         net (fo=1, routed)           0.997     6.853    sys_con/reset_counter[30]
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    12.956    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
                         clock pessimism              0.391    13.348    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y27         FDPE (Setup_fdpe_C_D)       -0.028    13.284    sys_con/reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.467%)  route 0.647ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.518     5.860 r  sys_con/reset_counter_reg[23]/Q
                         net (fo=1, routed)           0.647     6.507    sys_con/reset_counter[23]
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    12.888    sys_con/XCLK
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[24]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X33Y16         FDPE (Setup_fdpe_C_D)       -0.067    13.211    sys_con/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.294%)  route 0.651ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.345    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.518     5.863 r  sys_con/reset_counter_reg[0]/Q
                         net (fo=1, routed)           0.651     6.514    sys_con/reset_counter[0]
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    12.894    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[1]/C
                         clock pessimism              0.428    13.323    
                         clock uncertainty           -0.035    13.287    
    SLICE_X33Y7          FDPE (Setup_fdpe_C_D)       -0.067    13.220    sys_con/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.759%)  route 0.614ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.345    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.518     5.863 r  sys_con/reset_counter_reg[15]/Q
                         net (fo=1, routed)           0.614     6.477    sys_con/reset_counter[15]
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    sys_con/XCLK
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[16]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X33Y12         FDPE (Setup_fdpe_C_D)       -0.067    13.214    sys_con/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.513%)  route 0.642ns (58.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.345    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.801 r  sys_con/reset_counter_reg[11]/Q
                         net (fo=1, routed)           0.642     6.443    sys_con/reset_counter[11]
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    12.894    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[12]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X33Y8          FDPE (Setup_fdpe_C_D)       -0.061    13.248    sys_con/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.518     5.860 r  sys_con/reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.610     6.470    sys_con/reset_counter[22]
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[23]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X32Y12         FDPE (Setup_fdpe_C_D)       -0.028    13.278    sys_con/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.669     5.338    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDPE (Prop_fdpe_C_Q)         0.518     5.856 r  sys_con/reset_counter_reg[29]/Q
                         net (fo=1, routed)           0.610     6.466    sys_con/reset_counter[29]
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    12.888    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[30]/C
                         clock pessimism              0.449    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X32Y16         FDPE (Setup_fdpe_C_D)       -0.028    13.274    sys_con/reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.345    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.518     5.863 r  sys_con/reset_counter_reg[8]/Q
                         net (fo=1, routed)           0.610     6.473    sys_con/reset_counter[8]
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    12.894    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[9]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X32Y8          FDPE (Setup_fdpe_C_D)       -0.028    13.281    sys_con/reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    sys_con/XCLK
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDPE (Prop_fdpe_C_Q)         0.456     5.798 r  sys_con/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.622     6.420    sys_con/reset_counter[18]
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    sys_con/XCLK
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[19]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X33Y12         FDPE (Setup_fdpe_C_D)       -0.058    13.248    sys_con/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.676     5.345    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.801 r  sys_con/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.622     6.423    sys_con/reset_counter[12]
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    12.894    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[13]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X33Y8          FDPE (Setup_fdpe_C_D)       -0.058    13.251    sys_con/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  6.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  sys_con/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.112     1.729    sys_con/reset_counter[4]
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X32Y7          FDPE (Hold_fdpe_C_D)         0.060     1.549    sys_con/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  sys_con/reset_counter_reg[13]/Q
                         net (fo=1, routed)           0.112     1.729    sys_con/reset_counter[13]
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[14]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X32Y8          FDPE (Hold_fdpe_C_D)         0.059     1.548    sys_con/reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    sys_con/XCLK
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  sys_con/reset_counter_reg[19]/Q
                         net (fo=1, routed)           0.112     1.727    sys_con/reset_counter[19]
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[20]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X32Y12         FDPE (Hold_fdpe_C_D)         0.059     1.546    sys_con/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  sys_con/reset_counter_reg[7]/Q
                         net (fo=1, routed)           0.112     1.752    sys_con/reset_counter[7]
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X32Y8          FDPE (Hold_fdpe_C_D)         0.063     1.555    sys_con/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X32Y8          FDPE                                         r  sys_con/reset_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  sys_con/reset_counter_reg[9]/Q
                         net (fo=1, routed)           0.145     1.785    sys_con/reset_counter[9]
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X33Y8          FDPE (Hold_fdpe_C_D)         0.070     1.559    sys_con/reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  sys_con/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.170     1.787    sys_con/reset_counter[1]
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X33Y7          FDPE (Hold_fdpe_C_D)         0.066     1.542    sys_con/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.472    sys_con/XCLK
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  sys_con/reset_counter_reg[26]/Q
                         net (fo=1, routed)           0.176     1.790    sys_con/reset_counter[26]
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[27]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X32Y16         FDPE (Hold_fdpe_C_D)         0.059     1.544    sys_con/reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.148     1.624 r  sys_con/reset_counter_reg[5]/Q
                         net (fo=1, routed)           0.119     1.743    sys_con/reset_counter[5]
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X32Y7          FDPE (Hold_fdpe_C_D)        -0.001     1.475    sys_con/reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.476    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  sys_con/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.201     1.818    sys_con/reset_counter[3]
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X33Y7          FDPE (Hold_fdpe_C_D)         0.072     1.548    sys_con/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  sys_con/reset_counter_reg[21]/Q
                         net (fo=1, routed)           0.170     1.808    sys_con/reset_counter[21]
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    sys_con/XCLK
    SLICE_X32Y12         FDPE                                         r  sys_con/reset_counter_reg[22]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X32Y12         FDPE (Hold_fdpe_C_D)         0.063     1.537    sys_con/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { XCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  XCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y7     sys_con/reset_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y8     sys_con/reset_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y8     sys_con/reset_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y8     sys_con/reset_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y8     sys_con/reset_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y8     sys_con/reset_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y8     sys_con/reset_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y12    sys_con/reset_counter_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y12    sys_con/reset_counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y7     sys_con/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y7     sys_con/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y7     sys_con/reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y7     sys_con/reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X33Y8     sys_con/reset_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_con/clk_wizard/inst/clk_in1
  To Clock:  sys_con/clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_con/clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_con/clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.535ns (45.869%)  route 2.992ns (54.131%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.280    display/update_timer/clear_0
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.567     9.570    display/update_timer/clk_out1
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[28]/C
                         clock pessimism              0.142     9.712    
                         clock uncertainty           -0.069     9.643    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524     9.119    display/update_timer/count_reg[28]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.535ns (45.869%)  route 2.992ns (54.131%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.280    display/update_timer/clear_0
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.567     9.570    display/update_timer/clk_out1
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[29]/C
                         clock pessimism              0.142     9.712    
                         clock uncertainty           -0.069     9.643    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524     9.119    display/update_timer/count_reg[29]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.535ns (45.869%)  route 2.992ns (54.131%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.280    display/update_timer/clear_0
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.567     9.570    display/update_timer/clk_out1
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[30]/C
                         clock pessimism              0.142     9.712    
                         clock uncertainty           -0.069     9.643    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524     9.119    display/update_timer/count_reg[30]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.535ns (45.869%)  route 2.992ns (54.131%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.280    display/update_timer/clear_0
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.567     9.570    display/update_timer/clk_out1
    SLICE_X38Y17         FDRE                                         r  display/update_timer/count_reg[31]/C
                         clock pessimism              0.142     9.712    
                         clock uncertainty           -0.069     9.643    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524     9.119    display/update_timer/count_reg[31]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.535ns (45.871%)  route 2.991ns (54.129%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.279    display/update_timer/clear_0
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.568     9.571    display/update_timer/clk_out1
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[24]/C
                         clock pessimism              0.142     9.713    
                         clock uncertainty           -0.069     9.644    
    SLICE_X38Y16         FDRE (Setup_fdre_C_R)       -0.524     9.120    display/update_timer/count_reg[24]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.535ns (45.871%)  route 2.991ns (54.129%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.279    display/update_timer/clear_0
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.568     9.571    display/update_timer/clk_out1
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[25]/C
                         clock pessimism              0.142     9.713    
                         clock uncertainty           -0.069     9.644    
    SLICE_X38Y16         FDRE (Setup_fdre_C_R)       -0.524     9.120    display/update_timer/count_reg[25]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.535ns (45.871%)  route 2.991ns (54.129%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.279    display/update_timer/clear_0
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.568     9.571    display/update_timer/clk_out1
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[26]/C
                         clock pessimism              0.142     9.713    
                         clock uncertainty           -0.069     9.644    
    SLICE_X38Y16         FDRE (Setup_fdre_C_R)       -0.524     9.120    display/update_timer/count_reg[26]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.535ns (45.871%)  route 2.991ns (54.129%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.687     7.279    display/update_timer/clear_0
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.568     9.571    display/update_timer/clk_out1
    SLICE_X38Y16         FDRE                                         r  display/update_timer/count_reg[27]/C
                         clock pessimism              0.142     9.713    
                         clock uncertainty           -0.069     9.644    
    SLICE_X38Y16         FDRE (Setup_fdre_C_R)       -0.524     9.120    display/update_timer/count_reg[27]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.535ns (45.808%)  route 2.999ns (54.192%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 9.576 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.694     7.287    display/update_timer/clear_0
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.573     9.576    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
                         clock pessimism              0.167     9.743    
                         clock uncertainty           -0.069     9.674    
    SLICE_X38Y10         FDRE (Setup_fdre_C_R)       -0.524     9.150    display/update_timer/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 display/update_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/update_timer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.535ns (45.808%)  route 2.999ns (54.192%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 9.576 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.750     1.753    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  display/update_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.639     2.910    display/update_timer/count_reg[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.490 r  display/update_timer/timer_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.490    display/update_timer/timer_reg_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  display/update_timer/timer_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.604    display/update_timer/timer_reg_i_13_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.718 r  display/update_timer/timer_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.718    display/update_timer/timer_reg_i_17_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.832 r  display/update_timer/timer_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.832    display/update_timer/timer_reg_i_8_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.946 r  display/update_timer/timer_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.946    display/update_timer/timer_reg_i_7_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.060 r  display/update_timer/timer_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.060    display/update_timer/timer_reg_i_10_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.373 f  display/update_timer/timer_reg_i_14/O[3]
                         net (fo=1, routed)           0.647     5.020    display/update_timer/timer_reg_i_14_n_4
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.306     5.326 f  display/update_timer/timer_i_15/O
                         net (fo=1, routed)           0.444     5.770    display/update_timer/timer_i_15_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.894 f  display/update_timer/timer_i_4/O
                         net (fo=2, routed)           0.574     6.469    sys_con/count_reg[0]_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  sys_con/count[0]_i_1/O
                         net (fo=32, routed)          0.694     7.287    display/update_timer/clear_0
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.573     9.576    display/update_timer/clk_out1
    SLICE_X38Y10         FDRE                                         r  display/update_timer/count_reg[1]/C
                         clock pessimism              0.167     9.743    
                         clock uncertainty           -0.069     9.674    
    SLICE_X38Y10         FDRE (Setup_fdre_C_R)       -0.524     9.150    display/update_timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  1.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/data_index_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.226ns (41.783%)  route 0.315ns (58.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.547     0.549    uart_inst/transmitter/clk_out1
    SLICE_X21Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  uart_inst/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.315     0.991    uart_inst/transmitter/baud_rate_clk_reg_n_0
    SLICE_X24Y29         LUT5 (Prop_lut5_I1_O)        0.098     1.089 r  uart_inst/transmitter/data_index_reset_i_1/O
                         net (fo=1, routed)           0.000     1.089    uart_inst/transmitter/data_index_reset_i_1_n_0
    SLICE_X24Y29         FDSE                                         r  uart_inst/transmitter/data_index_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.817     0.819    uart_inst/transmitter/clk_out1
    SLICE_X24Y29         FDSE                                         r  uart_inst/transmitter/data_index_reset_reg/C
                         clock pessimism             -0.005     0.814    
    SLICE_X24Y29         FDSE (Hold_fdse_C_D)         0.120     0.934    uart_inst/transmitter/data_index_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 keypad_inst/keys_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[7].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.582     0.584    keypad_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  keypad_inst/keys_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  keypad_inst/keys_stored_reg[7]/Q
                         net (fo=1, routed)           0.101     0.826    keypad_inst/row_debounce[7].debounce_keys/flipflops_reg[0]_0[0]
    SLICE_X36Y30         FDCE                                         r  keypad_inst/row_debounce[7].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.849     0.851    keypad_inst/row_debounce[7].debounce_keys/clk_out1
    SLICE_X36Y30         FDCE                                         r  keypad_inst/row_debounce[7].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X36Y30         FDCE (Hold_fdce_C_D)         0.066     0.664    keypad_inst/row_debounce[7].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_data_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.553     0.555    clk
    SLICE_X26Y28         FDRE                                         r  uart_data_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  uart_data_tx_reg[6]/Q
                         net (fo=1, routed)           0.121     0.817    uart_inst/transmitter/stored_data_reg[6]_0[5]
    SLICE_X26Y29         FDRE                                         r  uart_inst/transmitter/stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.820     0.822    uart_inst/transmitter/clk_out1
    SLICE_X26Y29         FDRE                                         r  uart_inst/transmitter/stored_data_reg[6]/C
                         clock pessimism             -0.252     0.570    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.075     0.645    uart_inst/transmitter/stored_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keypad_inst/keys_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[6].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.581     0.583    keypad_inst/clk_out1
    SLICE_X37Y29         FDRE                                         r  keypad_inst/keys_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  keypad_inst/keys_stored_reg[6]/Q
                         net (fo=1, routed)           0.119     0.843    keypad_inst/row_debounce[6].debounce_keys/flipflops_reg[0]_0[0]
    SLICE_X36Y29         FDCE                                         r  keypad_inst/row_debounce[6].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.848     0.850    keypad_inst/row_debounce[6].debounce_keys/clk_out1
    SLICE_X36Y29         FDCE                                         r  keypad_inst/row_debounce[6].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.254     0.596    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.072     0.668    keypad_inst/row_debounce[6].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keypad_inst/keys_stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.580     0.582    keypad_inst/clk_out1
    SLICE_X37Y28         FDRE                                         r  keypad_inst/keys_stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  keypad_inst/keys_stored_reg[1]/Q
                         net (fo=1, routed)           0.122     0.845    keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[0]_0[0]
    SLICE_X36Y26         FDCE                                         r  keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.844     0.846    keypad_inst/row_debounce[1].debounce_keys/clk_out1
    SLICE_X36Y26         FDCE                                         r  keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.253     0.593    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.075     0.668    keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keypad_inst/keys_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.580     0.582    keypad_inst/clk_out1
    SLICE_X37Y28         FDRE                                         r  keypad_inst/keys_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  keypad_inst/keys_stored_reg[3]/Q
                         net (fo=1, routed)           0.116     0.839    keypad_inst/row_debounce[3].debounce_keys/D[0]
    SLICE_X36Y26         FDCE                                         r  keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.844     0.846    keypad_inst/row_debounce[3].debounce_keys/clk_out1
    SLICE_X36Y26         FDCE                                         r  keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.253     0.593    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.066     0.659    keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_data_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.554     0.556    clk
    SLICE_X30Y29         FDRE                                         r  uart_data_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  uart_data_tx_reg[2]/Q
                         net (fo=1, routed)           0.118     0.838    uart_inst/transmitter/stored_data_reg[6]_0[2]
    SLICE_X26Y29         FDRE                                         r  uart_inst/transmitter/stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.820     0.822    uart_inst/transmitter/clk_out1
    SLICE_X26Y29         FDRE                                         r  uart_inst/transmitter/stored_data_reg[2]/C
                         clock pessimism             -0.233     0.589    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.066     0.655    uart_inst/transmitter/stored_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display/segment0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.591     0.593    display/clk_out1
    SLICE_X40Y7          FDRE                                         r  display/segment0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  display/segment0_reg[2]/Q
                         net (fo=17, routed)          0.120     0.854    display/segment0_reg_n_0_[2]
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.048     0.902 r  display/segment0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.902    display/segment0_count[3]
    SLICE_X41Y7          FDRE                                         r  display/segment0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.860     0.862    display/clk_out1
    SLICE_X41Y7          FDRE                                         r  display/segment0_reg[3]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.107     0.713    display/segment0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keypad_inst/FSM_onehot_columns_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/FSM_onehot_columns_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.816%)  route 0.131ns (48.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.585     0.587    keypad_inst/clk_out1
    SLICE_X43Y31         FDCE                                         r  keypad_inst/FSM_onehot_columns_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  keypad_inst/FSM_onehot_columns_reg[5]/Q
                         net (fo=12, routed)          0.131     0.859    keypad_inst/FSM_onehot_columns_reg_n_0_[5]
    SLICE_X41Y31         FDCE                                         r  keypad_inst/FSM_onehot_columns_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.852     0.854    keypad_inst/clk_out1
    SLICE_X41Y31         FDCE                                         r  keypad_inst/FSM_onehot_columns_reg[6]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.066     0.667    keypad_inst/FSM_onehot_columns_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keypad_inst/keys_stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[11].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.580     0.582    keypad_inst/clk_out1
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  keypad_inst/keys_stored_reg[11]/Q
                         net (fo=1, routed)           0.116     0.862    keypad_inst/row_debounce[11].debounce_keys/D[0]
    SLICE_X39Y28         FDCE                                         r  keypad_inst/row_debounce[11].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.847     0.849    keypad_inst/row_debounce[11].debounce_keys/clk_out1
    SLICE_X39Y28         FDCE                                         r  keypad_inst/row_debounce[11].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X39Y28         FDCE (Hold_fdce_C_D)         0.075     0.670    keypad_inst/row_debounce[11].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    sys_con/clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X22Y27     tx_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y28     uart_data_tx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y29     uart_data_tx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y29     uart_data_tx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y29     uart_data_tx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y28     uart_data_tx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y28     uart_data_tx_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y7      display/segment0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y27     tx_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y27     tx_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y28     uart_data_tx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y28     uart_data_tx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y27     tx_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y27     tx_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y28     uart_data_tx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y28     uart_data_tx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y29     uart_data_tx_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    sys_con/clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.518ns (18.011%)  route 2.358ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          2.358     8.283    display/Q[0]
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[0]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524     8.889    display/segment1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.518ns (18.011%)  route 2.358ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          2.358     8.283    display/Q[0]
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524     8.889    display/segment1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.518ns (18.011%)  route 2.358ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          2.358     8.283    display/Q[0]
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[2]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524     8.889    display/segment1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.518ns (18.011%)  route 2.358ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          2.358     8.283    display/Q[0]
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524     8.889    display/segment1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/one_second_timer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.642ns (21.636%)  route 2.325ns (78.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.580     7.504    sys_con/Q[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.628 r  sys_con/count[0]_i_1__0/O
                         net (fo=32, routed)          0.746     8.374    display/one_second_timer/clear
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/one_second_timer/clk_out1
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[0]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X39Y2          FDRE (Setup_fdre_C_R)       -0.429     8.984    display/one_second_timer/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/one_second_timer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.642ns (21.636%)  route 2.325ns (78.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.580     7.504    sys_con/Q[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.628 r  sys_con/count[0]_i_1__0/O
                         net (fo=32, routed)          0.746     8.374    display/one_second_timer/clear
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/one_second_timer/clk_out1
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[1]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X39Y2          FDRE (Setup_fdre_C_R)       -0.429     8.984    display/one_second_timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/one_second_timer/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.642ns (21.636%)  route 2.325ns (78.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.580     7.504    sys_con/Q[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.628 r  sys_con/count[0]_i_1__0/O
                         net (fo=32, routed)          0.746     8.374    display/one_second_timer/clear
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/one_second_timer/clk_out1
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[2]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X39Y2          FDRE (Setup_fdre_C_R)       -0.429     8.984    display/one_second_timer/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/one_second_timer/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.642ns (21.636%)  route 2.325ns (78.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.580     7.504    sys_con/Q[0]
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.628 r  sys_con/count[0]_i_1__0/O
                         net (fo=32, routed)          0.746     8.374    display/one_second_timer/clear
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.576     9.579    display/one_second_timer/clk_out1
    SLICE_X39Y2          FDRE                                         r  display/one_second_timer/count_reg[3]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X39Y2          FDRE (Setup_fdre_C_R)       -0.429     8.984    display/one_second_timer/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[1].debounce_keys/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.046%)  route 2.015ns (75.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.146     7.071    keypad_inst/row_debounce[1].debounce_keys/Q[0]
    SLICE_X26Y25         LUT3 (Prop_lut3_I2_O)        0.120     7.191 r  keypad_inst/row_debounce[1].debounce_keys/count[0]_i_1__2/O
                         net (fo=21, routed)          0.869     8.060    keypad_inst/row_debounce[1].debounce_keys/count[0]_i_1__2_n_0
    SLICE_X27Y20         FDRE                                         r  keypad_inst/row_debounce[1].debounce_keys/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.488     9.491    keypad_inst/row_debounce[1].debounce_keys/clk_out1
    SLICE_X27Y20         FDRE                                         r  keypad_inst/row_debounce[1].debounce_keys/count_reg[0]/C
                         clock pessimism              0.000     9.491    
                         clock uncertainty           -0.166     9.325    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.632     8.693    keypad_inst/row_debounce[1].debounce_keys/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[1].debounce_keys/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.046%)  route 2.015ns (75.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.146     7.071    keypad_inst/row_debounce[1].debounce_keys/Q[0]
    SLICE_X26Y25         LUT3 (Prop_lut3_I2_O)        0.120     7.191 r  keypad_inst/row_debounce[1].debounce_keys/count[0]_i_1__2/O
                         net (fo=21, routed)          0.869     8.060    keypad_inst/row_debounce[1].debounce_keys/count[0]_i_1__2_n_0
    SLICE_X27Y20         FDRE                                         r  keypad_inst/row_debounce[1].debounce_keys/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.488     9.491    keypad_inst/row_debounce[1].debounce_keys/clk_out1
    SLICE_X27Y20         FDRE                                         r  keypad_inst/row_debounce[1].debounce_keys/count_reg[1]/C
                         clock pessimism              0.000     9.491    
                         clock uncertainty           -0.166     9.325    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.632     8.693    keypad_inst/row_debounce[1].debounce_keys/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.689%)  route 0.520ns (71.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.520     2.178    keypad_inst/row_debounce[7].debounce_keys/Q[0]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.223 r  keypad_inst/row_debounce[7].debounce_keys/uart_data_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.223    keypad_inst_n_23
    SLICE_X30Y29         FDRE                                         r  uart_data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.820     0.822    clk
    SLICE_X30Y29         FDRE                                         r  uart_data_tx_reg[3]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.166     0.988    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.109    uart_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.740%)  route 0.410ns (66.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.152     2.114    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.847     0.849    keypad_inst/clk_out1
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[10]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.166     1.015    
    SLICE_X38Y28         FDRE (Hold_fdre_C_CE)       -0.016     0.999    keypad_inst/keys_stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.740%)  route 0.410ns (66.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.152     2.114    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.847     0.849    keypad_inst/clk_out1
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[11]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.166     1.015    
    SLICE_X38Y28         FDRE (Hold_fdre_C_CE)       -0.016     0.999    keypad_inst/keys_stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.740%)  route 0.410ns (66.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.152     2.114    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.847     0.849    keypad_inst/clk_out1
    SLICE_X38Y28         FDRE                                         r  keypad_inst/keys_stored_reg[15]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.166     1.015    
    SLICE_X38Y28         FDRE (Hold_fdre_C_CE)       -0.016     0.999    keypad_inst/keys_stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.266%)  route 0.460ns (73.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.460     2.119    keypad_inst/Q[0]
    SLICE_X41Y24         FDRE                                         r  keypad_inst/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.845     0.847    keypad_inst/clk_out1
    SLICE_X41Y24         FDRE                                         r  keypad_inst/count_reg[5]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.166     1.013    
    SLICE_X41Y24         FDRE (Hold_fdre_C_CE)       -0.039     0.974    keypad_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.833%)  route 0.469ns (69.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.211     2.172    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X38Y30         FDRE                                         r  keypad_inst/keys_stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.849     0.851    keypad_inst/clk_out1
    SLICE_X38Y30         FDRE                                         r  keypad_inst/keys_stored_reg[13]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.166     1.017    
    SLICE_X38Y30         FDRE (Hold_fdre_C_CE)       -0.016     1.001    keypad_inst/keys_stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.833%)  route 0.469ns (69.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.211     2.172    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X38Y30         FDRE                                         r  keypad_inst/keys_stored_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.849     0.851    keypad_inst/clk_out1
    SLICE_X38Y30         FDRE                                         r  keypad_inst/keys_stored_reg[14]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.166     1.017    
    SLICE_X38Y30         FDRE (Hold_fdre_C_CE)       -0.016     1.001    keypad_inst/keys_stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.209ns (31.291%)  route 0.459ns (68.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.201     2.162    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X39Y30         FDRE                                         r  keypad_inst/keys_stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.849     0.851    keypad_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  keypad_inst/keys_stored_reg[7]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.166     1.017    
    SLICE_X39Y30         FDRE (Hold_fdre_C_CE)       -0.039     0.978    keypad_inst/keys_stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.209ns (31.291%)  route 0.459ns (68.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.201     2.162    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X39Y30         FDRE                                         r  keypad_inst/keys_stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.849     0.851    keypad_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  keypad_inst/keys_stored_reg[8]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.166     1.017    
    SLICE_X39Y30         FDRE (Hold_fdre_C_CE)       -0.039     0.978    keypad_inst/keys_stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/keys_stored_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.024%)  route 0.465ns (68.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.258     1.916    keypad_inst/Q[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  keypad_inst/keys_stored[0]_i_2/O
                         net (fo=17, routed)          0.206     2.168    keypad_inst/keys_stored[0]_i_2_n_0
    SLICE_X37Y29         FDRE                                         r  keypad_inst/keys_stored_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.848     0.850    keypad_inst/clk_out1
    SLICE_X37Y29         FDRE                                         r  keypad_inst/keys_stored_reg[12]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.166     1.016    
    SLICE_X37Y29         FDRE (Hold_fdre_C_CE)       -0.039     0.977    keypad_inst/keys_stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  1.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.642ns (20.475%)  route 2.494ns (79.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.338     8.542    keypad_inst/row_debounce[14].debounce_keys/result_reg_1
    SLICE_X26Y25         FDCE                                         f  keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.482     9.485    keypad_inst/row_debounce[14].debounce_keys/clk_out1
    SLICE_X26Y25         FDCE                                         r  keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     9.485    
                         clock uncertainty           -0.166     9.319    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.914    keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[14].debounce_keys/result_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.642ns (20.475%)  route 2.494ns (79.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.338     8.542    keypad_inst/row_debounce[14].debounce_keys/result_reg_1
    SLICE_X26Y25         FDCE                                         f  keypad_inst/row_debounce[14].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.482     9.485    keypad_inst/row_debounce[14].debounce_keys/clk_out1
    SLICE_X26Y25         FDCE                                         r  keypad_inst/row_debounce[14].debounce_keys/result_reg/C
                         clock pessimism              0.000     9.485    
                         clock uncertainty           -0.166     9.319    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.914    keypad_inst/row_debounce[14].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.642ns (20.475%)  route 2.494ns (79.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.338     8.542    keypad_inst/row_debounce[1].debounce_keys/result_reg_1
    SLICE_X26Y25         FDCE                                         f  keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.482     9.485    keypad_inst/row_debounce[1].debounce_keys/clk_out1
    SLICE_X26Y25         FDCE                                         r  keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     9.485    
                         clock uncertainty           -0.166     9.319    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.914    keypad_inst/row_debounce[1].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[1].debounce_keys/result_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.642ns (20.475%)  route 2.494ns (79.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 9.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.338     8.542    keypad_inst/row_debounce[1].debounce_keys/result_reg_1
    SLICE_X26Y25         FDCE                                         f  keypad_inst/row_debounce[1].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.482     9.485    keypad_inst/row_debounce[1].debounce_keys/clk_out1
    SLICE_X26Y25         FDCE                                         r  keypad_inst/row_debounce[1].debounce_keys/result_reg/C
                         clock pessimism              0.000     9.485    
                         clock uncertainty           -0.166     9.319    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.914    keypad_inst/row_debounce[1].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[13].debounce_keys/flipflops_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.642ns (20.745%)  route 2.453ns (79.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.298     8.501    keypad_inst/row_debounce[13].debounce_keys/result_reg_0
    SLICE_X33Y29         FDCE                                         f  keypad_inst/row_debounce[13].debounce_keys/flipflops_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.489     9.492    keypad_inst/row_debounce[13].debounce_keys/clk_out1
    SLICE_X33Y29         FDCE                                         r  keypad_inst/row_debounce[13].debounce_keys/flipflops_reg[0]/C
                         clock pessimism              0.000     9.492    
                         clock uncertainty           -0.166     9.326    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405     8.921    keypad_inst/row_debounce[13].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[2].debounce_keys/result_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.642ns (20.745%)  route 2.453ns (79.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.298     8.501    keypad_inst/row_debounce[2].debounce_keys/result_reg_3
    SLICE_X33Y29         FDCE                                         f  keypad_inst/row_debounce[2].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.489     9.492    keypad_inst/row_debounce[2].debounce_keys/clk_out1
    SLICE_X33Y29         FDCE                                         r  keypad_inst/row_debounce[2].debounce_keys/result_reg/C
                         clock pessimism              0.000     9.492    
                         clock uncertainty           -0.166     9.326    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405     8.921    keypad_inst/row_debounce[2].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[4].debounce_keys/flipflops_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.642ns (21.211%)  route 2.385ns (78.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.230     8.433    keypad_inst/row_debounce[4].debounce_keys/result_reg_1
    SLICE_X35Y31         FDCE                                         f  keypad_inst/row_debounce[4].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.490     9.493    keypad_inst/row_debounce[4].debounce_keys/clk_out1
    SLICE_X35Y31         FDCE                                         r  keypad_inst/row_debounce[4].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.166     9.327    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405     8.922    keypad_inst/row_debounce[4].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[4].debounce_keys/result_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.642ns (21.211%)  route 2.385ns (78.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.230     8.433    keypad_inst/row_debounce[4].debounce_keys/result_reg_1
    SLICE_X35Y31         FDCE                                         f  keypad_inst/row_debounce[4].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.490     9.493    keypad_inst/row_debounce[4].debounce_keys/clk_out1
    SLICE_X35Y31         FDCE                                         r  keypad_inst/row_debounce[4].debounce_keys/result_reg/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.166     9.327    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405     8.922    keypad_inst/row_debounce[4].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[5].debounce_keys/flipflops_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.642ns (21.211%)  route 2.385ns (78.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.230     8.433    keypad_inst/row_debounce[5].debounce_keys/result_reg_1
    SLICE_X35Y31         FDCE                                         f  keypad_inst/row_debounce[5].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.490     9.493    keypad_inst/row_debounce[5].debounce_keys/clk_out1
    SLICE_X35Y31         FDCE                                         r  keypad_inst/row_debounce[5].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.166     9.327    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405     8.922    keypad_inst/row_debounce[5].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[5].debounce_keys/result_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.642ns (21.211%)  route 2.385ns (78.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.925 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          1.155     7.080    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.204 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          1.230     8.433    keypad_inst/row_debounce[5].debounce_keys/result_reg_1
    SLICE_X35Y31         FDCE                                         f  keypad_inst/row_debounce[5].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     9.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.490     9.493    keypad_inst/row_debounce[5].debounce_keys/clk_out1
    SLICE_X35Y31         FDCE                                         r  keypad_inst/row_debounce[5].debounce_keys/result_reg/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.166     9.327    
    SLICE_X35Y31         FDCE (Recov_fdce_C_CLR)     -0.405     8.922    keypad_inst/row_debounce[5].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[10].debounce_keys/result_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.209ns (21.037%)  route 0.784ns (78.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.242     2.488    keypad_inst/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X41Y19         FDCE                                         f  keypad_inst/row_debounce[10].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.851     0.853    keypad_inst/row_debounce[10].debounce_keys/clk_out1
    SLICE_X41Y19         FDCE                                         r  keypad_inst/row_debounce[10].debounce_keys/result_reg/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.166     1.019    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.927    keypad_inst/row_debounce[10].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[12].debounce_keys/flipflops_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.148%)  route 0.828ns (79.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.286     2.532    keypad_inst/row_debounce[12].debounce_keys/result_reg_2
    SLICE_X41Y13         FDCE                                         f  keypad_inst/row_debounce[12].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.856     0.858    keypad_inst/row_debounce[12].debounce_keys/clk_out1
    SLICE_X41Y13         FDCE                                         r  keypad_inst/row_debounce[12].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.166     1.024    
    SLICE_X41Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    keypad_inst/row_debounce[12].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.209ns (17.648%)  route 0.975ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.433     2.678    keypad_inst/row_debounce[3].debounce_keys/result_reg_1
    SLICE_X36Y25         FDCE                                         f  keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[3].debounce_keys/clk_out1
    SLICE_X36Y25         FDCE                                         r  keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.919    keypad_inst/row_debounce[3].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.209ns (17.648%)  route 0.975ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.433     2.678    keypad_inst/row_debounce[9].debounce_keys/result_reg_0
    SLICE_X36Y25         FDCE                                         f  keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[9].debounce_keys/clk_out1
    SLICE_X36Y25         FDCE                                         r  keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.919    keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.209ns (17.648%)  route 0.975ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.433     2.678    keypad_inst/row_debounce[9].debounce_keys/result_reg_0
    SLICE_X36Y25         FDCE                                         f  keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[9].debounce_keys/clk_out1
    SLICE_X36Y25         FDCE                                         r  keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.919    keypad_inst/row_debounce[9].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[9].debounce_keys/result_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.209ns (17.648%)  route 0.975ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.433     2.678    keypad_inst/row_debounce[9].debounce_keys/result_reg_0
    SLICE_X36Y25         FDCE                                         f  keypad_inst/row_debounce[9].debounce_keys/result_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[9].debounce_keys/clk_out1
    SLICE_X36Y25         FDCE                                         r  keypad_inst/row_debounce[9].debounce_keys/result_reg/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.919    keypad_inst/row_debounce[9].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.209ns (16.874%)  route 1.030ns (83.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.487     2.733    keypad_inst/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X38Y25         FDCE                                         f  keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[10].debounce_keys/clk_out1
    SLICE_X38Y25         FDCE                                         r  keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X38Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.944    keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.209ns (16.874%)  route 1.030ns (83.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.487     2.733    keypad_inst/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X38Y25         FDCE                                         f  keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.843     0.845    keypad_inst/row_debounce[10].debounce_keys/clk_out1
    SLICE_X38Y25         FDCE                                         r  keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.166     1.011    
    SLICE_X38Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.944    keypad_inst/row_debounce[10].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.072%)  route 1.015ns (82.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.473     2.718    keypad_inst/row_debounce[14].debounce_keys/result_reg_1
    SLICE_X36Y27         FDCE                                         f  keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.846     0.848    keypad_inst/row_debounce[14].debounce_keys/clk_out1
    SLICE_X36Y27         FDCE                                         r  keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[0]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.166     1.014    
    SLICE_X36Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.922    keypad_inst/row_debounce[14].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad_inst/FSM_onehot_columns_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.209ns (16.864%)  route 1.030ns (83.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.494    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.658 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=85, routed)          0.542     2.200    sys_con/Q[0]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  sys_con/FSM_onehot_columns[10]_i_2/O
                         net (fo=91, routed)          0.488     2.734    keypad_inst/result_reg
    SLICE_X41Y31         FDCE                                         f  keypad_inst/FSM_onehot_columns_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.852     0.854    keypad_inst/clk_out1
    SLICE_X41Y31         FDCE                                         r  keypad_inst/FSM_onehot_columns_reg[4]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.166     1.020    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.928    keypad_inst/FSM_onehot_columns_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.805    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XSWITCHES[3]
                            (input port)
  Destination:            XLEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 5.038ns (59.184%)  route 3.474ns (40.816%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  XSWITCHES[3] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  XSWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           3.474     5.003    XSWITCHES_IBUF[3]
    D18                  OBUFT (Prop_obuft_I_O)       3.510     8.512 r  XLEDS_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     8.512    XLEDS[3]
    D18                                                               r  XLEDS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XSWITCHES[2]
                            (input port)
  Destination:            XLEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 5.025ns (59.220%)  route 3.460ns (40.780%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  XSWITCHES[2] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  XSWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           3.460     4.999    XSWITCHES_IBUF[2]
    G14                  OBUFT (Prop_obuft_I_O)       3.485     8.485 r  XLEDS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.485    XLEDS[2]
    G14                                                               r  XLEDS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.553ns (54.011%)  route 3.876ns (45.989%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          LDPE                         0.000     0.000 r  display/segment1_map_reg[2]/G
    SLICE_X42Y5          LDPE (EnToQ_ldpe_G_Q)        0.832     0.832 r  display/segment1_map_reg[2]/Q
                         net (fo=1, routed)           0.952     1.784    display/segment1_map[2]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     1.908 r  display/XSEVEN_SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.924     4.832    XSEVEN_SEGMENTS_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597     8.429 r  XSEVEN_SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.429    XSEVEN_SEGMENTS[2]
    T12                                                               r  XSEVEN_SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.727ns (56.123%)  route 3.695ns (43.877%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          LDPE                         0.000     0.000 r  display/segment1_map_reg[3]/G
    SLICE_X43Y7          LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  display/segment1_map_reg[3]/Q
                         net (fo=1, routed)           0.655     1.416    display/segment1_map[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.152     1.568 r  display/XSEVEN_SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.040     4.608    XSEVEN_SEGMENTS_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814     8.422 r  XSEVEN_SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.422    XSEVEN_SEGMENTS[3]
    U12                                                               r  XSEVEN_SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.753ns (56.604%)  route 3.644ns (43.396%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          LDPE                         0.000     0.000 r  display/segment1_map_reg[0]/G
    SLICE_X43Y7          LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  display/segment1_map_reg[0]/Q
                         net (fo=1, routed)           0.945     1.706    display/segment1_map[0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.152     1.858 r  display/XSEVEN_SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.698     4.557    XSEVEN_SEGMENTS_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840     8.396 r  XSEVEN_SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.396    XSEVEN_SEGMENTS[0]
    W14                                                               r  XSEVEN_SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XSWITCHES[1]
                            (input port)
  Destination:            XLEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.990ns (61.013%)  route 3.189ns (38.987%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  XSWITCHES[1] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  XSWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           3.189     4.639    XSWITCHES_IBUF[1]
    M15                  OBUFT (Prop_obuft_I_O)       3.539     8.178 r  XLEDS_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.178    XLEDS[1]
    M15                                                               r  XLEDS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.591ns (57.798%)  route 3.352ns (42.202%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          LDPE                         0.000     0.000 r  display/segment0_map_reg[1]/G
    SLICE_X38Y7          LDPE (EnToQ_ldpe_G_Q)        0.827     0.827 r  display/segment0_map_reg[1]/Q
                         net (fo=1, routed)           0.712     1.539    display/segment0_map[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     1.663 r  display/XSEVEN_SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.640     4.303    XSEVEN_SEGMENTS_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     7.943 r  XSEVEN_SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.943    XSEVEN_SEGMENTS[1]
    Y14                                                               r  XSEVEN_SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.656ns  (logic 4.729ns (61.770%)  route 2.927ns (38.230%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          LDPE                         0.000     0.000 r  display/segment1_map_reg[5]/G
    SLICE_X43Y7          LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  display/segment1_map_reg[5]/Q
                         net (fo=1, routed)           0.500     1.261    display/segment1_map[5]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.153     1.414 r  display/XSEVEN_SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.427     3.841    XSEVEN_SEGMENTS_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.815     7.656 r  XSEVEN_SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.656    XSEVEN_SEGMENTS[5]
    U15                                                               r  XSEVEN_SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.501ns (58.826%)  route 3.150ns (41.174%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          LDPE                         0.000     0.000 r  display/segment1_map_reg[4]/G
    SLICE_X43Y7          LDPE (EnToQ_ldpe_G_Q)        0.761     0.761 r  display/segment1_map_reg[4]/Q
                         net (fo=1, routed)           0.656     1.417    display/segment1_map[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     1.541 r  display/XSEVEN_SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.494     4.035    XSEVEN_SEGMENTS_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     7.651 r  XSEVEN_SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.651    XSEVEN_SEGMENTS[4]
    U14                                                               r  XSEVEN_SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.487ns (62.574%)  route 2.683ns (37.426%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          LDCE                         0.000     0.000 r  display/segment1_map_reg[6]/G
    SLICE_X42Y5          LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  display/segment1_map_reg[6]/Q
                         net (fo=1, routed)           1.021     1.853    display/segment1_map[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.124     1.977 r  display/XSEVEN_SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.639    XSEVEN_SEGMENTS_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531     7.170 r  XSEVEN_SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.170    XSEVEN_SEGMENTS[6]
    V17                                                               r  XSEVEN_SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XSWITCHES[0]
                            (input port)
  Destination:            XLEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.453ns (76.417%)  route 0.448ns (23.583%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  XSWITCHES[0] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  XSWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           0.448     0.669    XSWITCHES_IBUF[0]
    M14                  OBUFT (Prop_obuft_I_O)       1.232     1.901 r  XLEDS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.901    XLEDS[0]
    M14                                                               r  XLEDS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.502ns (74.368%)  route 0.518ns (25.632%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          LDCE                         0.000     0.000 r  display/segment0_map_reg[6]/G
    SLICE_X40Y6          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  display/segment0_map_reg[6]/Q
                         net (fo=1, routed)           0.187     0.413    display/segment0_map[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.458 r  display/XSEVEN_SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.789    XSEVEN_SEGMENTS_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     2.020 r  XSEVEN_SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.020    XSEVEN_SEGMENTS[6]
    V17                                                               r  XSEVEN_SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XSWITCHES[1]
                            (input port)
  Destination:            XLEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.459ns (63.060%)  route 0.855ns (36.940%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  XSWITCHES[1] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  XSWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           0.855     1.073    XSWITCHES_IBUF[1]
    M15                  OBUFT (Prop_obuft_I_O)       1.240     2.313 r  XLEDS_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.313    XLEDS[1]
    M15                                                               r  XLEDS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.673ns (68.912%)  route 0.755ns (31.088%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDPE                         0.000     0.000 r  display/segment0_map_reg[5]/G
    SLICE_X42Y7          LDPE (EnToQ_ldpe_G_Q)        0.245     0.245 r  display/segment0_map_reg[5]/Q
                         net (fo=1, routed)           0.082     0.327    display/segment0_map[5]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.051     0.378 r  display/XSEVEN_SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.673     1.051    XSEVEN_SEGMENTS_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.377     2.428 r  XSEVEN_SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.428    XSEVEN_SEGMENTS[5]
    U15                                                               r  XSEVEN_SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.606ns (66.135%)  route 0.822ns (33.865%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDPE                         0.000     0.000 r  display/segment0_map_reg[4]/G
    SLICE_X42Y7          LDPE (EnToQ_ldpe_G_Q)        0.245     0.245 r  display/segment0_map_reg[4]/Q
                         net (fo=1, routed)           0.136     0.381    display/segment0_map[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.426 r  display/XSEVEN_SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.112    XSEVEN_SEGMENTS_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     2.428 r  XSEVEN_SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.428    XSEVEN_SEGMENTS[4]
    U14                                                               r  XSEVEN_SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XSWITCHES[2]
                            (input port)
  Destination:            XLEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.493ns (60.767%)  route 0.964ns (39.233%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  XSWITCHES[2] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  XSWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           0.964     1.270    XSWITCHES_IBUF[2]
    G14                  OBUFT (Prop_obuft_I_O)       1.187     2.457 r  XLEDS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.457    XLEDS[2]
    G14                                                               r  XLEDS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XSWITCHES[3]
                            (input port)
  Destination:            XLEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.506ns (60.309%)  route 0.991ns (39.691%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  XSWITCHES[3] (INOUT)
                         net (fo=0)                   0.000     0.000    XSWITCHES[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  XSWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.287    XSWITCHES_IBUF[3]
    D18                  OBUFT (Prop_obuft_I_O)       1.211     2.498 r  XLEDS_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.498    XLEDS[3]
    D18                                                               r  XLEDS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.692ns (66.401%)  route 0.856ns (33.599%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDPE                         0.000     0.000 r  display/segment0_map_reg[0]/G
    SLICE_X42Y7          LDPE (EnToQ_ldpe_G_Q)        0.245     0.245 r  display/segment0_map_reg[0]/Q
                         net (fo=1, routed)           0.082     0.327    display/segment0_map[0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.048     0.375 r  display/XSEVEN_SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.774     1.149    XSEVEN_SEGMENTS_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.399     2.549 r  XSEVEN_SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.549    XSEVEN_SEGMENTS[0]
    W14                                                               r  XSEVEN_SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_map_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.616ns (62.527%)  route 0.968ns (37.473%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          LDPE                         0.000     0.000 r  display/segment1_map_reg[1]/G
    SLICE_X43Y6          LDPE (EnToQ_ldpe_G_Q)        0.231     0.231 r  display/segment1_map_reg[1]/Q
                         net (fo=1, routed)           0.212     0.443    display/segment1_map[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.045     0.488 r  display/XSEVEN_SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.756     1.244    XSEVEN_SEGMENTS_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.584 r  XSEVEN_SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.584    XSEVEN_SEGMENTS[1]
    Y14                                                               r  XSEVEN_SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_map_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            XSEVEN_SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.663ns (60.929%)  route 1.066ns (39.071%))
  Logic Levels:           3  (LDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDPE                         0.000     0.000 r  display/segment0_map_reg[3]/G
    SLICE_X42Y7          LDPE (EnToQ_ldpe_G_Q)        0.245     0.245 r  display/segment0_map_reg[3]/Q
                         net (fo=1, routed)           0.135     0.380    display/segment0_map[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  display/XSEVEN_SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.931     1.356    XSEVEN_SEGMENTS_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.373     2.729 r  XSEVEN_SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.729    XSEVEN_SEGMENTS[3]
    U12                                                               r  XSEVEN_SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/segment1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 5.670ns (52.299%)  route 5.171ns (47.701%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     2.235 f  display/segment1_reg[3]/Q
                         net (fo=15, routed)          0.689     2.924    display/segment1_reg_n_0_[3]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.325     3.249 r  display/segment1_map_reg[5]_i_3/O
                         net (fo=4, routed)           0.787     4.036    display/segment1_map_reg[5]_i_3_n_0
    SLICE_X43Y7          LDPE (SetClr_ldpe_PRE_Q)     0.901     4.937 r  display/segment1_map_reg[3]/Q
                         net (fo=1, routed)           0.655     5.592    display/segment1_map[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.152     5.744 r  display/XSEVEN_SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.040     8.784    XSEVEN_SEGMENTS_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814    12.598 r  XSEVEN_SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.598    XSEVEN_SEGMENTS[3]
    U12                                                               r  XSEVEN_SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.815ns  (logic 5.696ns (52.663%)  route 5.120ns (47.337%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     2.235 f  display/segment1_reg[3]/Q
                         net (fo=15, routed)          0.689     2.924    display/segment1_reg_n_0_[3]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.325     3.249 r  display/segment1_map_reg[5]_i_3/O
                         net (fo=4, routed)           0.787     4.036    display/segment1_map_reg[5]_i_3_n_0
    SLICE_X43Y7          LDPE (SetClr_ldpe_PRE_Q)     0.901     4.937 r  display/segment1_map_reg[0]/Q
                         net (fo=1, routed)           0.945     5.882    display/segment1_map[0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.152     6.034 r  display/XSEVEN_SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.698     8.733    XSEVEN_SEGMENTS_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840    12.572 r  XSEVEN_SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.572    XSEVEN_SEGMENTS[0]
    W14                                                               r  XSEVEN_SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.409ns  (logic 5.072ns (48.722%)  route 5.338ns (51.278%))
  Logic Levels:           4  (LDPE=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     2.275 f  display/segment1_reg[1]/Q
                         net (fo=16, routed)          0.885     3.160    display/segment1_reg_n_0_[1]
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.124     3.284 r  display/segment1_map_reg[6]_i_3/O
                         net (fo=2, routed)           0.576     3.860    display/segment1_map_reg[6]_i_3_n_0
    SLICE_X42Y5          LDPE (SetClr_ldpe_PRE_Q)     0.709     4.569 r  display/segment1_map_reg[2]/Q
                         net (fo=1, routed)           0.952     5.521    display/segment1_map[2]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     5.645 r  display/XSEVEN_SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.924     8.570    XSEVEN_SEGMENTS_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    12.166 r  XSEVEN_SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.166    XSEVEN_SEGMENTS[2]
    T12                                                               r  XSEVEN_SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.304ns  (logic 5.424ns (52.639%)  route 4.880ns (47.361%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.753     1.756    display/clk_out1
    SLICE_X41Y7          FDRE                                         r  display/segment0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.419     2.175 f  display/segment0_reg[3]/Q
                         net (fo=16, routed)          0.711     2.886    display/segment0_reg_n_0_[3]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.329     3.215 r  display/segment0_map_reg[1]_i_3/O
                         net (fo=1, routed)           0.817     4.032    display/segment0_map_reg[1]_i_3_n_0
    SLICE_X38Y7          LDPE (SetClr_ldpe_PRE_Q)     0.912     4.944 r  display/segment0_map_reg[1]/Q
                         net (fo=1, routed)           0.712     5.656    display/segment0_map[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     5.780 r  display/XSEVEN_SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.640     8.420    XSEVEN_SEGMENTS_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    12.060 r  XSEVEN_SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.060    XSEVEN_SEGMENTS[1]
    Y14                                                               r  XSEVEN_SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.075ns  (logic 5.672ns (56.299%)  route 4.403ns (43.701%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     2.235 f  display/segment1_reg[3]/Q
                         net (fo=15, routed)          0.689     2.924    display/segment1_reg_n_0_[3]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.325     3.249 r  display/segment1_map_reg[5]_i_3/O
                         net (fo=4, routed)           0.787     4.036    display/segment1_map_reg[5]_i_3_n_0
    SLICE_X43Y7          LDPE (SetClr_ldpe_PRE_Q)     0.901     4.937 r  display/segment1_map_reg[5]/Q
                         net (fo=1, routed)           0.500     5.437    display/segment1_map[5]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.153     5.590 r  display/XSEVEN_SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.427     8.017    XSEVEN_SEGMENTS_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.815    11.832 r  XSEVEN_SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.832    XSEVEN_SEGMENTS[5]
    U15                                                               r  XSEVEN_SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.070ns  (logic 5.444ns (54.059%)  route 4.626ns (45.941%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     2.235 f  display/segment1_reg[3]/Q
                         net (fo=15, routed)          0.689     2.924    display/segment1_reg_n_0_[3]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.325     3.249 r  display/segment1_map_reg[5]_i_3/O
                         net (fo=4, routed)           0.787     4.036    display/segment1_map_reg[5]_i_3_n_0
    SLICE_X43Y7          LDPE (SetClr_ldpe_PRE_Q)     0.901     4.937 r  display/segment1_map_reg[4]/Q
                         net (fo=1, routed)           0.656     5.593    display/segment1_map[4]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     5.717 r  display/XSEVEN_SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.494     8.211    XSEVEN_SEGMENTS_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.827 r  XSEVEN_SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.827    XSEVEN_SEGMENTS[4]
    U14                                                               r  XSEVEN_SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XSEVEN_SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 5.195ns (55.621%)  route 4.145ns (44.379%))
  Logic Levels:           4  (LDCE=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.754     1.757    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     2.275 f  display/segment1_reg[1]/Q
                         net (fo=16, routed)          0.885     3.160    display/segment1_reg_n_0_[1]
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.124     3.284 r  display/segment1_map_reg[6]_i_3/O
                         net (fo=2, routed)           0.576     3.860    display/segment1_map_reg[6]_i_3_n_0
    SLICE_X42Y5          LDCE (SetClr_ldce_CLR_Q)     0.898     4.758 f  display/segment1_map_reg[6]/Q
                         net (fo=1, routed)           1.021     5.779    display/segment1_map[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.124     5.903 f  display/XSEVEN_SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.566    XSEVEN_SEGMENTS_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531    11.096 f  XSEVEN_SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.096    XSEVEN_SEGMENTS[6]
    V17                                                               f  XSEVEN_SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/FSM_onehot_columns_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            COL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.445ns (51.066%)  route 4.259ns (48.934%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.743     1.746    keypad_inst/clk_out1
    SLICE_X43Y31         FDCE                                         r  keypad_inst/FSM_onehot_columns_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 r  keypad_inst/FSM_onehot_columns_reg[9]/Q
                         net (fo=13, routed)          1.138     3.340    keypad_inst/FSM_onehot_columns_reg_n_0_[9]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.148     3.488 r  keypad_inst/COL_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.812     4.300    keypad_inst/COL_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.328     4.628 r  keypad_inst/COL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.309     6.937    COL_OBUF[1]
    K16                  OBUF (Prop_obuf_I_O)         3.513    10.450 r  COL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.450    COL[1]
    K16                                                               r  COL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/FSM_onehot_columns_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            COL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.203ns (49.974%)  route 4.207ns (50.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.743     1.746    keypad_inst/clk_out1
    SLICE_X42Y31         FDPE                                         r  keypad_inst/FSM_onehot_columns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDPE (Prop_fdpe_C_Q)         0.518     2.264 r  keypad_inst/FSM_onehot_columns_reg[0]/Q
                         net (fo=20, routed)          1.708     3.972    keypad_inst/keys_stored_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.096 r  keypad_inst/COL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.499     6.595    COL_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    10.156 r  COL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.156    COL[0]
    K14                                                               r  COL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/FSM_onehot_columns_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            COL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.189ns (51.911%)  route 3.880ns (48.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     1.680    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.743     1.746    keypad_inst/clk_out1
    SLICE_X42Y31         FDPE                                         r  keypad_inst/FSM_onehot_columns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDPE (Prop_fdpe_C_Q)         0.518     2.264 r  keypad_inst/FSM_onehot_columns_reg[0]/Q
                         net (fo=20, routed)          1.414     3.678    keypad_inst/keys_stored_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.802 r  keypad_inst/COL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.466     6.268    COL_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.547     9.815 r  COL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.815    COL[2]
    L14                                                               r  COL[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/segment1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[1]/Q
                         net (fo=16, routed)          0.139     0.896    display/segment1_reg_n_0_[1]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.941 r  display/segment1_map_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.941    display/segment1_map_reg[1]_i_1_n_0
    SLICE_X43Y6          LDPE                                         r  display/segment1_map_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.209ns (45.389%)  route 0.251ns (54.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[1]/Q
                         net (fo=16, routed)          0.140     0.897    display/segment1_reg_n_0_[1]
    SLICE_X43Y6          LUT4 (Prop_lut4_I3_O)        0.045     0.942 r  display/segment1_map_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.054    display/segment1_map_reg[3]_i_1_n_0
    SLICE_X43Y7          LDPE                                         r  display/segment1_map_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.213ns (45.668%)  route 0.253ns (54.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[1]/Q
                         net (fo=16, routed)          0.140     0.897    display/segment1_reg_n_0_[1]
    SLICE_X43Y6          LUT4 (Prop_lut4_I3_O)        0.049     0.946 r  display/segment1_map_reg[4]_i_1/O
                         net (fo=1, routed)           0.114     1.060    display/segment1_map_reg[4]_i_1_n_0
    SLICE_X43Y7          LDPE                                         r  display/segment1_map_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.210ns (43.690%)  route 0.271ns (56.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[2]/Q
                         net (fo=16, routed)          0.271     1.028    display/segment1_reg_n_0_[2]
    SLICE_X42Y5          LUT4 (Prop_lut4_I3_O)        0.046     1.074 r  display/segment1_map_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.074    display/segment1_map_reg[2]_i_1_n_0
    SLICE_X42Y5          LDPE                                         r  display/segment1_map_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.211ns (43.898%)  route 0.270ns (56.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 f  display/segment1_reg[2]/Q
                         net (fo=16, routed)          0.270     1.027    display/segment1_reg_n_0_[2]
    SLICE_X42Y5          LUT4 (Prop_lut4_I2_O)        0.047     1.074 r  display/segment1_map_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.074    display/segment1_map_reg[6]_i_1_n_0
    SLICE_X42Y5          LDCE                                         r  display/segment1_map_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment0_map_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.371%)  route 0.389ns (67.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.591     0.593    display/clk_out1
    SLICE_X40Y7          FDRE                                         r  display/segment0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  display/segment0_reg[0]/Q
                         net (fo=15, routed)          0.212     0.946    display/segment0_reg_n_0_[0]
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.045     0.991 r  display/segment0_map_reg[2]_i_1/O
                         net (fo=1, routed)           0.176     1.167    display/segment0_map_reg[2]_i_1_n_0
    SLICE_X40Y6          LDPE                                         r  display/segment0_map_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.209ns (35.055%)  route 0.387ns (64.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[2]/Q
                         net (fo=16, routed)          0.271     1.028    display/segment1_reg_n_0_[2]
    SLICE_X42Y5          LUT4 (Prop_lut4_I2_O)        0.045     1.073 r  display/segment1_map_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     1.190    display/segment1_map_reg[0]_i_1_n_0
    SLICE_X43Y7          LDPE                                         r  display/segment1_map_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment1_map_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.209ns (34.897%)  route 0.390ns (65.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.592     0.594    display/clk_out1
    SLICE_X42Y6          FDRE                                         r  display/segment1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  display/segment1_reg[0]/Q
                         net (fo=14, routed)          0.159     0.917    display/segment1_reg_n_0_[0]
    SLICE_X43Y6          LUT4 (Prop_lut4_I1_O)        0.045     0.962 f  display/segment1_map_reg[1]_i_3/O
                         net (fo=1, routed)           0.231     1.193    display/segment1_map_reg[1]_i_3_n_0
    SLICE_X43Y6          LDPE                                         f  display/segment1_map_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment0_map_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.913%)  route 0.416ns (69.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.591     0.593    display/clk_out1
    SLICE_X40Y7          FDRE                                         r  display/segment0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  display/segment0_reg[0]/Q
                         net (fo=15, routed)          0.193     0.927    display/segment0_reg_n_0_[0]
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.045     0.972 r  display/segment0_map_reg[1]_i_1/O
                         net (fo=1, routed)           0.222     1.194    display/segment0_map_reg[1]_i_1_n_0
    SLICE_X38Y7          LDPE                                         r  display/segment0_map_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segment0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            display/segment0_map_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.227ns (35.982%)  route 0.404ns (64.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.591     0.593    display/clk_out1
    SLICE_X41Y7          FDRE                                         r  display/segment0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.128     0.721 r  display/segment0_reg[3]/Q
                         net (fo=16, routed)          0.202     0.923    display/segment0_reg_n_0_[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I2_O)        0.099     1.022 f  display/segment0_map_reg[6]_i_3/O
                         net (fo=2, routed)           0.202     1.223    display/segment0_map_reg[6]_i_3_n_0
    SLICE_X40Y6          LDPE                                         f  display/segment0_map_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.680     5.680    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.003 f  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     0.548    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ROW[0]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 1.504ns (44.989%)  route 1.839ns (55.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  ROW[0] (IN)
                         net (fo=0)                   0.000     0.000    ROW[0]
    J14                  IBUF (Prop_ibuf_I_O)         1.504     1.504 r  ROW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.839     3.343    keypad_inst/rows_int_reg[1]_0[0]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     1.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.571     1.574    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[4]/C

Slack:                    inf
  Source:                 ROW[3]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.474ns (46.023%)  route 1.729ns (53.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  ROW[3] (IN)
                         net (fo=0)                   0.000     0.000    ROW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ROW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.729     3.203    keypad_inst/rows_int_reg[1]_0[3]
    SLICE_X42Y35         FDRE                                         r  keypad_inst/rows_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     1.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.571     1.574    keypad_inst/clk_out1
    SLICE_X42Y35         FDRE                                         r  keypad_inst/rows_int_reg[1]/C

Slack:                    inf
  Source:                 ROW[2]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 1.491ns (49.842%)  route 1.500ns (50.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  ROW[2] (IN)
                         net (fo=0)                   0.000     0.000    ROW[2]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ROW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.500     2.991    keypad_inst/rows_int_reg[1]_0[2]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     1.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.571     1.574    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[2]/C

Slack:                    inf
  Source:                 ROW[1]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 1.466ns (49.376%)  route 1.503ns (50.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  ROW[1] (IN)
                         net (fo=0)                   0.000     0.000    ROW[1]
    J16                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  ROW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.503     2.970    keypad_inst/rows_int_reg[1]_0[1]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.490     1.490    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         1.571     1.574    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ROW[1]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.234ns (28.040%)  route 0.601ns (71.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  ROW[1] (IN)
                         net (fo=0)                   0.000     0.000    ROW[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  ROW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.601     0.836    keypad_inst/rows_int_reg[1]_0[1]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.856     0.858    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[3]/C

Slack:                    inf
  Source:                 ROW[2]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.770%)  route 0.610ns (70.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  ROW[2] (IN)
                         net (fo=0)                   0.000     0.000    ROW[2]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ROW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.610     0.869    keypad_inst/rows_int_reg[1]_0[2]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.856     0.858    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[2]/C

Slack:                    inf
  Source:                 ROW[3]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.242ns (25.509%)  route 0.707ns (74.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  ROW[3] (IN)
                         net (fo=0)                   0.000     0.000    ROW[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  ROW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.707     0.949    keypad_inst/rows_int_reg[1]_0[3]
    SLICE_X42Y35         FDRE                                         r  keypad_inst/rows_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.856     0.858    keypad_inst/clk_out1
    SLICE_X42Y35         FDRE                                         r  keypad_inst/rows_int_reg[1]/C

Slack:                    inf
  Source:                 ROW[0]
                            (input port)
  Destination:            keypad_inst/rows_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.272ns (27.337%)  route 0.722ns (72.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  ROW[0] (IN)
                         net (fo=0)                   0.000     0.000    ROW[0]
    J14                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  ROW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.722     0.994    keypad_inst/rows_int_reg[1]_0[0]
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.814     0.814    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=564, routed)         0.856     0.858    keypad_inst/clk_out1
    SLICE_X43Y35         FDRE                                         r  keypad_inst/rows_int_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X32Y7          FDPE                                         f  sys_con/reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X33Y7          FDPE                                         f  sys_con/reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[1]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X33Y7          FDPE                                         f  sys_con/reset_counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[2]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X33Y7          FDPE                                         f  sys_con/reset_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[3]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X33Y7          FDPE                                         f  sys_con/reset_counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y7          FDPE                                         r  sys_con/reset_counter_reg[4]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X32Y7          FDPE                                         f  sys_con/reset_counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[5]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X32Y7          FDPE                                         f  sys_con/reset_counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[6]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.489ns (27.935%)  route 3.841ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.841     5.330    sys_con/AS[0]
    SLICE_X32Y7          FDPE                                         f  sys_con/reset_counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[7]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.489ns (28.094%)  route 3.811ns (71.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.811     5.300    sys_con/AS[0]
    SLICE_X33Y8          FDPE                                         f  sys_con/reset_counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[10]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.489ns (28.094%)  route 3.811ns (71.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.811     5.300    sys_con/AS[0]
    SLICE_X33Y8          FDPE                                         f  sys_con/reset_counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.895    sys_con/XCLK
    SLICE_X33Y8          FDPE                                         r  sys_con/reset_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sys_con/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.045ns (6.384%)  route 0.660ns (93.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  sys_con/clk_wizard/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.660     0.660    sys_con/locked
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.705 r  sys_con/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    sys_con/p_1_out[0]
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.991    sys_con/XCLK
    SLICE_X32Y7          FDPE                                         r  sys_con/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[31]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.257ns (18.373%)  route 1.140ns (81.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.140     1.397    sys_con/AS[0]
    SLICE_X38Y27         FDPE                                         f  sys_con/reset_counter_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     2.007    sys_con/XCLK
    SLICE_X38Y27         FDPE                                         r  sys_con/reset_counter_reg[31]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[24]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X33Y16         FDPE                                         f  sys_con/reset_counter_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[24]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[25]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X33Y16         FDPE                                         f  sys_con/reset_counter_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[25]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[26]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X33Y16         FDPE                                         f  sys_con/reset_counter_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X33Y16         FDPE                                         r  sys_con/reset_counter_reg[26]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[27]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X32Y16         FDPE                                         f  sys_con/reset_counter_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[27]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[28]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X32Y16         FDPE                                         f  sys_con/reset_counter_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[28]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[29]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X32Y16         FDPE                                         f  sys_con/reset_counter_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[29]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[30]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.257ns (14.884%)  route 1.468ns (85.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.468     1.724    sys_con/AS[0]
    SLICE_X32Y16         FDPE                                         f  sys_con/reset_counter_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    sys_con/XCLK
    SLICE_X32Y16         FDPE                                         r  sys_con/reset_counter_reg[30]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.257ns (13.423%)  route 1.655ns (86.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.655     1.912    sys_con/AS[0]
    SLICE_X33Y12         FDPE                                         f  sys_con/reset_counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    sys_con/XCLK
    SLICE_X33Y12         FDPE                                         r  sys_con/reset_counter_reg[16]/C





