$date
	Mon Nov 18 13:30:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HOERAA_tb $end
$var wire 16 ! S [15:0] $end
$var wire 1 " Co $end
$var reg 16 # X [15:0] $end
$var reg 16 $ Y [15:0] $end
$scope module uut $end
$var wire 16 % X [15:0] $end
$var wire 16 & Y [15:0] $end
$var wire 1 ' n_1 $end
$var wire 1 ( n_0 $end
$var wire 16 ) S [15:0] $end
$var wire 1 " Co $end
$var wire 1 * Ci $end
$scope module accurate_subadder $end
$var wire 8 + X [7:0] $end
$var wire 8 , Y [7:0] $end
$var wire 7 - w [6:0] $end
$var wire 8 . S [7:0] $end
$var wire 1 " Co $end
$var wire 1 * Ci $end
$scope module adder_stage[0].genblk1.FA $end
$var wire 1 / X $end
$var wire 1 0 Y $end
$var wire 1 1 S $end
$var wire 1 2 Co $end
$var wire 1 * Ci $end
$scope module g66__2398 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 2 CO $end
$var wire 1 1 S $end
$var wire 1 3 \n$1 $end
$var wire 1 4 \n$2 $end
$var wire 1 5 \n$3 $end
$var wire 1 * CI $end
$upscope $end
$upscope $end
$scope module adder_stage[1].genblk1.FA $end
$var wire 1 6 Ci $end
$var wire 1 7 X $end
$var wire 1 8 Y $end
$var wire 1 9 S $end
$var wire 1 : Co $end
$scope module g66__5107 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 6 CI $end
$var wire 1 : CO $end
$var wire 1 9 S $end
$var wire 1 ; \n$1 $end
$var wire 1 < \n$2 $end
$var wire 1 = \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[2].genblk1.FA $end
$var wire 1 > Ci $end
$var wire 1 ? X $end
$var wire 1 @ Y $end
$var wire 1 A S $end
$var wire 1 B Co $end
$scope module g66__6260 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 > CI $end
$var wire 1 B CO $end
$var wire 1 A S $end
$var wire 1 C \n$1 $end
$var wire 1 D \n$2 $end
$var wire 1 E \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[3].genblk1.FA $end
$var wire 1 F Ci $end
$var wire 1 G X $end
$var wire 1 H Y $end
$var wire 1 I S $end
$var wire 1 J Co $end
$scope module g66__4319 $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 F CI $end
$var wire 1 J CO $end
$var wire 1 I S $end
$var wire 1 K \n$1 $end
$var wire 1 L \n$2 $end
$var wire 1 M \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[4].genblk1.FA $end
$var wire 1 N Ci $end
$var wire 1 O X $end
$var wire 1 P Y $end
$var wire 1 Q S $end
$var wire 1 R Co $end
$scope module g66__8428 $end
$var wire 1 O A $end
$var wire 1 P B $end
$var wire 1 N CI $end
$var wire 1 R CO $end
$var wire 1 Q S $end
$var wire 1 S \n$1 $end
$var wire 1 T \n$2 $end
$var wire 1 U \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[5].genblk1.FA $end
$var wire 1 V Ci $end
$var wire 1 W X $end
$var wire 1 X Y $end
$var wire 1 Y S $end
$var wire 1 Z Co $end
$scope module g66__5526 $end
$var wire 1 W A $end
$var wire 1 X B $end
$var wire 1 V CI $end
$var wire 1 Z CO $end
$var wire 1 Y S $end
$var wire 1 [ \n$1 $end
$var wire 1 \ \n$2 $end
$var wire 1 ] \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[6].genblk1.FA $end
$var wire 1 ^ Ci $end
$var wire 1 _ X $end
$var wire 1 ` Y $end
$var wire 1 a S $end
$var wire 1 b Co $end
$scope module g66__6783 $end
$var wire 1 _ A $end
$var wire 1 ` B $end
$var wire 1 ^ CI $end
$var wire 1 b CO $end
$var wire 1 a S $end
$var wire 1 c \n$1 $end
$var wire 1 d \n$2 $end
$var wire 1 e \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[7].genblk1.FA $end
$var wire 1 f Ci $end
$var wire 1 g X $end
$var wire 1 h Y $end
$var wire 1 i S $end
$var wire 1 " Co $end
$scope module g66__3680 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 f CI $end
$var wire 1 " CO $end
$var wire 1 i S $end
$var wire 1 j \n$1 $end
$var wire 1 k \n$2 $end
$var wire 1 l \n$3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module g80__1617 $end
$var wire 1 m Y $end
$var wire 1 n \n$1 $end
$var wire 1 ' B0 $end
$var wire 1 * A1 $end
$var wire 1 ( A0 $end
$upscope $end
$scope module g81__2802 $end
$var wire 1 o A $end
$var wire 1 p B $end
$var wire 1 ' Y $end
$var wire 1 * C $end
$upscope $end
$scope module g82__1705 $end
$var wire 1 q A $end
$var wire 1 r B $end
$var wire 1 s Y $end
$upscope $end
$scope module g83__5122 $end
$var wire 1 t A $end
$var wire 1 u B $end
$var wire 1 ( Y $end
$upscope $end
$scope module g84__8246 $end
$var wire 1 v A $end
$var wire 1 w B $end
$var wire 1 * Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0w
0v
0u
0t
0s
0r
0q
0p
0o
1n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
b0 .
b0 -
b0 ,
b0 +
0*
b111111 )
1(
1'
b0 &
b0 %
b0 $
b0 #
0"
b111111 !
$end
#10000
b1 $
b1 &
b1 #
b1 %
#20000
1m
b1 .
11
0'
b111111111 !
b111111111 )
1s
0(
1*
1p
1q
1t
1w
1o
1r
1u
1v
b11111111 $
b11111111 &
b11111111 #
b11111111 %
#30000
1<
1=
19
1D
1E
1A
1L
1M
1I
1T
1U
1Q
1\
1]
1Y
1d
1e
1a
1k
1l
b1111111111111111 !
b1111111111111111 )
b11111111 .
1i
16
1>
1F
1N
1V
1^
1f
12
1:
1B
1J
1R
1Z
b1111111 -
1b
1"
14
13
15
1;
1C
1K
1S
1[
1c
1j
10
18
1@
1H
1P
1X
1`
1h
1/
17
1?
1G
1O
1W
1_
1g
b11111111 ,
b11111111 +
b1111111111111111 $
b1111111111111111 &
b1111111111111111 #
b1111111111111111 %
#40000
0"
0k
0f
0b
0e
0^
0Z
0\
0V
0R
0U
0N
0J
0L
0F
0B
0E
0>
0:
0<
06
b0 -
02
03
0C
0D
1A
0S
0T
1Q
0c
0d
1a
0;
0=
19
0K
0M
1I
0[
0]
1Y
0j
0l
b1111111111111111 !
b1111111111111111 )
b11111111 .
1i
0n
05
04
00
0@
0P
0`
1'
07
0G
0W
0g
0*
b10101010 ,
0p
0q
b1010101 +
0u
0v
b1010101010101010 $
b1010101010101010 &
b101010101010101 #
b101010101010101 %
#50000
0m
09
0I
0Y
1n
0A
0Q
b10000001 .
0a
10
08
0H
0X
0h
1(
0/
0?
0O
0_
1g
b1000000100111111 !
b1000000100111111 )
0s
b1 ,
0t
0w
b10000000 +
0o
0r
b100000001 $
b100000001 &
b1000000000000001 #
b1000000000000001 %
#60000
