#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17378f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1737a80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x172a2d0 .functor NOT 1, L_0x1786d10, C4<0>, C4<0>, C4<0>;
L_0x1786af0 .functor XOR 2, L_0x1786990, L_0x1786a50, C4<00>, C4<00>;
L_0x1786c00 .functor XOR 2, L_0x1786af0, L_0x1786b60, C4<00>, C4<00>;
v0x17820c0_0 .net *"_ivl_10", 1 0, L_0x1786b60;  1 drivers
v0x17821c0_0 .net *"_ivl_12", 1 0, L_0x1786c00;  1 drivers
v0x17822a0_0 .net *"_ivl_2", 1 0, L_0x1785480;  1 drivers
v0x1782360_0 .net *"_ivl_4", 1 0, L_0x1786990;  1 drivers
v0x1782440_0 .net *"_ivl_6", 1 0, L_0x1786a50;  1 drivers
v0x1782570_0 .net *"_ivl_8", 1 0, L_0x1786af0;  1 drivers
v0x1782650_0 .net "a", 0 0, v0x177ee70_0;  1 drivers
v0x17826f0_0 .net "b", 0 0, v0x177ef10_0;  1 drivers
v0x1782790_0 .net "c", 0 0, v0x177efb0_0;  1 drivers
v0x1782830_0 .var "clk", 0 0;
v0x17828d0_0 .net "d", 0 0, v0x177f0f0_0;  1 drivers
v0x1782970_0 .net "out_pos_dut", 0 0, L_0x1786810;  1 drivers
v0x1782a10_0 .net "out_pos_ref", 0 0, L_0x1783f40;  1 drivers
v0x1782ab0_0 .net "out_sop_dut", 0 0, L_0x1785940;  1 drivers
v0x1782b50_0 .net "out_sop_ref", 0 0, L_0x1759620;  1 drivers
v0x1782bf0_0 .var/2u "stats1", 223 0;
v0x1782c90_0 .var/2u "strobe", 0 0;
v0x1782d30_0 .net "tb_match", 0 0, L_0x1786d10;  1 drivers
v0x1782e00_0 .net "tb_mismatch", 0 0, L_0x172a2d0;  1 drivers
v0x1782ea0_0 .net "wavedrom_enable", 0 0, v0x177f3c0_0;  1 drivers
v0x1782f70_0 .net "wavedrom_title", 511 0, v0x177f460_0;  1 drivers
L_0x1785480 .concat [ 1 1 0 0], L_0x1783f40, L_0x1759620;
L_0x1786990 .concat [ 1 1 0 0], L_0x1783f40, L_0x1759620;
L_0x1786a50 .concat [ 1 1 0 0], L_0x1786810, L_0x1785940;
L_0x1786b60 .concat [ 1 1 0 0], L_0x1783f40, L_0x1759620;
L_0x1786d10 .cmp/eeq 2, L_0x1785480, L_0x1786c00;
S_0x1737c10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1737a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x172a6b0 .functor AND 1, v0x177efb0_0, v0x177f0f0_0, C4<1>, C4<1>;
L_0x172aa90 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x172ae70 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x172b0f0 .functor AND 1, L_0x172aa90, L_0x172ae70, C4<1>, C4<1>;
L_0x1742480 .functor AND 1, L_0x172b0f0, v0x177efb0_0, C4<1>, C4<1>;
L_0x1759620 .functor OR 1, L_0x172a6b0, L_0x1742480, C4<0>, C4<0>;
L_0x17833c0 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x1783430 .functor OR 1, L_0x17833c0, v0x177f0f0_0, C4<0>, C4<0>;
L_0x1783540 .functor AND 1, v0x177efb0_0, L_0x1783430, C4<1>, C4<1>;
L_0x1783600 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x17836d0 .functor OR 1, L_0x1783600, v0x177ef10_0, C4<0>, C4<0>;
L_0x1783740 .functor AND 1, L_0x1783540, L_0x17836d0, C4<1>, C4<1>;
L_0x17838c0 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x1783930 .functor OR 1, L_0x17838c0, v0x177f0f0_0, C4<0>, C4<0>;
L_0x1783850 .functor AND 1, v0x177efb0_0, L_0x1783930, C4<1>, C4<1>;
L_0x1783ac0 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x1783bc0 .functor OR 1, L_0x1783ac0, v0x177f0f0_0, C4<0>, C4<0>;
L_0x1783c80 .functor AND 1, L_0x1783850, L_0x1783bc0, C4<1>, C4<1>;
L_0x1783e30 .functor XNOR 1, L_0x1783740, L_0x1783c80, C4<0>, C4<0>;
v0x1729c00_0 .net *"_ivl_0", 0 0, L_0x172a6b0;  1 drivers
v0x172a000_0 .net *"_ivl_12", 0 0, L_0x17833c0;  1 drivers
v0x172a3e0_0 .net *"_ivl_14", 0 0, L_0x1783430;  1 drivers
v0x172a7c0_0 .net *"_ivl_16", 0 0, L_0x1783540;  1 drivers
v0x172aba0_0 .net *"_ivl_18", 0 0, L_0x1783600;  1 drivers
v0x172af80_0 .net *"_ivl_2", 0 0, L_0x172aa90;  1 drivers
v0x172b200_0 .net *"_ivl_20", 0 0, L_0x17836d0;  1 drivers
v0x177d3e0_0 .net *"_ivl_24", 0 0, L_0x17838c0;  1 drivers
v0x177d4c0_0 .net *"_ivl_26", 0 0, L_0x1783930;  1 drivers
v0x177d5a0_0 .net *"_ivl_28", 0 0, L_0x1783850;  1 drivers
v0x177d680_0 .net *"_ivl_30", 0 0, L_0x1783ac0;  1 drivers
v0x177d760_0 .net *"_ivl_32", 0 0, L_0x1783bc0;  1 drivers
v0x177d840_0 .net *"_ivl_36", 0 0, L_0x1783e30;  1 drivers
L_0x7f07ad3e1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x177d900_0 .net *"_ivl_38", 0 0, L_0x7f07ad3e1018;  1 drivers
v0x177d9e0_0 .net *"_ivl_4", 0 0, L_0x172ae70;  1 drivers
v0x177dac0_0 .net *"_ivl_6", 0 0, L_0x172b0f0;  1 drivers
v0x177dba0_0 .net *"_ivl_8", 0 0, L_0x1742480;  1 drivers
v0x177dc80_0 .net "a", 0 0, v0x177ee70_0;  alias, 1 drivers
v0x177dd40_0 .net "b", 0 0, v0x177ef10_0;  alias, 1 drivers
v0x177de00_0 .net "c", 0 0, v0x177efb0_0;  alias, 1 drivers
v0x177dec0_0 .net "d", 0 0, v0x177f0f0_0;  alias, 1 drivers
v0x177df80_0 .net "out_pos", 0 0, L_0x1783f40;  alias, 1 drivers
v0x177e040_0 .net "out_sop", 0 0, L_0x1759620;  alias, 1 drivers
v0x177e100_0 .net "pos0", 0 0, L_0x1783740;  1 drivers
v0x177e1c0_0 .net "pos1", 0 0, L_0x1783c80;  1 drivers
L_0x1783f40 .functor MUXZ 1, L_0x7f07ad3e1018, L_0x1783740, L_0x1783e30, C4<>;
S_0x177e340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1737a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x177ee70_0 .var "a", 0 0;
v0x177ef10_0 .var "b", 0 0;
v0x177efb0_0 .var "c", 0 0;
v0x177f050_0 .net "clk", 0 0, v0x1782830_0;  1 drivers
v0x177f0f0_0 .var "d", 0 0;
v0x177f1e0_0 .var/2u "fail", 0 0;
v0x177f280_0 .var/2u "fail1", 0 0;
v0x177f320_0 .net "tb_match", 0 0, L_0x1786d10;  alias, 1 drivers
v0x177f3c0_0 .var "wavedrom_enable", 0 0;
v0x177f460_0 .var "wavedrom_title", 511 0;
E_0x1736260/0 .event negedge, v0x177f050_0;
E_0x1736260/1 .event posedge, v0x177f050_0;
E_0x1736260 .event/or E_0x1736260/0, E_0x1736260/1;
S_0x177e670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x177e340;
 .timescale -12 -12;
v0x177e8b0_0 .var/2s "i", 31 0;
E_0x1736100 .event posedge, v0x177f050_0;
S_0x177e9b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x177e340;
 .timescale -12 -12;
v0x177ebb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177ec90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x177e340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177f640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1737a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17840f0 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x1784180 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x1784320 .functor AND 1, L_0x17840f0, L_0x1784180, C4<1>, C4<1>;
L_0x1784430 .functor NOT 1, v0x177efb0_0, C4<0>, C4<0>, C4<0>;
L_0x17845e0 .functor AND 1, L_0x1784320, L_0x1784430, C4<1>, C4<1>;
L_0x17846f0 .functor NOT 1, v0x177f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x17848b0 .functor AND 1, L_0x17845e0, L_0x17846f0, C4<1>, C4<1>;
L_0x17849c0 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x1784b90 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x1784c00 .functor AND 1, L_0x17849c0, L_0x1784b90, C4<1>, C4<1>;
L_0x1784d70 .functor AND 1, L_0x1784c00, v0x177efb0_0, C4<1>, C4<1>;
L_0x1784de0 .functor NOT 1, v0x177f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1784ec0 .functor AND 1, L_0x1784d70, L_0x1784de0, C4<1>, C4<1>;
L_0x1784fd0 .functor OR 1, L_0x17848b0, L_0x1784ec0, C4<0>, C4<0>;
L_0x1784e50 .functor AND 1, v0x177ee70_0, v0x177ef10_0, C4<1>, C4<1>;
L_0x1785160 .functor AND 1, L_0x1784e50, v0x177efb0_0, C4<1>, C4<1>;
L_0x17852b0 .functor AND 1, L_0x1785160, v0x177f0f0_0, C4<1>, C4<1>;
L_0x1785370 .functor OR 1, L_0x1784fd0, L_0x17852b0, C4<0>, C4<0>;
L_0x1785520 .functor AND 1, v0x177ee70_0, v0x177ef10_0, C4<1>, C4<1>;
L_0x1785590 .functor AND 1, L_0x1785520, v0x177efb0_0, C4<1>, C4<1>;
L_0x1785700 .functor NOT 1, v0x177f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1785770 .functor AND 1, L_0x1785590, L_0x1785700, C4<1>, C4<1>;
L_0x1785940 .functor OR 1, L_0x1785370, L_0x1785770, C4<0>, C4<0>;
L_0x1785aa0 .functor NOT 1, v0x177ee70_0, C4<0>, C4<0>, C4<0>;
L_0x1785be0 .functor NOT 1, v0x177ef10_0, C4<0>, C4<0>, C4<0>;
L_0x1785c50 .functor OR 1, L_0x1785aa0, L_0x1785be0, C4<0>, C4<0>;
L_0x1785e40 .functor NOT 1, v0x177efb0_0, C4<0>, C4<0>, C4<0>;
L_0x1785eb0 .functor OR 1, L_0x1785c50, L_0x1785e40, C4<0>, C4<0>;
L_0x17860b0 .functor NOT 1, v0x177f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1786120 .functor OR 1, L_0x1785eb0, L_0x17860b0, C4<0>, C4<0>;
L_0x1786330 .functor AND 1, v0x177ee70_0, v0x177ef10_0, C4<1>, C4<1>;
L_0x17863a0 .functor AND 1, L_0x1786330, v0x177efb0_0, C4<1>, C4<1>;
L_0x1786570 .functor NOT 1, v0x177f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x17865e0 .functor AND 1, L_0x17863a0, L_0x1786570, C4<1>, C4<1>;
L_0x1786810 .functor AND 1, L_0x1786120, L_0x17865e0, C4<1>, C4<1>;
v0x177f800_0 .net *"_ivl_0", 0 0, L_0x17840f0;  1 drivers
v0x177f8e0_0 .net *"_ivl_10", 0 0, L_0x17846f0;  1 drivers
v0x177f9c0_0 .net *"_ivl_12", 0 0, L_0x17848b0;  1 drivers
v0x177fab0_0 .net *"_ivl_14", 0 0, L_0x17849c0;  1 drivers
v0x177fb90_0 .net *"_ivl_16", 0 0, L_0x1784b90;  1 drivers
v0x177fcc0_0 .net *"_ivl_18", 0 0, L_0x1784c00;  1 drivers
v0x177fda0_0 .net *"_ivl_2", 0 0, L_0x1784180;  1 drivers
v0x177fe80_0 .net *"_ivl_20", 0 0, L_0x1784d70;  1 drivers
v0x177ff60_0 .net *"_ivl_22", 0 0, L_0x1784de0;  1 drivers
v0x17800d0_0 .net *"_ivl_24", 0 0, L_0x1784ec0;  1 drivers
v0x17801b0_0 .net *"_ivl_26", 0 0, L_0x1784fd0;  1 drivers
v0x1780290_0 .net *"_ivl_28", 0 0, L_0x1784e50;  1 drivers
v0x1780370_0 .net *"_ivl_30", 0 0, L_0x1785160;  1 drivers
v0x1780450_0 .net *"_ivl_32", 0 0, L_0x17852b0;  1 drivers
v0x1780530_0 .net *"_ivl_34", 0 0, L_0x1785370;  1 drivers
v0x1780610_0 .net *"_ivl_36", 0 0, L_0x1785520;  1 drivers
v0x17806f0_0 .net *"_ivl_38", 0 0, L_0x1785590;  1 drivers
v0x17808e0_0 .net *"_ivl_4", 0 0, L_0x1784320;  1 drivers
v0x17809c0_0 .net *"_ivl_40", 0 0, L_0x1785700;  1 drivers
v0x1780aa0_0 .net *"_ivl_42", 0 0, L_0x1785770;  1 drivers
v0x1780b80_0 .net *"_ivl_46", 0 0, L_0x1785aa0;  1 drivers
v0x1780c60_0 .net *"_ivl_48", 0 0, L_0x1785be0;  1 drivers
v0x1780d40_0 .net *"_ivl_50", 0 0, L_0x1785c50;  1 drivers
v0x1780e20_0 .net *"_ivl_52", 0 0, L_0x1785e40;  1 drivers
v0x1780f00_0 .net *"_ivl_54", 0 0, L_0x1785eb0;  1 drivers
v0x1780fe0_0 .net *"_ivl_56", 0 0, L_0x17860b0;  1 drivers
v0x17810c0_0 .net *"_ivl_58", 0 0, L_0x1786120;  1 drivers
v0x17811a0_0 .net *"_ivl_6", 0 0, L_0x1784430;  1 drivers
v0x1781280_0 .net *"_ivl_60", 0 0, L_0x1786330;  1 drivers
v0x1781360_0 .net *"_ivl_62", 0 0, L_0x17863a0;  1 drivers
v0x1781440_0 .net *"_ivl_64", 0 0, L_0x1786570;  1 drivers
v0x1781520_0 .net *"_ivl_66", 0 0, L_0x17865e0;  1 drivers
v0x1781600_0 .net *"_ivl_8", 0 0, L_0x17845e0;  1 drivers
v0x17818f0_0 .net "a", 0 0, v0x177ee70_0;  alias, 1 drivers
v0x1781990_0 .net "b", 0 0, v0x177ef10_0;  alias, 1 drivers
v0x1781a80_0 .net "c", 0 0, v0x177efb0_0;  alias, 1 drivers
v0x1781b70_0 .net "d", 0 0, v0x177f0f0_0;  alias, 1 drivers
v0x1781c60_0 .net "out_pos", 0 0, L_0x1786810;  alias, 1 drivers
v0x1781d20_0 .net "out_sop", 0 0, L_0x1785940;  alias, 1 drivers
S_0x1781ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1737a80;
 .timescale -12 -12;
E_0x171f9f0 .event anyedge, v0x1782c90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1782c90_0;
    %nor/r;
    %assign/vec4 v0x1782c90_0, 0;
    %wait E_0x171f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177e340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177f280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x177e340;
T_4 ;
    %wait E_0x1736260;
    %load/vec4 v0x177f320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x177f1e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x177e340;
T_5 ;
    %wait E_0x1736100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %wait E_0x1736100;
    %load/vec4 v0x177f1e0_0;
    %store/vec4 v0x177f280_0, 0, 1;
    %fork t_1, S_0x177e670;
    %jmp t_0;
    .scope S_0x177e670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x177e8b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x177e8b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1736100;
    %load/vec4 v0x177e8b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177e8b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x177e8b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x177e340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1736260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x177f0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177efb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177ef10_0, 0;
    %assign/vec4 v0x177ee70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x177f1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x177f280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1737a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1782830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1782c90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1737a80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1782830_0;
    %inv;
    %store/vec4 v0x1782830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1737a80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177f050_0, v0x1782e00_0, v0x1782650_0, v0x17826f0_0, v0x1782790_0, v0x17828d0_0, v0x1782b50_0, v0x1782ab0_0, v0x1782a10_0, v0x1782970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1737a80;
T_9 ;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1737a80;
T_10 ;
    %wait E_0x1736260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1782bf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
    %load/vec4 v0x1782d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1782bf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1782b50_0;
    %load/vec4 v0x1782b50_0;
    %load/vec4 v0x1782ab0_0;
    %xor;
    %load/vec4 v0x1782b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1782a10_0;
    %load/vec4 v0x1782a10_0;
    %load/vec4 v0x1782970_0;
    %xor;
    %load/vec4 v0x1782a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1782bf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1782bf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter6/response4/top_module.sv";
